
CAN_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043f0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004590  08004590  00005590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004648  08004648  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004648  08004648  00005648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004650  08004650  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004650  08004650  00005650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004654  08004654  00005654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004658  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  2000005c  080046b4  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  080046b4  00006300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c28b  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c43  00000000  00000000  00012317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  00013f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007bd  00000000  00000000  00014980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022081  00000000  00000000  0001513d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfd5  00000000  00000000  000371be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfde4  00000000  00000000  00043193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00112f77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e2c  00000000  00000000  00112fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  00115de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004578 	.word	0x08004578

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08004578 	.word	0x08004578

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fb42 	bl	8000c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f838 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f90a 	bl	80007a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000590:	f000 f8d8 	bl	8000744 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8000594:	f000 f884 	bl	80006a0 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  //HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);

  HAL_CAN_Start(&hcan1);
 8000598:	4812      	ldr	r0, [pc, #72]	@ (80005e4 <main+0x64>)
 800059a:	f000 fd9c 	bl	80010d6 <HAL_CAN_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
		if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 800059e:	4b12      	ldr	r3, [pc, #72]	@ (80005e8 <main+0x68>)
 80005a0:	4a12      	ldr	r2, [pc, #72]	@ (80005ec <main+0x6c>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	480f      	ldr	r0, [pc, #60]	@ (80005e4 <main+0x64>)
 80005a6:	f000 fdda 	bl	800115e <HAL_CAN_GetRxMessage>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d111      	bne.n	80005d4 <main+0x54>
			print("Receiving ID:");
 80005b0:	480f      	ldr	r0, [pc, #60]	@ (80005f0 <main+0x70>)
 80005b2:	f000 f95d 	bl	8000870 <print>
			printValue(RxHeader.StdId);
 80005b6:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <main+0x6c>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	4618      	mov	r0, r3
 80005be:	f000 f975 	bl	80008ac <printValue>
			print("Data:");
 80005c2:	480c      	ldr	r0, [pc, #48]	@ (80005f4 <main+0x74>)
 80005c4:	f000 f954 	bl	8000870 <print>
			printValue(&RxData);
 80005c8:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <main+0x68>)
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 f96d 	bl	80008ac <printValue>
 80005d2:	e002      	b.n	80005da <main+0x5a>
				uint8_t tx_buffer2[27]="La ID del mensaje es 0x44\n\r";
				HAL_UART_Transmit(&huart2,tx_buffer2,strlen(tx_buffer2),0xFF);
			}*/
		}
		else{
			print("Error al recibir");
 80005d4:	4808      	ldr	r0, [pc, #32]	@ (80005f8 <main+0x78>)
 80005d6:	f000 f94b 	bl	8000870 <print>
		}
		HAL_Delay(300);
 80005da:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005de:	f000 fb91 	bl	8000d04 <HAL_Delay>
		if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 80005e2:	e7dc      	b.n	800059e <main+0x1e>
 80005e4:	200000dc 	.word	0x200000dc
 80005e8:	200001a8 	.word	0x200001a8
 80005ec:	2000018c 	.word	0x2000018c
 80005f0:	08004590 	.word	0x08004590
 80005f4:	080045a0 	.word	0x080045a0
 80005f8:	080045a8 	.word	0x080045a8

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b096      	sub	sp, #88	@ 0x58
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0314 	add.w	r3, r7, #20
 8000606:	2244      	movs	r2, #68	@ 0x44
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f003 fb34 	bl	8003c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	463b      	mov	r3, r7
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800061e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000622:	f001 fba9 	bl	8001d78 <HAL_PWREx_ControlVoltageScaling>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800062c:	f000 f95e 	bl	80008ec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000630:	2302      	movs	r3, #2
 8000632:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000634:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000638:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800063a:	2340      	movs	r3, #64	@ 0x40
 800063c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063e:	2302      	movs	r3, #2
 8000640:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000642:	2302      	movs	r3, #2
 8000644:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000646:	2301      	movs	r3, #1
 8000648:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800064a:	230a      	movs	r3, #10
 800064c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800064e:	2307      	movs	r3, #7
 8000650:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000652:	2302      	movs	r3, #2
 8000654:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000656:	2302      	movs	r3, #2
 8000658:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fbe0 	bl	8001e24 <HAL_RCC_OscConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800066a:	f000 f93f 	bl	80008ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066e:	230f      	movs	r3, #15
 8000670:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000672:	2303      	movs	r3, #3
 8000674:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000682:	463b      	mov	r3, r7
 8000684:	2104      	movs	r1, #4
 8000686:	4618      	mov	r0, r3
 8000688:	f001 ffe0 	bl	800264c <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000692:	f000 f92b 	bl	80008ec <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	3758      	adds	r7, #88	@ 0x58
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	@ 0x28
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80006a6:	4b25      	ldr	r3, [pc, #148]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006a8:	4a25      	ldr	r2, [pc, #148]	@ (8000740 <MX_CAN1_Init+0xa0>)
 80006aa:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80006ac:	4b23      	ldr	r3, [pc, #140]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006ae:	2210      	movs	r2, #16
 80006b0:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006b2:	4b22      	ldr	r3, [pc, #136]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006b8:	4b20      	ldr	r3, [pc, #128]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 80006be:	4b1f      	ldr	r3, [pc, #124]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006c0:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 80006c4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80006c6:	4b1d      	ldr	r3, [pc, #116]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006c8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80006cc:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006ce:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80006d4:	4b19      	ldr	r3, [pc, #100]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80006da:	4b18      	ldr	r3, [pc, #96]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80006e0:	4b16      	ldr	r3, [pc, #88]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006e6:	4b15      	ldr	r3, [pc, #84]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80006ec:	4b13      	ldr	r3, [pc, #76]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80006f2:	4812      	ldr	r0, [pc, #72]	@ (800073c <MX_CAN1_Init+0x9c>)
 80006f4:	f000 fb2a 	bl	8000d4c <HAL_CAN_Init>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80006fe:	f000 f8f5 	bl	80008ec <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE; //CAN_FILTER_ENABLE;//CAN_FILTER_DISABLE
 8000702:	2301      	movs	r3, #1
 8000704:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0; //CAN_FILTER_FIFO1
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK; //CAN_FILTERMODE_IDMASK;//CAN_FILTERMODE_IDLIST
 800071e:	2300      	movs	r3, #0
 8000720:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT; //CAN_FILTERSCALE_32BIT
 8000722:	2301      	movs	r3, #1
 8000724:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 800072a:	463b      	mov	r3, r7
 800072c:	4619      	mov	r1, r3
 800072e:	4803      	ldr	r0, [pc, #12]	@ (800073c <MX_CAN1_Init+0x9c>)
 8000730:	f000 fc07 	bl	8000f42 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8000734:	bf00      	nop
 8000736:	3728      	adds	r7, #40	@ 0x28
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	200000dc 	.word	0x200000dc
 8000740:	40006400 	.word	0x40006400

08000744 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000748:	4b14      	ldr	r3, [pc, #80]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800074a:	4a15      	ldr	r2, [pc, #84]	@ (80007a0 <MX_USART2_UART_Init+0x5c>)
 800074c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800074e:	4b13      	ldr	r3, [pc, #76]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000750:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800075c:	4b0f      	ldr	r3, [pc, #60]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800076a:	220c      	movs	r2, #12
 800076c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076e:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000776:	2200      	movs	r2, #0
 8000778:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800077a:	4b08      	ldr	r3, [pc, #32]	@ (800079c <MX_USART2_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	@ (800079c <MX_USART2_UART_Init+0x58>)
 8000788:	f002 fce2 	bl	8003150 <HAL_UART_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000792:	f000 f8ab 	bl	80008ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000104 	.word	0x20000104
 80007a0:	40004400 	.word	0x40004400

080007a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08a      	sub	sp, #40	@ 0x28
 80007a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007aa:	f107 0314 	add.w	r3, r7, #20
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ba:	4b2b      	ldr	r3, [pc, #172]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007be:	4a2a      	ldr	r2, [pc, #168]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007c0:	f043 0304 	orr.w	r3, r3, #4
 80007c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007c6:	4b28      	ldr	r3, [pc, #160]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ca:	f003 0304 	and.w	r3, r3, #4
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007d2:	4b25      	ldr	r3, [pc, #148]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d6:	4a24      	ldr	r2, [pc, #144]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007de:	4b22      	ldr	r3, [pc, #136]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ee:	4a1e      	ldr	r2, [pc, #120]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000868 <MX_GPIO_Init+0xc4>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	4b19      	ldr	r3, [pc, #100]	@ (8000868 <MX_GPIO_Init+0xc4>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	4a18      	ldr	r2, [pc, #96]	@ (8000868 <MX_GPIO_Init+0xc4>)
 8000808:	f043 0302 	orr.w	r3, r3, #2
 800080c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080e:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <MX_GPIO_Init+0xc4>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	f003 0302 	and.w	r3, r3, #2
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	2120      	movs	r1, #32
 800081e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000822:	f001 fa83 	bl	8001d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000826:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800082c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480b      	ldr	r0, [pc, #44]	@ (800086c <MX_GPIO_Init+0xc8>)
 800083e:	f001 f8fb 	bl	8001a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000842:	2320      	movs	r3, #32
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000846:	2301      	movs	r3, #1
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	4619      	mov	r1, r3
 8000858:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800085c:	f001 f8ec 	bl	8001a38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000860:	bf00      	nop
 8000862:	3728      	adds	r7, #40	@ 0x28
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40021000 	.word	0x40021000
 800086c:	48000800 	.word	0x48000800

08000870 <print>:

/* USER CODE BEGIN 4 */
void print(char uart_buffer[]){
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	4909      	ldr	r1, [pc, #36]	@ (80008a0 <print+0x30>)
 800087c:	4809      	ldr	r0, [pc, #36]	@ (80008a4 <print+0x34>)
 800087e:	f003 f9db 	bl	8003c38 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 8000882:	4808      	ldr	r0, [pc, #32]	@ (80008a4 <print+0x34>)
 8000884:	f7ff fcac 	bl	80001e0 <strlen>
 8000888:	4603      	mov	r3, r0
 800088a:	b29a      	uxth	r2, r3
 800088c:	f04f 33ff 	mov.w	r3, #4294967295
 8000890:	4904      	ldr	r1, [pc, #16]	@ (80008a4 <print+0x34>)
 8000892:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <print+0x38>)
 8000894:	f002 fcaa 	bl	80031ec <HAL_UART_Transmit>

}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	080045bc 	.word	0x080045bc
 80008a4:	20000078 	.word	0x20000078
 80008a8:	20000104 	.word	0x20000104

080008ac <printValue>:

void printValue(uint8_t value){
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
	sprintf(uart_msg, "%hu \n\r", value);
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4909      	ldr	r1, [pc, #36]	@ (80008e0 <printValue+0x34>)
 80008bc:	4809      	ldr	r0, [pc, #36]	@ (80008e4 <printValue+0x38>)
 80008be:	f003 f9bb 	bl	8003c38 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 80008c2:	4808      	ldr	r0, [pc, #32]	@ (80008e4 <printValue+0x38>)
 80008c4:	f7ff fc8c 	bl	80001e0 <strlen>
 80008c8:	4603      	mov	r3, r0
 80008ca:	b29a      	uxth	r2, r3
 80008cc:	f04f 33ff 	mov.w	r3, #4294967295
 80008d0:	4904      	ldr	r1, [pc, #16]	@ (80008e4 <printValue+0x38>)
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <printValue+0x3c>)
 80008d4:	f002 fc8a 	bl	80031ec <HAL_UART_Transmit>

}
 80008d8:	bf00      	nop
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	080045c4 	.word	0x080045c4
 80008e4:	20000078 	.word	0x20000078
 80008e8:	20000104 	.word	0x20000104

080008ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f0:	b672      	cpsid	i
}
 80008f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <Error_Handler+0x8>

080008f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008fe:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <HAL_MspInit+0x44>)
 8000900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000902:	4a0e      	ldr	r2, [pc, #56]	@ (800093c <HAL_MspInit+0x44>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6613      	str	r3, [r2, #96]	@ 0x60
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <HAL_MspInit+0x44>)
 800090c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <HAL_MspInit+0x44>)
 8000918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800091a:	4a08      	ldr	r2, [pc, #32]	@ (800093c <HAL_MspInit+0x44>)
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000920:	6593      	str	r3, [r2, #88]	@ 0x58
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <HAL_MspInit+0x44>)
 8000924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800092e:	bf00      	nop
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000

08000940 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a1f      	ldr	r2, [pc, #124]	@ (80009dc <HAL_CAN_MspInit+0x9c>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d138      	bne.n	80009d4 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000962:	4b1f      	ldr	r3, [pc, #124]	@ (80009e0 <HAL_CAN_MspInit+0xa0>)
 8000964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000966:	4a1e      	ldr	r2, [pc, #120]	@ (80009e0 <HAL_CAN_MspInit+0xa0>)
 8000968:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800096c:	6593      	str	r3, [r2, #88]	@ 0x58
 800096e:	4b1c      	ldr	r3, [pc, #112]	@ (80009e0 <HAL_CAN_MspInit+0xa0>)
 8000970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000976:	613b      	str	r3, [r7, #16]
 8000978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800097a:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <HAL_CAN_MspInit+0xa0>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	4a18      	ldr	r2, [pc, #96]	@ (80009e0 <HAL_CAN_MspInit+0xa0>)
 8000980:	f043 0302 	orr.w	r3, r3, #2
 8000984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000986:	4b16      	ldr	r3, [pc, #88]	@ (80009e0 <HAL_CAN_MspInit+0xa0>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB12     ------> CAN1_RX
    PB13     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000992:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000998:	2302      	movs	r3, #2
 800099a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a0:	2303      	movs	r3, #3
 80009a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_CAN1;
 80009a4:	230a      	movs	r3, #10
 80009a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4619      	mov	r1, r3
 80009ae:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <HAL_CAN_MspInit+0xa4>)
 80009b0:	f001 f842 	bl	8001a38 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	2014      	movs	r0, #20
 80009ba:	f001 f806 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80009be:	2014      	movs	r0, #20
 80009c0:	f001 f81f 	bl	8001a02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2100      	movs	r1, #0
 80009c8:	2015      	movs	r0, #21
 80009ca:	f000 fffe 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80009ce:	2015      	movs	r0, #21
 80009d0:	f001 f817 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80009d4:	bf00      	nop
 80009d6:	3728      	adds	r7, #40	@ 0x28
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40006400 	.word	0x40006400
 80009e0:	40021000 	.word	0x40021000
 80009e4:	48000400 	.word	0x48000400

080009e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b0a4      	sub	sp, #144	@ 0x90
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a00:	f107 0314 	add.w	r3, r7, #20
 8000a04:	2268      	movs	r2, #104	@ 0x68
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f003 f935 	bl	8003c78 <memset>
  if(huart->Instance==USART2)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a21      	ldr	r2, [pc, #132]	@ (8000a98 <HAL_UART_MspInit+0xb0>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d13a      	bne.n	8000a8e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4618      	mov	r0, r3
 8000a26:	f002 f835 	bl	8002a94 <HAL_RCCEx_PeriphCLKConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a30:	f7ff ff5c 	bl	80008ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a34:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <HAL_UART_MspInit+0xb4>)
 8000a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a38:	4a18      	ldr	r2, [pc, #96]	@ (8000a9c <HAL_UART_MspInit+0xb4>)
 8000a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a40:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <HAL_UART_MspInit+0xb4>)
 8000a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4c:	4b13      	ldr	r3, [pc, #76]	@ (8000a9c <HAL_UART_MspInit+0xb4>)
 8000a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a50:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <HAL_UART_MspInit+0xb4>)
 8000a52:	f043 0301 	orr.w	r3, r3, #1
 8000a56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a58:	4b10      	ldr	r3, [pc, #64]	@ (8000a9c <HAL_UART_MspInit+0xb4>)
 8000a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a64:	230c      	movs	r3, #12
 8000a66:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a74:	2303      	movs	r3, #3
 8000a76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a7a:	2307      	movs	r3, #7
 8000a7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a80:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000a84:	4619      	mov	r1, r3
 8000a86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8a:	f000 ffd5 	bl	8001a38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a8e:	bf00      	nop
 8000a90:	3790      	adds	r7, #144	@ 0x90
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40004400 	.word	0x40004400
 8000a9c:	40021000 	.word	0x40021000

08000aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <NMI_Handler+0x4>

08000aa8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <HardFault_Handler+0x4>

08000ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <MemManage_Handler+0x4>

08000ab8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <BusFault_Handler+0x4>

08000ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <UsageFault_Handler+0x4>

08000ac8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr

08000ad6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af6:	f000 f8e5 	bl	8000cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000b04:	4802      	ldr	r0, [pc, #8]	@ (8000b10 <CAN1_RX0_IRQHandler+0x10>)
 8000b06:	f000 fc4c 	bl	80013a2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200000dc 	.word	0x200000dc

08000b14 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000b18:	4802      	ldr	r0, [pc, #8]	@ (8000b24 <CAN1_RX1_IRQHandler+0x10>)
 8000b1a:	f000 fc42 	bl	80013a2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200000dc 	.word	0x200000dc

08000b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b30:	4a14      	ldr	r2, [pc, #80]	@ (8000b84 <_sbrk+0x5c>)
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <_sbrk+0x60>)
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <_sbrk+0x64>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d102      	bne.n	8000b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b44:	4b11      	ldr	r3, [pc, #68]	@ (8000b8c <_sbrk+0x64>)
 8000b46:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <_sbrk+0x68>)
 8000b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4a:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <_sbrk+0x64>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d207      	bcs.n	8000b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b58:	f003 f896 	bl	8003c88 <__errno>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	220c      	movs	r2, #12
 8000b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
 8000b66:	e009      	b.n	8000b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b68:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <_sbrk+0x64>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b6e:	4b07      	ldr	r3, [pc, #28]	@ (8000b8c <_sbrk+0x64>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4413      	add	r3, r2
 8000b76:	4a05      	ldr	r2, [pc, #20]	@ (8000b8c <_sbrk+0x64>)
 8000b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3718      	adds	r7, #24
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20028000 	.word	0x20028000
 8000b88:	00000400 	.word	0x00000400
 8000b8c:	200001b0 	.word	0x200001b0
 8000b90:	20000300 	.word	0x20000300

08000b94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <SystemInit+0x20>)
 8000b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b9e:	4a05      	ldr	r2, [pc, #20]	@ (8000bb4 <SystemInit+0x20>)
 8000ba0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ba4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000bb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bf0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bbc:	f7ff ffea 	bl	8000b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc0:	480c      	ldr	r0, [pc, #48]	@ (8000bf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bc2:	490d      	ldr	r1, [pc, #52]	@ (8000bf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bfc <LoopForever+0xe>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc8:	e002      	b.n	8000bd0 <LoopCopyDataInit>

08000bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bce:	3304      	adds	r3, #4

08000bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd4:	d3f9      	bcc.n	8000bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bd8:	4c0a      	ldr	r4, [pc, #40]	@ (8000c04 <LoopForever+0x16>)
  movs r3, #0
 8000bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bdc:	e001      	b.n	8000be2 <LoopFillZerobss>

08000bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be0:	3204      	adds	r2, #4

08000be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be4:	d3fb      	bcc.n	8000bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000be6:	f003 f855 	bl	8003c94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bea:	f7ff fcc9 	bl	8000580 <main>

08000bee <LoopForever>:

LoopForever:
    b LoopForever
 8000bee:	e7fe      	b.n	8000bee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bf0:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 8000bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bfc:	08004658 	.word	0x08004658
  ldr r2, =_sbss
 8000c00:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c04:	20000300 	.word	0x20000300

08000c08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c08:	e7fe      	b.n	8000c08 <ADC1_IRQHandler>
	...

08000c0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c12:	2300      	movs	r3, #0
 8000c14:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <HAL_Init+0x3c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c48 <HAL_Init+0x3c>)
 8000c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c20:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c22:	2003      	movs	r0, #3
 8000c24:	f000 fec6 	bl	80019b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f000 f80f 	bl	8000c4c <HAL_InitTick>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d002      	beq.n	8000c3a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c34:	2301      	movs	r3, #1
 8000c36:	71fb      	strb	r3, [r7, #7]
 8000c38:	e001      	b.n	8000c3e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c3a:	f7ff fe5d 	bl	80008f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40022000 	.word	0x40022000

08000c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c54:	2300      	movs	r3, #0
 8000c56:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c58:	4b17      	ldr	r3, [pc, #92]	@ (8000cb8 <HAL_InitTick+0x6c>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d023      	beq.n	8000ca8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c60:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <HAL_InitTick+0x70>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4b14      	ldr	r3, [pc, #80]	@ (8000cb8 <HAL_InitTick+0x6c>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 fed1 	bl	8001a1e <HAL_SYSTICK_Config>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d10f      	bne.n	8000ca2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b0f      	cmp	r3, #15
 8000c86:	d809      	bhi.n	8000c9c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	6879      	ldr	r1, [r7, #4]
 8000c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c90:	f000 fe9b 	bl	80019ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c94:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc0 <HAL_InitTick+0x74>)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6013      	str	r3, [r2, #0]
 8000c9a:	e007      	b.n	8000cac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	73fb      	strb	r3, [r7, #15]
 8000ca0:	e004      	b.n	8000cac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	73fb      	strb	r3, [r7, #15]
 8000ca6:	e001      	b.n	8000cac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20000008 	.word	0x20000008
 8000cbc:	20000000 	.word	0x20000000
 8000cc0:	20000004 	.word	0x20000004

08000cc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_IncTick+0x20>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <HAL_IncTick+0x24>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <HAL_IncTick+0x24>)
 8000cd6:	6013      	str	r3, [r2, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000008 	.word	0x20000008
 8000ce8:	200001b4 	.word	0x200001b4

08000cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf0:	4b03      	ldr	r3, [pc, #12]	@ (8000d00 <HAL_GetTick+0x14>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	200001b4 	.word	0x200001b4

08000d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d0c:	f7ff ffee 	bl	8000cec <HAL_GetTick>
 8000d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d1c:	d005      	beq.n	8000d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <HAL_Delay+0x44>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	461a      	mov	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d2a:	bf00      	nop
 8000d2c:	f7ff ffde 	bl	8000cec <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d8f7      	bhi.n	8000d2c <HAL_Delay+0x28>
  {
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	bf00      	nop
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000008 	.word	0x20000008

08000d4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d101      	bne.n	8000d5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e0ed      	b.n	8000f3a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d102      	bne.n	8000d70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff fde8 	bl	8000940 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f042 0201 	orr.w	r2, r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d80:	f7ff ffb4 	bl	8000cec <HAL_GetTick>
 8000d84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d86:	e012      	b.n	8000dae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d88:	f7ff ffb0 	bl	8000cec <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b0a      	cmp	r3, #10
 8000d94:	d90b      	bls.n	8000dae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d9a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2205      	movs	r2, #5
 8000da6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e0c5      	b.n	8000f3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 0301 	and.w	r3, r3, #1
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d0e5      	beq.n	8000d88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f022 0202 	bic.w	r2, r2, #2
 8000dca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dcc:	f7ff ff8e 	bl	8000cec <HAL_GetTick>
 8000dd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000dd2:	e012      	b.n	8000dfa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dd4:	f7ff ff8a 	bl	8000cec <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b0a      	cmp	r3, #10
 8000de0:	d90b      	bls.n	8000dfa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2205      	movs	r2, #5
 8000df2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	e09f      	b.n	8000f3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f003 0302 	and.w	r3, r3, #2
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1e5      	bne.n	8000dd4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	7e1b      	ldrb	r3, [r3, #24]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d108      	bne.n	8000e22 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	e007      	b.n	8000e32 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	7e5b      	ldrb	r3, [r3, #25]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d108      	bne.n	8000e4c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	e007      	b.n	8000e5c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	7e9b      	ldrb	r3, [r3, #26]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d108      	bne.n	8000e76 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f042 0220 	orr.w	r2, r2, #32
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	e007      	b.n	8000e86 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f022 0220 	bic.w	r2, r2, #32
 8000e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	7edb      	ldrb	r3, [r3, #27]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d108      	bne.n	8000ea0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f022 0210 	bic.w	r2, r2, #16
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	e007      	b.n	8000eb0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f042 0210 	orr.w	r2, r2, #16
 8000eae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	7f1b      	ldrb	r3, [r3, #28]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d108      	bne.n	8000eca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f042 0208 	orr.w	r2, r2, #8
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	e007      	b.n	8000eda <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 0208 	bic.w	r2, r2, #8
 8000ed8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	7f5b      	ldrb	r3, [r3, #29]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d108      	bne.n	8000ef4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f042 0204 	orr.w	r2, r2, #4
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	e007      	b.n	8000f04 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f022 0204 	bic.w	r2, r2, #4
 8000f02:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	689a      	ldr	r2, [r3, #8]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	691b      	ldr	r3, [r3, #16]
 8000f12:	431a      	orrs	r2, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	ea42 0103 	orr.w	r1, r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	1e5a      	subs	r2, r3, #1
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	430a      	orrs	r2, r1
 8000f28:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2201      	movs	r2, #1
 8000f34:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000f42:	b480      	push	{r7}
 8000f44:	b087      	sub	sp, #28
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
 8000f4a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f58:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000f5a:	7cfb      	ldrb	r3, [r7, #19]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d003      	beq.n	8000f68 <HAL_CAN_ConfigFilter+0x26>
 8000f60:	7cfb      	ldrb	r3, [r7, #19]
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	f040 80aa 	bne.w	80010bc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f6e:	f043 0201 	orr.w	r2, r3, #1
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	695b      	ldr	r3, [r3, #20]
 8000f7c:	f003 031f 	and.w	r3, r3, #31
 8000f80:	2201      	movs	r2, #1
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	401a      	ands	r2, r3
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d123      	bne.n	8000fea <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	401a      	ands	r2, r3
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000fc4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3248      	adds	r2, #72	@ 0x48
 8000fca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000fde:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fe0:	6979      	ldr	r1, [r7, #20]
 8000fe2:	3348      	adds	r3, #72	@ 0x48
 8000fe4:	00db      	lsls	r3, r3, #3
 8000fe6:	440b      	add	r3, r1
 8000fe8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d122      	bne.n	8001038 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001012:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	3248      	adds	r2, #72	@ 0x48
 8001018:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	68db      	ldr	r3, [r3, #12]
 8001026:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800102c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800102e:	6979      	ldr	r1, [r7, #20]
 8001030:	3348      	adds	r3, #72	@ 0x48
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	440b      	add	r3, r1
 8001036:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d109      	bne.n	8001054 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	43db      	mvns	r3, r3
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001052:	e007      	b.n	8001064 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	431a      	orrs	r2, r3
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d109      	bne.n	8001080 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	43db      	mvns	r3, r3
 8001076:	401a      	ands	r2, r3
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800107e:	e007      	b.n	8001090 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	431a      	orrs	r2, r3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d107      	bne.n	80010a8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	431a      	orrs	r2, r3
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80010ae:	f023 0201 	bic.w	r2, r3, #1
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	e006      	b.n	80010ca <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
  }
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	371c      	adds	r7, #28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d12e      	bne.n	8001148 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2202      	movs	r2, #2
 80010ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 0201 	bic.w	r2, r2, #1
 8001100:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001102:	f7ff fdf3 	bl	8000cec <HAL_GetTick>
 8001106:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001108:	e012      	b.n	8001130 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800110a:	f7ff fdef 	bl	8000cec <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b0a      	cmp	r3, #10
 8001116:	d90b      	bls.n	8001130 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800111c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2205      	movs	r2, #5
 8001128:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e012      	b.n	8001156 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1e5      	bne.n	800110a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001144:	2300      	movs	r3, #0
 8001146:	e006      	b.n	8001156 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
  }
}
 8001156:	4618      	mov	r0, r3
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800115e:	b480      	push	{r7}
 8001160:	b087      	sub	sp, #28
 8001162:	af00      	add	r7, sp, #0
 8001164:	60f8      	str	r0, [r7, #12]
 8001166:	60b9      	str	r1, [r7, #8]
 8001168:	607a      	str	r2, [r7, #4]
 800116a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001172:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001174:	7dfb      	ldrb	r3, [r7, #23]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d003      	beq.n	8001182 <HAL_CAN_GetRxMessage+0x24>
 800117a:	7dfb      	ldrb	r3, [r7, #23]
 800117c:	2b02      	cmp	r3, #2
 800117e:	f040 8103 	bne.w	8001388 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d10e      	bne.n	80011a6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	f003 0303 	and.w	r3, r3, #3
 8001192:	2b00      	cmp	r3, #0
 8001194:	d116      	bne.n	80011c4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800119a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e0f7      	b.n	8001396 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	691b      	ldr	r3, [r3, #16]
 80011ac:	f003 0303 	and.w	r3, r3, #3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d107      	bne.n	80011c4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e0e8      	b.n	8001396 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	331b      	adds	r3, #27
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	4413      	add	r3, r2
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0204 	and.w	r2, r3, #4
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d10c      	bne.n	80011fc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	331b      	adds	r3, #27
 80011ea:	011b      	lsls	r3, r3, #4
 80011ec:	4413      	add	r3, r2
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	0d5b      	lsrs	r3, r3, #21
 80011f2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	e00b      	b.n	8001214 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	331b      	adds	r3, #27
 8001204:	011b      	lsls	r3, r3, #4
 8001206:	4413      	add	r3, r2
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	08db      	lsrs	r3, r3, #3
 800120c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	331b      	adds	r3, #27
 800121c:	011b      	lsls	r3, r3, #4
 800121e:	4413      	add	r3, r2
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0202 	and.w	r2, r3, #2
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	331b      	adds	r3, #27
 8001232:	011b      	lsls	r3, r3, #4
 8001234:	4413      	add	r3, r2
 8001236:	3304      	adds	r3, #4
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2208      	movs	r2, #8
 8001246:	611a      	str	r2, [r3, #16]
 8001248:	e00b      	b.n	8001262 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	331b      	adds	r3, #27
 8001252:	011b      	lsls	r3, r3, #4
 8001254:	4413      	add	r3, r2
 8001256:	3304      	adds	r3, #4
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 020f 	and.w	r2, r3, #15
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	331b      	adds	r3, #27
 800126a:	011b      	lsls	r3, r3, #4
 800126c:	4413      	add	r3, r2
 800126e:	3304      	adds	r3, #4
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b2da      	uxtb	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	331b      	adds	r3, #27
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	4413      	add	r3, r2
 8001286:	3304      	adds	r3, #4
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	0c1b      	lsrs	r3, r3, #16
 800128c:	b29a      	uxth	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	011b      	lsls	r3, r3, #4
 800129a:	4413      	add	r3, r2
 800129c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	011b      	lsls	r3, r3, #4
 80012b0:	4413      	add	r3, r2
 80012b2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	0a1a      	lsrs	r2, r3, #8
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	011b      	lsls	r3, r3, #4
 80012ca:	4413      	add	r3, r2
 80012cc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	0c1a      	lsrs	r2, r3, #16
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	3302      	adds	r3, #2
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	011b      	lsls	r3, r3, #4
 80012e4:	4413      	add	r3, r2
 80012e6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	0e1a      	lsrs	r2, r3, #24
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	3303      	adds	r3, #3
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	011b      	lsls	r3, r3, #4
 80012fe:	4413      	add	r3, r2
 8001300:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	3304      	adds	r3, #4
 800130a:	b2d2      	uxtb	r2, r2
 800130c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	4413      	add	r3, r2
 8001318:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	0a1a      	lsrs	r2, r3, #8
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	3305      	adds	r3, #5
 8001324:	b2d2      	uxtb	r2, r2
 8001326:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	011b      	lsls	r3, r3, #4
 8001330:	4413      	add	r3, r2
 8001332:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	0c1a      	lsrs	r2, r3, #16
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	3306      	adds	r3, #6
 800133e:	b2d2      	uxtb	r2, r2
 8001340:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	011b      	lsls	r3, r3, #4
 800134a:	4413      	add	r3, r2
 800134c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	0e1a      	lsrs	r2, r3, #24
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	3307      	adds	r3, #7
 8001358:	b2d2      	uxtb	r2, r2
 800135a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d108      	bne.n	8001374 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f042 0220 	orr.w	r2, r2, #32
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	e007      	b.n	8001384 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	691a      	ldr	r2, [r3, #16]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f042 0220 	orr.w	r2, r2, #32
 8001382:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	e006      	b.n	8001396 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
  }
}
 8001396:	4618      	mov	r0, r3
 8001398:	371c      	adds	r7, #28
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b08a      	sub	sp, #40	@ 0x28
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	695b      	ldr	r3, [r3, #20]
 80013b4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80013de:	6a3b      	ldr	r3, [r7, #32]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d07c      	beq.n	80014e2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d023      	beq.n	800143a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2201      	movs	r2, #1
 80013f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f000 f983 	bl	8001710 <HAL_CAN_TxMailbox0CompleteCallback>
 800140a:	e016      	b.n	800143a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	2b00      	cmp	r3, #0
 8001414:	d004      	beq.n	8001420 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001418:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
 800141e:	e00c      	b.n	800143a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	2b00      	cmp	r3, #0
 8001428:	d004      	beq.n	8001434 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
 8001432:	e002      	b.n	800143a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f000 f989 	bl	800174c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001440:	2b00      	cmp	r3, #0
 8001442:	d024      	beq.n	800148e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800144c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f963 	bl	8001724 <HAL_CAN_TxMailbox1CompleteCallback>
 800145e:	e016      	b.n	800148e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001466:	2b00      	cmp	r3, #0
 8001468:	d004      	beq.n	8001474 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800146a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
 8001472:	e00c      	b.n	800148e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800147a:	2b00      	cmp	r3, #0
 800147c:	d004      	beq.n	8001488 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800147e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
 8001486:	e002      	b.n	800148e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 f969 	bl	8001760 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d024      	beq.n	80014e2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 f943 	bl	8001738 <HAL_CAN_TxMailbox2CompleteCallback>
 80014b2:	e016      	b.n	80014e2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d004      	beq.n	80014c8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80014be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014c6:	e00c      	b.n	80014e2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d004      	beq.n	80014dc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80014d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014da:	e002      	b.n	80014e2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f000 f949 	bl	8001774 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80014e2:	6a3b      	ldr	r3, [r7, #32]
 80014e4:	f003 0308 	and.w	r3, r3, #8
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d00c      	beq.n	8001506 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d007      	beq.n	8001506 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80014f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2210      	movs	r2, #16
 8001504:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001506:	6a3b      	ldr	r3, [r7, #32]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00b      	beq.n	8001528 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	f003 0308 	and.w	r3, r3, #8
 8001516:	2b00      	cmp	r3, #0
 8001518:	d006      	beq.n	8001528 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2208      	movs	r2, #8
 8001520:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 f93a 	bl	800179c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001528:	6a3b      	ldr	r3, [r7, #32]
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d009      	beq.n	8001546 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d002      	beq.n	8001546 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f000 f921 	bl	8001788 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800154c:	2b00      	cmp	r3, #0
 800154e:	d00c      	beq.n	800156a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	f003 0310 	and.w	r3, r3, #16
 8001556:	2b00      	cmp	r3, #0
 8001558:	d007      	beq.n	800156a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800155a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2210      	movs	r2, #16
 8001568:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	f003 0320 	and.w	r3, r3, #32
 8001570:	2b00      	cmp	r3, #0
 8001572:	d00b      	beq.n	800158c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	2b00      	cmp	r3, #0
 800157c:	d006      	beq.n	800158c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2208      	movs	r2, #8
 8001584:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 f91c 	bl	80017c4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800158c:	6a3b      	ldr	r3, [r7, #32]
 800158e:	f003 0310 	and.w	r3, r3, #16
 8001592:	2b00      	cmp	r3, #0
 8001594:	d009      	beq.n	80015aa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	f003 0303 	and.w	r3, r3, #3
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d002      	beq.n	80015aa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 f903 	bl	80017b0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80015aa:	6a3b      	ldr	r3, [r7, #32]
 80015ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00b      	beq.n	80015cc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f003 0310 	and.w	r3, r3, #16
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d006      	beq.n	80015cc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2210      	movs	r2, #16
 80015c4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 f906 	bl	80017d8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80015cc:	6a3b      	ldr	r3, [r7, #32]
 80015ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d00b      	beq.n	80015ee <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d006      	beq.n	80015ee <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2208      	movs	r2, #8
 80015e6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 f8ff 	bl	80017ec <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d07b      	beq.n	80016f0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	f003 0304 	and.w	r3, r3, #4
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d072      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001602:	6a3b      	ldr	r3, [r7, #32]
 8001604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001608:	2b00      	cmp	r3, #0
 800160a:	d008      	beq.n	800161e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800161e:	6a3b      	ldr	r3, [r7, #32]
 8001620:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001624:	2b00      	cmp	r3, #0
 8001626:	d008      	beq.n	800163a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	f043 0302 	orr.w	r3, r3, #2
 8001638:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800163a:	6a3b      	ldr	r3, [r7, #32]
 800163c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001640:	2b00      	cmp	r3, #0
 8001642:	d008      	beq.n	8001656 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001656:	6a3b      	ldr	r3, [r7, #32]
 8001658:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800165c:	2b00      	cmp	r3, #0
 800165e:	d043      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001666:	2b00      	cmp	r3, #0
 8001668:	d03e      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001670:	2b60      	cmp	r3, #96	@ 0x60
 8001672:	d02b      	beq.n	80016cc <HAL_CAN_IRQHandler+0x32a>
 8001674:	2b60      	cmp	r3, #96	@ 0x60
 8001676:	d82e      	bhi.n	80016d6 <HAL_CAN_IRQHandler+0x334>
 8001678:	2b50      	cmp	r3, #80	@ 0x50
 800167a:	d022      	beq.n	80016c2 <HAL_CAN_IRQHandler+0x320>
 800167c:	2b50      	cmp	r3, #80	@ 0x50
 800167e:	d82a      	bhi.n	80016d6 <HAL_CAN_IRQHandler+0x334>
 8001680:	2b40      	cmp	r3, #64	@ 0x40
 8001682:	d019      	beq.n	80016b8 <HAL_CAN_IRQHandler+0x316>
 8001684:	2b40      	cmp	r3, #64	@ 0x40
 8001686:	d826      	bhi.n	80016d6 <HAL_CAN_IRQHandler+0x334>
 8001688:	2b30      	cmp	r3, #48	@ 0x30
 800168a:	d010      	beq.n	80016ae <HAL_CAN_IRQHandler+0x30c>
 800168c:	2b30      	cmp	r3, #48	@ 0x30
 800168e:	d822      	bhi.n	80016d6 <HAL_CAN_IRQHandler+0x334>
 8001690:	2b10      	cmp	r3, #16
 8001692:	d002      	beq.n	800169a <HAL_CAN_IRQHandler+0x2f8>
 8001694:	2b20      	cmp	r3, #32
 8001696:	d005      	beq.n	80016a4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001698:	e01d      	b.n	80016d6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	f043 0308 	orr.w	r3, r3, #8
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016a2:	e019      	b.n	80016d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80016a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a6:	f043 0310 	orr.w	r3, r3, #16
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016ac:	e014      	b.n	80016d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80016ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b0:	f043 0320 	orr.w	r3, r3, #32
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016b6:	e00f      	b.n	80016d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80016b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016c0:	e00a      	b.n	80016d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016ca:	e005      	b.n	80016d8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80016cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80016d4:	e000      	b.n	80016d8 <HAL_CAN_IRQHandler+0x336>
            break;
 80016d6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	699a      	ldr	r2, [r3, #24]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80016e6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2204      	movs	r2, #4
 80016ee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80016f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d008      	beq.n	8001708 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f000 f87c 	bl	8001800 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001708:	bf00      	nop
 800170a:	3728      	adds	r7, #40	@ 0x28
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001830:	4013      	ands	r3, r2
 8001832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800183c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001846:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	60d3      	str	r3, [r2, #12]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001860:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <__NVIC_GetPriorityGrouping+0x18>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	0a1b      	lsrs	r3, r3, #8
 8001866:	f003 0307 	and.w	r3, r3, #7
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	2b00      	cmp	r3, #0
 8001888:	db0b      	blt.n	80018a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	f003 021f 	and.w	r2, r3, #31
 8001890:	4907      	ldr	r1, [pc, #28]	@ (80018b0 <__NVIC_EnableIRQ+0x38>)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	095b      	lsrs	r3, r3, #5
 8001898:	2001      	movs	r0, #1
 800189a:	fa00 f202 	lsl.w	r2, r0, r2
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000e100 	.word	0xe000e100

080018b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	db0a      	blt.n	80018de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	490c      	ldr	r1, [pc, #48]	@ (8001900 <__NVIC_SetPriority+0x4c>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	0112      	lsls	r2, r2, #4
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	440b      	add	r3, r1
 80018d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018dc:	e00a      	b.n	80018f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4908      	ldr	r1, [pc, #32]	@ (8001904 <__NVIC_SetPriority+0x50>)
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	3b04      	subs	r3, #4
 80018ec:	0112      	lsls	r2, r2, #4
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	440b      	add	r3, r1
 80018f2:	761a      	strb	r2, [r3, #24]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000e100 	.word	0xe000e100
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f1c3 0307 	rsb	r3, r3, #7
 8001922:	2b04      	cmp	r3, #4
 8001924:	bf28      	it	cs
 8001926:	2304      	movcs	r3, #4
 8001928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3304      	adds	r3, #4
 800192e:	2b06      	cmp	r3, #6
 8001930:	d902      	bls.n	8001938 <NVIC_EncodePriority+0x30>
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3b03      	subs	r3, #3
 8001936:	e000      	b.n	800193a <NVIC_EncodePriority+0x32>
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800193c:	f04f 32ff 	mov.w	r2, #4294967295
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43da      	mvns	r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	401a      	ands	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001950:	f04f 31ff 	mov.w	r1, #4294967295
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa01 f303 	lsl.w	r3, r1, r3
 800195a:	43d9      	mvns	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001960:	4313      	orrs	r3, r2
         );
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001980:	d301      	bcc.n	8001986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001982:	2301      	movs	r3, #1
 8001984:	e00f      	b.n	80019a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001986:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <SysTick_Config+0x40>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198e:	210f      	movs	r1, #15
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f7ff ff8e 	bl	80018b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001998:	4b05      	ldr	r3, [pc, #20]	@ (80019b0 <SysTick_Config+0x40>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199e:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <SysTick_Config+0x40>)
 80019a0:	2207      	movs	r2, #7
 80019a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	e000e010 	.word	0xe000e010

080019b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff29 	bl	8001814 <__NVIC_SetPriorityGrouping>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019dc:	f7ff ff3e 	bl	800185c <__NVIC_GetPriorityGrouping>
 80019e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	6978      	ldr	r0, [r7, #20]
 80019e8:	f7ff ff8e 	bl	8001908 <NVIC_EncodePriority>
 80019ec:	4602      	mov	r2, r0
 80019ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff5d 	bl	80018b4 <__NVIC_SetPriority>
}
 80019fa:	bf00      	nop
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff31 	bl	8001878 <__NVIC_EnableIRQ>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff ffa2 	bl	8001970 <SysTick_Config>
 8001a2c:	4603      	mov	r3, r0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b087      	sub	sp, #28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a46:	e154      	b.n	8001cf2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	fa01 f303 	lsl.w	r3, r1, r3
 8001a54:	4013      	ands	r3, r2
 8001a56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 8146 	beq.w	8001cec <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d005      	beq.n	8001a78 <HAL_GPIO_Init+0x40>
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 0303 	and.w	r3, r3, #3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d130      	bne.n	8001ada <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	2203      	movs	r2, #3
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68da      	ldr	r2, [r3, #12]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001aae:	2201      	movs	r2, #1
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	4013      	ands	r3, r2
 8001abc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	091b      	lsrs	r3, r3, #4
 8001ac4:	f003 0201 	and.w	r2, r3, #1
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	2b03      	cmp	r3, #3
 8001ae4:	d017      	beq.n	8001b16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	2203      	movs	r2, #3
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	4013      	ands	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d123      	bne.n	8001b6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	08da      	lsrs	r2, r3, #3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3208      	adds	r2, #8
 8001b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	220f      	movs	r2, #15
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	4013      	ands	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	08da      	lsrs	r2, r3, #3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3208      	adds	r2, #8
 8001b64:	6939      	ldr	r1, [r7, #16]
 8001b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	2203      	movs	r2, #3
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0203 	and.w	r2, r3, #3
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 80a0 	beq.w	8001cec <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bac:	4b58      	ldr	r3, [pc, #352]	@ (8001d10 <HAL_GPIO_Init+0x2d8>)
 8001bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bb0:	4a57      	ldr	r2, [pc, #348]	@ (8001d10 <HAL_GPIO_Init+0x2d8>)
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bb8:	4b55      	ldr	r3, [pc, #340]	@ (8001d10 <HAL_GPIO_Init+0x2d8>)
 8001bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001bc4:	4a53      	ldr	r2, [pc, #332]	@ (8001d14 <HAL_GPIO_Init+0x2dc>)
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	089b      	lsrs	r3, r3, #2
 8001bca:	3302      	adds	r3, #2
 8001bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	220f      	movs	r2, #15
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001bee:	d019      	beq.n	8001c24 <HAL_GPIO_Init+0x1ec>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a49      	ldr	r2, [pc, #292]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d013      	beq.n	8001c20 <HAL_GPIO_Init+0x1e8>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a48      	ldr	r2, [pc, #288]	@ (8001d1c <HAL_GPIO_Init+0x2e4>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d00d      	beq.n	8001c1c <HAL_GPIO_Init+0x1e4>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a47      	ldr	r2, [pc, #284]	@ (8001d20 <HAL_GPIO_Init+0x2e8>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d007      	beq.n	8001c18 <HAL_GPIO_Init+0x1e0>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a46      	ldr	r2, [pc, #280]	@ (8001d24 <HAL_GPIO_Init+0x2ec>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d101      	bne.n	8001c14 <HAL_GPIO_Init+0x1dc>
 8001c10:	2304      	movs	r3, #4
 8001c12:	e008      	b.n	8001c26 <HAL_GPIO_Init+0x1ee>
 8001c14:	2307      	movs	r3, #7
 8001c16:	e006      	b.n	8001c26 <HAL_GPIO_Init+0x1ee>
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e004      	b.n	8001c26 <HAL_GPIO_Init+0x1ee>
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	e002      	b.n	8001c26 <HAL_GPIO_Init+0x1ee>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <HAL_GPIO_Init+0x1ee>
 8001c24:	2300      	movs	r3, #0
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	f002 0203 	and.w	r2, r2, #3
 8001c2c:	0092      	lsls	r2, r2, #2
 8001c2e:	4093      	lsls	r3, r2
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c36:	4937      	ldr	r1, [pc, #220]	@ (8001d14 <HAL_GPIO_Init+0x2dc>)
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	089b      	lsrs	r3, r3, #2
 8001c3c:	3302      	adds	r3, #2
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c44:	4b38      	ldr	r3, [pc, #224]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	4013      	ands	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c68:	4a2f      	ldr	r2, [pc, #188]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	43db      	mvns	r3, r3
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c92:	4a25      	ldr	r2, [pc, #148]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c98:	4b23      	ldr	r3, [pc, #140]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001cc2:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ce6:	4a10      	ldr	r2, [pc, #64]	@ (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f47f aea3 	bne.w	8001a48 <HAL_GPIO_Init+0x10>
  }
}
 8001d02:	bf00      	nop
 8001d04:	bf00      	nop
 8001d06:	371c      	adds	r7, #28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010000 	.word	0x40010000
 8001d18:	48000400 	.word	0x48000400
 8001d1c:	48000800 	.word	0x48000800
 8001d20:	48000c00 	.word	0x48000c00
 8001d24:	48001000 	.word	0x48001000
 8001d28:	40010400 	.word	0x40010400

08001d2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	460b      	mov	r3, r1
 8001d36:	807b      	strh	r3, [r7, #2]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d3c:	787b      	ldrb	r3, [r7, #1]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d42:	887a      	ldrh	r2, [r7, #2]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d48:	e002      	b.n	8001d50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d4a:	887a      	ldrh	r2, [r7, #2]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d60:	4b04      	ldr	r3, [pc, #16]	@ (8001d74 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40007000 	.word	0x40007000

08001d78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d86:	d130      	bne.n	8001dea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d88:	4b23      	ldr	r3, [pc, #140]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d94:	d038      	beq.n	8001e08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d96:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001da0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001da6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2232      	movs	r2, #50	@ 0x32
 8001dac:	fb02 f303 	mul.w	r3, r2, r3
 8001db0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001db2:	fba2 2303 	umull	r2, r3, r2, r3
 8001db6:	0c9b      	lsrs	r3, r3, #18
 8001db8:	3301      	adds	r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dbc:	e002      	b.n	8001dc4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dd0:	d102      	bne.n	8001dd8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1f2      	bne.n	8001dbe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001de4:	d110      	bne.n	8001e08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e00f      	b.n	8001e0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dea:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001df2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001df6:	d007      	beq.n	8001e08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001df8:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e00:	4a05      	ldr	r2, [pc, #20]	@ (8001e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40007000 	.word	0x40007000
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	431bde83 	.word	0x431bde83

08001e24 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b088      	sub	sp, #32
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	f000 bc02 	b.w	800263c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e38:	4b96      	ldr	r3, [pc, #600]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f003 030c 	and.w	r3, r3, #12
 8001e40:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e42:	4b94      	ldr	r3, [pc, #592]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0310 	and.w	r3, r3, #16
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f000 80e4 	beq.w	8002022 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d007      	beq.n	8001e70 <HAL_RCC_OscConfig+0x4c>
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	f040 808b 	bne.w	8001f7e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	f040 8087 	bne.w	8001f7e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e70:	4b88      	ldr	r3, [pc, #544]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d005      	beq.n	8001e88 <HAL_RCC_OscConfig+0x64>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e3d9      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a1a      	ldr	r2, [r3, #32]
 8001e8c:	4b81      	ldr	r3, [pc, #516]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d004      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x7e>
 8001e98:	4b7e      	ldr	r3, [pc, #504]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ea0:	e005      	b.n	8001eae <HAL_RCC_OscConfig+0x8a>
 8001ea2:	4b7c      	ldr	r3, [pc, #496]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d223      	bcs.n	8001efa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 fd8c 	bl	80029d4 <RCC_SetFlashLatencyFromMSIRange>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e3ba      	b.n	800263c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ec6:	4b73      	ldr	r3, [pc, #460]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a72      	ldr	r2, [pc, #456]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	f043 0308 	orr.w	r3, r3, #8
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	4b70      	ldr	r3, [pc, #448]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	496d      	ldr	r1, [pc, #436]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ee4:	4b6b      	ldr	r3, [pc, #428]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	021b      	lsls	r3, r3, #8
 8001ef2:	4968      	ldr	r1, [pc, #416]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	604b      	str	r3, [r1, #4]
 8001ef8:	e025      	b.n	8001f46 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001efa:	4b66      	ldr	r3, [pc, #408]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a65      	ldr	r2, [pc, #404]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	4b63      	ldr	r3, [pc, #396]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	4960      	ldr	r1, [pc, #384]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f18:	4b5e      	ldr	r3, [pc, #376]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	021b      	lsls	r3, r3, #8
 8001f26:	495b      	ldr	r1, [pc, #364]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d109      	bne.n	8001f46 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a1b      	ldr	r3, [r3, #32]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 fd4c 	bl	80029d4 <RCC_SetFlashLatencyFromMSIRange>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e37a      	b.n	800263c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f46:	f000 fc81 	bl	800284c <HAL_RCC_GetSysClockFreq>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	4b51      	ldr	r3, [pc, #324]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	091b      	lsrs	r3, r3, #4
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	4950      	ldr	r1, [pc, #320]	@ (8002098 <HAL_RCC_OscConfig+0x274>)
 8001f58:	5ccb      	ldrb	r3, [r1, r3]
 8001f5a:	f003 031f 	and.w	r3, r3, #31
 8001f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f62:	4a4e      	ldr	r2, [pc, #312]	@ (800209c <HAL_RCC_OscConfig+0x278>)
 8001f64:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f66:	4b4e      	ldr	r3, [pc, #312]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fe6e 	bl	8000c4c <HAL_InitTick>
 8001f70:	4603      	mov	r3, r0
 8001f72:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d052      	beq.n	8002020 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	e35e      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d032      	beq.n	8001fec <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f86:	4b43      	ldr	r3, [pc, #268]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a42      	ldr	r2, [pc, #264]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f92:	f7fe feab 	bl	8000cec <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f9a:	f7fe fea7 	bl	8000cec <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e347      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fac:	4b39      	ldr	r3, [pc, #228]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0f0      	beq.n	8001f9a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fb8:	4b36      	ldr	r3, [pc, #216]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a35      	ldr	r2, [pc, #212]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fbe:	f043 0308 	orr.w	r3, r3, #8
 8001fc2:	6013      	str	r3, [r2, #0]
 8001fc4:	4b33      	ldr	r3, [pc, #204]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4930      	ldr	r1, [pc, #192]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	021b      	lsls	r3, r3, #8
 8001fe4:	492b      	ldr	r1, [pc, #172]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	604b      	str	r3, [r1, #4]
 8001fea:	e01a      	b.n	8002022 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001fec:	4b29      	ldr	r3, [pc, #164]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a28      	ldr	r2, [pc, #160]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8001ff2:	f023 0301 	bic.w	r3, r3, #1
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ff8:	f7fe fe78 	bl	8000cec <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002000:	f7fe fe74 	bl	8000cec <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e314      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x1dc>
 800201e:	e000      	b.n	8002022 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002020:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d073      	beq.n	8002116 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	2b08      	cmp	r3, #8
 8002032:	d005      	beq.n	8002040 <HAL_RCC_OscConfig+0x21c>
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	2b0c      	cmp	r3, #12
 8002038:	d10e      	bne.n	8002058 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	2b03      	cmp	r3, #3
 800203e:	d10b      	bne.n	8002058 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002040:	4b14      	ldr	r3, [pc, #80]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d063      	beq.n	8002114 <HAL_RCC_OscConfig+0x2f0>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d15f      	bne.n	8002114 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e2f1      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002060:	d106      	bne.n	8002070 <HAL_RCC_OscConfig+0x24c>
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a0b      	ldr	r2, [pc, #44]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8002068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	e025      	b.n	80020bc <HAL_RCC_OscConfig+0x298>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002078:	d114      	bne.n	80020a4 <HAL_RCC_OscConfig+0x280>
 800207a:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a05      	ldr	r2, [pc, #20]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8002080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	4b03      	ldr	r3, [pc, #12]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a02      	ldr	r2, [pc, #8]	@ (8002094 <HAL_RCC_OscConfig+0x270>)
 800208c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	e013      	b.n	80020bc <HAL_RCC_OscConfig+0x298>
 8002094:	40021000 	.word	0x40021000
 8002098:	080045cc 	.word	0x080045cc
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000004 	.word	0x20000004
 80020a4:	4ba0      	ldr	r3, [pc, #640]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a9f      	ldr	r2, [pc, #636]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80020aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ae:	6013      	str	r3, [r2, #0]
 80020b0:	4b9d      	ldr	r3, [pc, #628]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a9c      	ldr	r2, [pc, #624]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80020b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d013      	beq.n	80020ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7fe fe12 	bl	8000cec <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020cc:	f7fe fe0e 	bl	8000cec <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b64      	cmp	r3, #100	@ 0x64
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e2ae      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020de:	4b92      	ldr	r3, [pc, #584]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0f0      	beq.n	80020cc <HAL_RCC_OscConfig+0x2a8>
 80020ea:	e014      	b.n	8002116 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ec:	f7fe fdfe 	bl	8000cec <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020f2:	e008      	b.n	8002106 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f4:	f7fe fdfa 	bl	8000cec <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	2b64      	cmp	r3, #100	@ 0x64
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e29a      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002106:	4b88      	ldr	r3, [pc, #544]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1f0      	bne.n	80020f4 <HAL_RCC_OscConfig+0x2d0>
 8002112:	e000      	b.n	8002116 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d060      	beq.n	80021e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	2b04      	cmp	r3, #4
 8002126:	d005      	beq.n	8002134 <HAL_RCC_OscConfig+0x310>
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2b0c      	cmp	r3, #12
 800212c:	d119      	bne.n	8002162 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2b02      	cmp	r3, #2
 8002132:	d116      	bne.n	8002162 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002134:	4b7c      	ldr	r3, [pc, #496]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_RCC_OscConfig+0x328>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e277      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800214c:	4b76      	ldr	r3, [pc, #472]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	691b      	ldr	r3, [r3, #16]
 8002158:	061b      	lsls	r3, r3, #24
 800215a:	4973      	ldr	r1, [pc, #460]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002160:	e040      	b.n	80021e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d023      	beq.n	80021b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800216a:	4b6f      	ldr	r3, [pc, #444]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a6e      	ldr	r2, [pc, #440]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002174:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002176:	f7fe fdb9 	bl	8000cec <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800217e:	f7fe fdb5 	bl	8000cec <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e255      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002190:	4b65      	ldr	r3, [pc, #404]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f0      	beq.n	800217e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219c:	4b62      	ldr	r3, [pc, #392]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	061b      	lsls	r3, r3, #24
 80021aa:	495f      	ldr	r1, [pc, #380]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	604b      	str	r3, [r1, #4]
 80021b0:	e018      	b.n	80021e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80021b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021be:	f7fe fd95 	bl	8000cec <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c6:	f7fe fd91 	bl	8000cec <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e231      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021d8:	4b53      	ldr	r3, [pc, #332]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1f0      	bne.n	80021c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d03c      	beq.n	800226a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d01c      	beq.n	8002232 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80021fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002208:	f7fe fd70 	bl	8000cec <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002210:	f7fe fd6c 	bl	8000cec <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e20c      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002222:	4b41      	ldr	r3, [pc, #260]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002224:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0ef      	beq.n	8002210 <HAL_RCC_OscConfig+0x3ec>
 8002230:	e01b      	b.n	800226a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002232:	4b3d      	ldr	r3, [pc, #244]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002234:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002238:	4a3b      	ldr	r2, [pc, #236]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800223a:	f023 0301 	bic.w	r3, r3, #1
 800223e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002242:	f7fe fd53 	bl	8000cec <HAL_GetTick>
 8002246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002248:	e008      	b.n	800225c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800224a:	f7fe fd4f 	bl	8000cec <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e1ef      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800225c:	4b32      	ldr	r3, [pc, #200]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800225e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1ef      	bne.n	800224a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 80a6 	beq.w	80023c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002278:	2300      	movs	r3, #0
 800227a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800227c:	4b2a      	ldr	r3, [pc, #168]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800227e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10d      	bne.n	80022a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002288:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800228a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800228c:	4a26      	ldr	r2, [pc, #152]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800228e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002292:	6593      	str	r3, [r2, #88]	@ 0x58
 8002294:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229c:	60bb      	str	r3, [r7, #8]
 800229e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a0:	2301      	movs	r3, #1
 80022a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022a4:	4b21      	ldr	r3, [pc, #132]	@ (800232c <HAL_RCC_OscConfig+0x508>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d118      	bne.n	80022e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022b0:	4b1e      	ldr	r3, [pc, #120]	@ (800232c <HAL_RCC_OscConfig+0x508>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a1d      	ldr	r2, [pc, #116]	@ (800232c <HAL_RCC_OscConfig+0x508>)
 80022b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022bc:	f7fe fd16 	bl	8000cec <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c4:	f7fe fd12 	bl	8000cec <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e1b2      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022d6:	4b15      	ldr	r3, [pc, #84]	@ (800232c <HAL_RCC_OscConfig+0x508>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0f0      	beq.n	80022c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d108      	bne.n	80022fc <HAL_RCC_OscConfig+0x4d8>
 80022ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80022ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022fa:	e029      	b.n	8002350 <HAL_RCC_OscConfig+0x52c>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	2b05      	cmp	r3, #5
 8002302:	d115      	bne.n	8002330 <HAL_RCC_OscConfig+0x50c>
 8002304:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800230a:	4a07      	ldr	r2, [pc, #28]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800230c:	f043 0304 	orr.w	r3, r3, #4
 8002310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002314:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 8002316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800231a:	4a03      	ldr	r2, [pc, #12]	@ (8002328 <HAL_RCC_OscConfig+0x504>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002324:	e014      	b.n	8002350 <HAL_RCC_OscConfig+0x52c>
 8002326:	bf00      	nop
 8002328:	40021000 	.word	0x40021000
 800232c:	40007000 	.word	0x40007000
 8002330:	4b9a      	ldr	r3, [pc, #616]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002336:	4a99      	ldr	r2, [pc, #612]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002338:	f023 0301 	bic.w	r3, r3, #1
 800233c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002340:	4b96      	ldr	r3, [pc, #600]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002346:	4a95      	ldr	r2, [pc, #596]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002348:	f023 0304 	bic.w	r3, r3, #4
 800234c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d016      	beq.n	8002386 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002358:	f7fe fcc8 	bl	8000cec <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800235e:	e00a      	b.n	8002376 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002360:	f7fe fcc4 	bl	8000cec <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800236e:	4293      	cmp	r3, r2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e162      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002376:	4b89      	ldr	r3, [pc, #548]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800237c:	f003 0302 	and.w	r3, r3, #2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0ed      	beq.n	8002360 <HAL_RCC_OscConfig+0x53c>
 8002384:	e015      	b.n	80023b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002386:	f7fe fcb1 	bl	8000cec <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800238c:	e00a      	b.n	80023a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238e:	f7fe fcad 	bl	8000cec <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800239c:	4293      	cmp	r3, r2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e14b      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023a4:	4b7d      	ldr	r3, [pc, #500]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80023a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1ed      	bne.n	800238e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023b2:	7ffb      	ldrb	r3, [r7, #31]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d105      	bne.n	80023c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b8:	4b78      	ldr	r3, [pc, #480]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80023ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023bc:	4a77      	ldr	r2, [pc, #476]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80023be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023c2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0320 	and.w	r3, r3, #32
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d03c      	beq.n	800244a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d01c      	beq.n	8002412 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80023d8:	4b70      	ldr	r3, [pc, #448]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80023da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80023de:	4a6f      	ldr	r2, [pc, #444]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e8:	f7fe fc80 	bl	8000cec <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023f0:	f7fe fc7c 	bl	8000cec <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e11c      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002402:	4b66      	ldr	r3, [pc, #408]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002404:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0ef      	beq.n	80023f0 <HAL_RCC_OscConfig+0x5cc>
 8002410:	e01b      	b.n	800244a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002412:	4b62      	ldr	r3, [pc, #392]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002414:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002418:	4a60      	ldr	r2, [pc, #384]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800241a:	f023 0301 	bic.w	r3, r3, #1
 800241e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002422:	f7fe fc63 	bl	8000cec <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800242a:	f7fe fc5f 	bl	8000cec <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e0ff      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800243c:	4b57      	ldr	r3, [pc, #348]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800243e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1ef      	bne.n	800242a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 80f3 	beq.w	800263a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002458:	2b02      	cmp	r3, #2
 800245a:	f040 80c9 	bne.w	80025f0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800245e:	4b4f      	ldr	r3, [pc, #316]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	f003 0203 	and.w	r2, r3, #3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246e:	429a      	cmp	r2, r3
 8002470:	d12c      	bne.n	80024cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247c:	3b01      	subs	r3, #1
 800247e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002480:	429a      	cmp	r2, r3
 8002482:	d123      	bne.n	80024cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800248e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002490:	429a      	cmp	r2, r3
 8002492:	d11b      	bne.n	80024cc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800249e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d113      	bne.n	80024cc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ae:	085b      	lsrs	r3, r3, #1
 80024b0:	3b01      	subs	r3, #1
 80024b2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d109      	bne.n	80024cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	085b      	lsrs	r3, r3, #1
 80024c4:	3b01      	subs	r3, #1
 80024c6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d06b      	beq.n	80025a4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	2b0c      	cmp	r3, #12
 80024d0:	d062      	beq.n	8002598 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024d2:	4b32      	ldr	r3, [pc, #200]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0ac      	b.n	800263c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024e2:	4b2e      	ldr	r3, [pc, #184]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a2d      	ldr	r2, [pc, #180]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 80024e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80024ee:	f7fe fbfd 	bl	8000cec <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f6:	f7fe fbf9 	bl	8000cec <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e099      	b.n	800263c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002508:	4b24      	ldr	r3, [pc, #144]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1f0      	bne.n	80024f6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002514:	4b21      	ldr	r3, [pc, #132]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002516:	68da      	ldr	r2, [r3, #12]
 8002518:	4b21      	ldr	r3, [pc, #132]	@ (80025a0 <HAL_RCC_OscConfig+0x77c>)
 800251a:	4013      	ands	r3, r2
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002524:	3a01      	subs	r2, #1
 8002526:	0112      	lsls	r2, r2, #4
 8002528:	4311      	orrs	r1, r2
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800252e:	0212      	lsls	r2, r2, #8
 8002530:	4311      	orrs	r1, r2
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002536:	0852      	lsrs	r2, r2, #1
 8002538:	3a01      	subs	r2, #1
 800253a:	0552      	lsls	r2, r2, #21
 800253c:	4311      	orrs	r1, r2
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002542:	0852      	lsrs	r2, r2, #1
 8002544:	3a01      	subs	r2, #1
 8002546:	0652      	lsls	r2, r2, #25
 8002548:	4311      	orrs	r1, r2
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800254e:	06d2      	lsls	r2, r2, #27
 8002550:	430a      	orrs	r2, r1
 8002552:	4912      	ldr	r1, [pc, #72]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002554:	4313      	orrs	r3, r2
 8002556:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002558:	4b10      	ldr	r3, [pc, #64]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0f      	ldr	r2, [pc, #60]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800255e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002562:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002564:	4b0d      	ldr	r3, [pc, #52]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	4a0c      	ldr	r2, [pc, #48]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800256a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800256e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002570:	f7fe fbbc 	bl	8000cec <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe fbb8 	bl	8000cec <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e058      	b.n	800263c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800258a:	4b04      	ldr	r3, [pc, #16]	@ (800259c <HAL_RCC_OscConfig+0x778>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0f0      	beq.n	8002578 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002596:	e050      	b.n	800263a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e04f      	b.n	800263c <HAL_RCC_OscConfig+0x818>
 800259c:	40021000 	.word	0x40021000
 80025a0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a4:	4b27      	ldr	r3, [pc, #156]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d144      	bne.n	800263a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025b0:	4b24      	ldr	r3, [pc, #144]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a23      	ldr	r2, [pc, #140]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025bc:	4b21      	ldr	r3, [pc, #132]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	4a20      	ldr	r2, [pc, #128]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025c8:	f7fe fb90 	bl	8000cec <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d0:	f7fe fb8c 	bl	8000cec <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e02c      	b.n	800263c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e2:	4b18      	ldr	r3, [pc, #96]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0f0      	beq.n	80025d0 <HAL_RCC_OscConfig+0x7ac>
 80025ee:	e024      	b.n	800263a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	2b0c      	cmp	r3, #12
 80025f4:	d01f      	beq.n	8002636 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f6:	4b13      	ldr	r3, [pc, #76]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a12      	ldr	r2, [pc, #72]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 80025fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002602:	f7fe fb73 	bl	8000cec <HAL_GetTick>
 8002606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002608:	e008      	b.n	800261c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800260a:	f7fe fb6f 	bl	8000cec <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e00f      	b.n	800263c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800261c:	4b09      	ldr	r3, [pc, #36]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1f0      	bne.n	800260a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002628:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	4905      	ldr	r1, [pc, #20]	@ (8002644 <HAL_RCC_OscConfig+0x820>)
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_RCC_OscConfig+0x824>)
 8002630:	4013      	ands	r3, r2
 8002632:	60cb      	str	r3, [r1, #12]
 8002634:	e001      	b.n	800263a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000
 8002648:	feeefffc 	.word	0xfeeefffc

0800264c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0e7      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002660:	4b75      	ldr	r3, [pc, #468]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d910      	bls.n	8002690 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266e:	4b72      	ldr	r3, [pc, #456]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f023 0207 	bic.w	r2, r3, #7
 8002676:	4970      	ldr	r1, [pc, #448]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	4313      	orrs	r3, r2
 800267c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800267e:	4b6e      	ldr	r3, [pc, #440]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d001      	beq.n	8002690 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0cf      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d010      	beq.n	80026be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	4b66      	ldr	r3, [pc, #408]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d908      	bls.n	80026be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ac:	4b63      	ldr	r3, [pc, #396]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	4960      	ldr	r1, [pc, #384]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d04c      	beq.n	8002764 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b03      	cmp	r3, #3
 80026d0:	d107      	bne.n	80026e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d2:	4b5a      	ldr	r3, [pc, #360]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d121      	bne.n	8002722 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e0a6      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d107      	bne.n	80026fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026ea:	4b54      	ldr	r3, [pc, #336]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d115      	bne.n	8002722 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e09a      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d107      	bne.n	8002712 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002702:	4b4e      	ldr	r3, [pc, #312]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e08e      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002712:	4b4a      	ldr	r3, [pc, #296]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e086      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002722:	4b46      	ldr	r3, [pc, #280]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f023 0203 	bic.w	r2, r3, #3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4943      	ldr	r1, [pc, #268]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002730:	4313      	orrs	r3, r2
 8002732:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002734:	f7fe fada 	bl	8000cec <HAL_GetTick>
 8002738:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273a:	e00a      	b.n	8002752 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273c:	f7fe fad6 	bl	8000cec <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	f241 3288 	movw	r2, #5000	@ 0x1388
 800274a:	4293      	cmp	r3, r2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e06e      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002752:	4b3a      	ldr	r3, [pc, #232]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 020c 	and.w	r2, r3, #12
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	429a      	cmp	r2, r3
 8002762:	d1eb      	bne.n	800273c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d010      	beq.n	8002792 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	4b31      	ldr	r3, [pc, #196]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800277c:	429a      	cmp	r2, r3
 800277e:	d208      	bcs.n	8002792 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002780:	4b2e      	ldr	r3, [pc, #184]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	492b      	ldr	r1, [pc, #172]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 800278e:	4313      	orrs	r3, r2
 8002790:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002792:	4b29      	ldr	r3, [pc, #164]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	429a      	cmp	r2, r3
 800279e:	d210      	bcs.n	80027c2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a0:	4b25      	ldr	r3, [pc, #148]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f023 0207 	bic.w	r2, r3, #7
 80027a8:	4923      	ldr	r1, [pc, #140]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b0:	4b21      	ldr	r3, [pc, #132]	@ (8002838 <HAL_RCC_ClockConfig+0x1ec>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d001      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e036      	b.n	8002830 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0304 	and.w	r3, r3, #4
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d008      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027ce:	4b1b      	ldr	r3, [pc, #108]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	4918      	ldr	r1, [pc, #96]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d009      	beq.n	8002800 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027ec:	4b13      	ldr	r3, [pc, #76]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	4910      	ldr	r1, [pc, #64]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002800:	f000 f824 	bl	800284c <HAL_RCC_GetSysClockFreq>
 8002804:	4602      	mov	r2, r0
 8002806:	4b0d      	ldr	r3, [pc, #52]	@ (800283c <HAL_RCC_ClockConfig+0x1f0>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	f003 030f 	and.w	r3, r3, #15
 8002810:	490b      	ldr	r1, [pc, #44]	@ (8002840 <HAL_RCC_ClockConfig+0x1f4>)
 8002812:	5ccb      	ldrb	r3, [r1, r3]
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
 800281c:	4a09      	ldr	r2, [pc, #36]	@ (8002844 <HAL_RCC_ClockConfig+0x1f8>)
 800281e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002820:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <HAL_RCC_ClockConfig+0x1fc>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe fa11 	bl	8000c4c <HAL_InitTick>
 800282a:	4603      	mov	r3, r0
 800282c:	72fb      	strb	r3, [r7, #11]

  return status;
 800282e:	7afb      	ldrb	r3, [r7, #11]
}
 8002830:	4618      	mov	r0, r3
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40022000 	.word	0x40022000
 800283c:	40021000 	.word	0x40021000
 8002840:	080045cc 	.word	0x080045cc
 8002844:	20000000 	.word	0x20000000
 8002848:	20000004 	.word	0x20000004

0800284c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800284c:	b480      	push	{r7}
 800284e:	b089      	sub	sp, #36	@ 0x24
 8002850:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
 8002856:	2300      	movs	r3, #0
 8002858:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800285a:	4b3e      	ldr	r3, [pc, #248]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 030c 	and.w	r3, r3, #12
 8002862:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002864:	4b3b      	ldr	r3, [pc, #236]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d005      	beq.n	8002880 <HAL_RCC_GetSysClockFreq+0x34>
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	2b0c      	cmp	r3, #12
 8002878:	d121      	bne.n	80028be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d11e      	bne.n	80028be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002880:	4b34      	ldr	r3, [pc, #208]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0308 	and.w	r3, r3, #8
 8002888:	2b00      	cmp	r3, #0
 800288a:	d107      	bne.n	800289c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800288c:	4b31      	ldr	r3, [pc, #196]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 800288e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002892:	0a1b      	lsrs	r3, r3, #8
 8002894:	f003 030f 	and.w	r3, r3, #15
 8002898:	61fb      	str	r3, [r7, #28]
 800289a:	e005      	b.n	80028a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800289c:	4b2d      	ldr	r3, [pc, #180]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10d      	bne.n	80028d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	2b04      	cmp	r3, #4
 80028c2:	d102      	bne.n	80028ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028c4:	4b25      	ldr	r3, [pc, #148]	@ (800295c <HAL_RCC_GetSysClockFreq+0x110>)
 80028c6:	61bb      	str	r3, [r7, #24]
 80028c8:	e004      	b.n	80028d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d101      	bne.n	80028d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028d0:	4b23      	ldr	r3, [pc, #140]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x114>)
 80028d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	2b0c      	cmp	r3, #12
 80028d8:	d134      	bne.n	8002944 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028da:	4b1e      	ldr	r3, [pc, #120]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d003      	beq.n	80028f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d003      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0xac>
 80028f0:	e005      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80028f2:	4b1a      	ldr	r3, [pc, #104]	@ (800295c <HAL_RCC_GetSysClockFreq+0x110>)
 80028f4:	617b      	str	r3, [r7, #20]
      break;
 80028f6:	e005      	b.n	8002904 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80028f8:	4b19      	ldr	r3, [pc, #100]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x114>)
 80028fa:	617b      	str	r3, [r7, #20]
      break;
 80028fc:	e002      	b.n	8002904 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	617b      	str	r3, [r7, #20]
      break;
 8002902:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002904:	4b13      	ldr	r3, [pc, #76]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	3301      	adds	r3, #1
 8002910:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002912:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	0a1b      	lsrs	r3, r3, #8
 8002918:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	fb03 f202 	mul.w	r2, r3, r2
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	fbb2 f3f3 	udiv	r3, r2, r3
 8002928:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800292a:	4b0a      	ldr	r3, [pc, #40]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x108>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	0e5b      	lsrs	r3, r3, #25
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	3301      	adds	r3, #1
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002942:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002944:	69bb      	ldr	r3, [r7, #24]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3724      	adds	r7, #36	@ 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40021000 	.word	0x40021000
 8002958:	080045e4 	.word	0x080045e4
 800295c:	00f42400 	.word	0x00f42400
 8002960:	007a1200 	.word	0x007a1200

08002964 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002968:	4b03      	ldr	r3, [pc, #12]	@ (8002978 <HAL_RCC_GetHCLKFreq+0x14>)
 800296a:	681b      	ldr	r3, [r3, #0]
}
 800296c:	4618      	mov	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	20000000 	.word	0x20000000

0800297c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002980:	f7ff fff0 	bl	8002964 <HAL_RCC_GetHCLKFreq>
 8002984:	4602      	mov	r2, r0
 8002986:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	4904      	ldr	r1, [pc, #16]	@ (80029a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002992:	5ccb      	ldrb	r3, [r1, r3]
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800299c:	4618      	mov	r0, r3
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40021000 	.word	0x40021000
 80029a4:	080045dc 	.word	0x080045dc

080029a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029ac:	f7ff ffda 	bl	8002964 <HAL_RCC_GetHCLKFreq>
 80029b0:	4602      	mov	r2, r0
 80029b2:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	0adb      	lsrs	r3, r3, #11
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	4904      	ldr	r1, [pc, #16]	@ (80029d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029be:	5ccb      	ldrb	r3, [r1, r3]
 80029c0:	f003 031f 	and.w	r3, r3, #31
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000
 80029d0:	080045dc 	.word	0x080045dc

080029d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029e0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80029ec:	f7ff f9b6 	bl	8001d5c <HAL_PWREx_GetVoltageRange>
 80029f0:	6178      	str	r0, [r7, #20]
 80029f2:	e014      	b.n	8002a1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029f4:	4b25      	ldr	r3, [pc, #148]	@ (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f8:	4a24      	ldr	r2, [pc, #144]	@ (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a00:	4b22      	ldr	r3, [pc, #136]	@ (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a0c:	f7ff f9a6 	bl	8001d5c <HAL_PWREx_GetVoltageRange>
 8002a10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a12:	4b1e      	ldr	r3, [pc, #120]	@ (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a16:	4a1d      	ldr	r2, [pc, #116]	@ (8002a8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a24:	d10b      	bne.n	8002a3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b80      	cmp	r3, #128	@ 0x80
 8002a2a:	d919      	bls.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002a30:	d902      	bls.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a32:	2302      	movs	r3, #2
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	e013      	b.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a38:	2301      	movs	r3, #1
 8002a3a:	613b      	str	r3, [r7, #16]
 8002a3c:	e010      	b.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b80      	cmp	r3, #128	@ 0x80
 8002a42:	d902      	bls.n	8002a4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a44:	2303      	movs	r3, #3
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	e00a      	b.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b80      	cmp	r3, #128	@ 0x80
 8002a4e:	d102      	bne.n	8002a56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a50:	2302      	movs	r3, #2
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	e004      	b.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b70      	cmp	r3, #112	@ 0x70
 8002a5a:	d101      	bne.n	8002a60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f023 0207 	bic.w	r2, r3, #7
 8002a68:	4909      	ldr	r1, [pc, #36]	@ (8002a90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a70:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d001      	beq.n	8002a82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	40022000 	.word	0x40022000

08002a94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d031      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ab8:	d01a      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002aba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002abe:	d814      	bhi.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d009      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ac4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ac8:	d10f      	bne.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002aca:	4b5d      	ldr	r3, [pc, #372]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	4a5c      	ldr	r2, [pc, #368]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ad4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ad6:	e00c      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3304      	adds	r3, #4
 8002adc:	2100      	movs	r1, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 fa44 	bl	8002f6c <RCCEx_PLLSAI1_Config>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ae8:	e003      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	74fb      	strb	r3, [r7, #19]
      break;
 8002aee:	e000      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002af0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002af2:	7cfb      	ldrb	r3, [r7, #19]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10b      	bne.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002af8:	4b51      	ldr	r3, [pc, #324]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002afe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b06:	494e      	ldr	r1, [pc, #312]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002b0e:	e001      	b.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b10:	7cfb      	ldrb	r3, [r7, #19]
 8002b12:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 809e 	beq.w	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b26:	4b46      	ldr	r3, [pc, #280]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00d      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b3c:	4b40      	ldr	r3, [pc, #256]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b40:	4a3f      	ldr	r2, [pc, #252]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b46:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b48:	4b3d      	ldr	r3, [pc, #244]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b54:	2301      	movs	r3, #1
 8002b56:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b58:	4b3a      	ldr	r3, [pc, #232]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a39      	ldr	r2, [pc, #228]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b64:	f7fe f8c2 	bl	8000cec <HAL_GetTick>
 8002b68:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b6a:	e009      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6c:	f7fe f8be 	bl	8000cec <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d902      	bls.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	74fb      	strb	r3, [r7, #19]
        break;
 8002b7e:	e005      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b80:	4b30      	ldr	r3, [pc, #192]	@ (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0ef      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002b8c:	7cfb      	ldrb	r3, [r7, #19]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d15a      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b92:	4b2b      	ldr	r3, [pc, #172]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b9c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01e      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d019      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bae:	4b24      	ldr	r3, [pc, #144]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bb8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bba:	4b21      	ldr	r3, [pc, #132]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bca:	4b1d      	ldr	r3, [pc, #116]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bda:	4a19      	ldr	r2, [pc, #100]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d016      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7fe f87e 	bl	8000cec <HAL_GetTick>
 8002bf0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bf2:	e00b      	b.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf4:	f7fe f87a 	bl	8000cec <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d902      	bls.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	74fb      	strb	r3, [r7, #19]
            break;
 8002c0a:	e006      	b.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0ec      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002c1a:	7cfb      	ldrb	r3, [r7, #19]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10b      	bne.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c20:	4b07      	ldr	r3, [pc, #28]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c2e:	4904      	ldr	r1, [pc, #16]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c36:	e009      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c38:	7cfb      	ldrb	r3, [r7, #19]
 8002c3a:	74bb      	strb	r3, [r7, #18]
 8002c3c:	e006      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002c3e:	bf00      	nop
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c48:	7cfb      	ldrb	r3, [r7, #19]
 8002c4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c4c:	7c7b      	ldrb	r3, [r7, #17]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d105      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c52:	4b9e      	ldr	r3, [pc, #632]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c56:	4a9d      	ldr	r2, [pc, #628]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c5c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00a      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c6a:	4b98      	ldr	r3, [pc, #608]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c70:	f023 0203 	bic.w	r2, r3, #3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4994      	ldr	r1, [pc, #592]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00a      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c8c:	4b8f      	ldr	r3, [pc, #572]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c92:	f023 020c 	bic.w	r2, r3, #12
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	498c      	ldr	r1, [pc, #560]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00a      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cae:	4b87      	ldr	r3, [pc, #540]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbc:	4983      	ldr	r1, [pc, #524]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0308 	and.w	r3, r3, #8
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00a      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cd0:	4b7e      	ldr	r3, [pc, #504]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cde:	497b      	ldr	r1, [pc, #492]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00a      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cf2:	4b76      	ldr	r3, [pc, #472]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d00:	4972      	ldr	r1, [pc, #456]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00a      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d14:	4b6d      	ldr	r3, [pc, #436]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d22:	496a      	ldr	r1, [pc, #424]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d00a      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d36:	4b65      	ldr	r3, [pc, #404]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d44:	4961      	ldr	r1, [pc, #388]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d00a      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d58:	4b5c      	ldr	r3, [pc, #368]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d66:	4959      	ldr	r1, [pc, #356]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00a      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d7a:	4b54      	ldr	r3, [pc, #336]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d88:	4950      	ldr	r1, [pc, #320]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00a      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d9c:	4b4b      	ldr	r3, [pc, #300]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002daa:	4948      	ldr	r1, [pc, #288]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00a      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002dbe:	4b43      	ldr	r3, [pc, #268]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002dc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002dc4:	f023 0203 	bic.w	r2, r3, #3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	493f      	ldr	r1, [pc, #252]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d028      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002de0:	4b3a      	ldr	r3, [pc, #232]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dee:	4937      	ldr	r1, [pc, #220]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dfe:	d106      	bne.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e00:	4b32      	ldr	r3, [pc, #200]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	4a31      	ldr	r2, [pc, #196]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e0a:	60d3      	str	r3, [r2, #12]
 8002e0c:	e011      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e16:	d10c      	bne.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f000 f8a4 	bl	8002f6c <RCCEx_PLLSAI1_Config>
 8002e24:	4603      	mov	r3, r0
 8002e26:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e28:	7cfb      	ldrb	r3, [r7, #19]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8002e2e:	7cfb      	ldrb	r3, [r7, #19]
 8002e30:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d028      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e3e:	4b23      	ldr	r3, [pc, #140]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e44:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4c:	491f      	ldr	r1, [pc, #124]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e5c:	d106      	bne.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	4a1a      	ldr	r2, [pc, #104]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e68:	60d3      	str	r3, [r2, #12]
 8002e6a:	e011      	b.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e74:	d10c      	bne.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 f875 	bl	8002f6c <RCCEx_PLLSAI1_Config>
 8002e82:	4603      	mov	r3, r0
 8002e84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e86:	7cfb      	ldrb	r3, [r7, #19]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8002e8c:	7cfb      	ldrb	r3, [r7, #19]
 8002e8e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d02b      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eaa:	4908      	ldr	r1, [pc, #32]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002eba:	d109      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ebc:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	4a02      	ldr	r2, [pc, #8]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ec6:	60d3      	str	r3, [r2, #12]
 8002ec8:	e014      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002eca:	bf00      	nop
 8002ecc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ed8:	d10c      	bne.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	3304      	adds	r3, #4
 8002ede:	2101      	movs	r1, #1
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 f843 	bl	8002f6c <RCCEx_PLLSAI1_Config>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002eea:	7cfb      	ldrb	r3, [r7, #19]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8002ef0:	7cfb      	ldrb	r3, [r7, #19]
 8002ef2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d01c      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f00:	4b19      	ldr	r3, [pc, #100]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f06:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0e:	4916      	ldr	r1, [pc, #88]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f1e:	d10c      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3304      	adds	r3, #4
 8002f24:	2102      	movs	r1, #2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f820 	bl	8002f6c <RCCEx_PLLSAI1_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f30:	7cfb      	ldrb	r3, [r7, #19]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8002f36:	7cfb      	ldrb	r3, [r7, #19]
 8002f38:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00a      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f46:	4b08      	ldr	r3, [pc, #32]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f4c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f54:	4904      	ldr	r1, [pc, #16]	@ (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40021000 	.word	0x40021000

08002f6c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f7a:	4b74      	ldr	r3, [pc, #464]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d018      	beq.n	8002fb8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f86:	4b71      	ldr	r3, [pc, #452]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	f003 0203 	and.w	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d10d      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
       ||
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d009      	beq.n	8002fb2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f9e:	4b6b      	ldr	r3, [pc, #428]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	091b      	lsrs	r3, r3, #4
 8002fa4:	f003 0307 	and.w	r3, r3, #7
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
       ||
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d047      	beq.n	8003042 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	73fb      	strb	r3, [r7, #15]
 8002fb6:	e044      	b.n	8003042 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b03      	cmp	r3, #3
 8002fbe:	d018      	beq.n	8002ff2 <RCCEx_PLLSAI1_Config+0x86>
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d825      	bhi.n	8003010 <RCCEx_PLLSAI1_Config+0xa4>
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d002      	beq.n	8002fce <RCCEx_PLLSAI1_Config+0x62>
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d009      	beq.n	8002fe0 <RCCEx_PLLSAI1_Config+0x74>
 8002fcc:	e020      	b.n	8003010 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fce:	4b5f      	ldr	r3, [pc, #380]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d11d      	bne.n	8003016 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fde:	e01a      	b.n	8003016 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fe0:	4b5a      	ldr	r3, [pc, #360]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d116      	bne.n	800301a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff0:	e013      	b.n	800301a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ff2:	4b56      	ldr	r3, [pc, #344]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10f      	bne.n	800301e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ffe:	4b53      	ldr	r3, [pc, #332]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d109      	bne.n	800301e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800300e:	e006      	b.n	800301e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
      break;
 8003014:	e004      	b.n	8003020 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003016:	bf00      	nop
 8003018:	e002      	b.n	8003020 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800301a:	bf00      	nop
 800301c:	e000      	b.n	8003020 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800301e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d10d      	bne.n	8003042 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003026:	4b49      	ldr	r3, [pc, #292]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6819      	ldr	r1, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	3b01      	subs	r3, #1
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	430b      	orrs	r3, r1
 800303c:	4943      	ldr	r1, [pc, #268]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 800303e:	4313      	orrs	r3, r2
 8003040:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003042:	7bfb      	ldrb	r3, [r7, #15]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d17c      	bne.n	8003142 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003048:	4b40      	ldr	r3, [pc, #256]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a3f      	ldr	r2, [pc, #252]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 800304e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003052:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003054:	f7fd fe4a 	bl	8000cec <HAL_GetTick>
 8003058:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800305a:	e009      	b.n	8003070 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800305c:	f7fd fe46 	bl	8000cec <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d902      	bls.n	8003070 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	73fb      	strb	r3, [r7, #15]
        break;
 800306e:	e005      	b.n	800307c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003070:	4b36      	ldr	r3, [pc, #216]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1ef      	bne.n	800305c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d15f      	bne.n	8003142 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d110      	bne.n	80030aa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003088:	4b30      	ldr	r3, [pc, #192]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003090:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6892      	ldr	r2, [r2, #8]
 8003098:	0211      	lsls	r1, r2, #8
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	68d2      	ldr	r2, [r2, #12]
 800309e:	06d2      	lsls	r2, r2, #27
 80030a0:	430a      	orrs	r2, r1
 80030a2:	492a      	ldr	r1, [pc, #168]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	610b      	str	r3, [r1, #16]
 80030a8:	e027      	b.n	80030fa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d112      	bne.n	80030d6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030b0:	4b26      	ldr	r3, [pc, #152]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80030b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6892      	ldr	r2, [r2, #8]
 80030c0:	0211      	lsls	r1, r2, #8
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6912      	ldr	r2, [r2, #16]
 80030c6:	0852      	lsrs	r2, r2, #1
 80030c8:	3a01      	subs	r2, #1
 80030ca:	0552      	lsls	r2, r2, #21
 80030cc:	430a      	orrs	r2, r1
 80030ce:	491f      	ldr	r1, [pc, #124]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	610b      	str	r3, [r1, #16]
 80030d4:	e011      	b.n	80030fa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030d6:	4b1d      	ldr	r3, [pc, #116]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80030de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6892      	ldr	r2, [r2, #8]
 80030e6:	0211      	lsls	r1, r2, #8
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6952      	ldr	r2, [r2, #20]
 80030ec:	0852      	lsrs	r2, r2, #1
 80030ee:	3a01      	subs	r2, #1
 80030f0:	0652      	lsls	r2, r2, #25
 80030f2:	430a      	orrs	r2, r1
 80030f4:	4915      	ldr	r1, [pc, #84]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030fa:	4b14      	ldr	r3, [pc, #80]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a13      	ldr	r2, [pc, #76]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003100:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003104:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003106:	f7fd fdf1 	bl	8000cec <HAL_GetTick>
 800310a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800310c:	e009      	b.n	8003122 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800310e:	f7fd fded 	bl	8000cec <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d902      	bls.n	8003122 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	73fb      	strb	r3, [r7, #15]
          break;
 8003120:	e005      	b.n	800312e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003122:	4b0a      	ldr	r3, [pc, #40]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d0ef      	beq.n	800310e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d106      	bne.n	8003142 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003134:	4b05      	ldr	r3, [pc, #20]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	4903      	ldr	r1, [pc, #12]	@ (800314c <RCCEx_PLLSAI1_Config+0x1e0>)
 800313e:	4313      	orrs	r3, r2
 8003140:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003142:	7bfb      	ldrb	r3, [r7, #15]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40021000 	.word	0x40021000

08003150 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e040      	b.n	80031e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fd fc38 	bl	80009e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2224      	movs	r2, #36	@ 0x24
 800317c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0201 	bic.w	r2, r2, #1
 800318c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	2b00      	cmp	r3, #0
 8003194:	d002      	beq.n	800319c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 fb38 	bl	800380c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 f8af 	bl	8003300 <UART_SetConfig>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d101      	bne.n	80031ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e01b      	b.n	80031e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	689a      	ldr	r2, [r3, #8]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fbb7 	bl	8003950 <UART_CheckIdleState>
 80031e2:	4603      	mov	r3, r0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08a      	sub	sp, #40	@ 0x28
 80031f0:	af02      	add	r7, sp, #8
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	603b      	str	r3, [r7, #0]
 80031f8:	4613      	mov	r3, r2
 80031fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003200:	2b20      	cmp	r3, #32
 8003202:	d177      	bne.n	80032f4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <HAL_UART_Transmit+0x24>
 800320a:	88fb      	ldrh	r3, [r7, #6]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d101      	bne.n	8003214 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e070      	b.n	80032f6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2221      	movs	r2, #33	@ 0x21
 8003220:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003222:	f7fd fd63 	bl	8000cec <HAL_GetTick>
 8003226:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	88fa      	ldrh	r2, [r7, #6]
 800322c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	88fa      	ldrh	r2, [r7, #6]
 8003234:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003240:	d108      	bne.n	8003254 <HAL_UART_Transmit+0x68>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d104      	bne.n	8003254 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800324a:	2300      	movs	r3, #0
 800324c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	61bb      	str	r3, [r7, #24]
 8003252:	e003      	b.n	800325c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003258:	2300      	movs	r3, #0
 800325a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800325c:	e02f      	b.n	80032be <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2200      	movs	r2, #0
 8003266:	2180      	movs	r1, #128	@ 0x80
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 fc19 	bl	8003aa0 <UART_WaitOnFlagUntilTimeout>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d004      	beq.n	800327e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2220      	movs	r2, #32
 8003278:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e03b      	b.n	80032f6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10b      	bne.n	800329c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	881a      	ldrh	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003290:	b292      	uxth	r2, r2
 8003292:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	3302      	adds	r3, #2
 8003298:	61bb      	str	r3, [r7, #24]
 800329a:	e007      	b.n	80032ac <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	781a      	ldrb	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3301      	adds	r3, #1
 80032aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1c9      	bne.n	800325e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2200      	movs	r2, #0
 80032d2:	2140      	movs	r1, #64	@ 0x40
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 fbe3 	bl	8003aa0 <UART_WaitOnFlagUntilTimeout>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d004      	beq.n	80032ea <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e005      	b.n	80032f6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	e000      	b.n	80032f6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80032f4:	2302      	movs	r3, #2
  }
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3720      	adds	r7, #32
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003304:	b08a      	sub	sp, #40	@ 0x28
 8003306:	af00      	add	r7, sp, #0
 8003308:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	431a      	orrs	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	431a      	orrs	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	4313      	orrs	r3, r2
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	4ba5      	ldr	r3, [pc, #660]	@ (80035c4 <UART_SetConfig+0x2c4>)
 8003330:	4013      	ands	r3, r2
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	6812      	ldr	r2, [r2, #0]
 8003336:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003338:	430b      	orrs	r3, r1
 800333a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a9a      	ldr	r2, [pc, #616]	@ (80035c8 <UART_SetConfig+0x2c8>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d004      	beq.n	800336c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003368:	4313      	orrs	r3, r2
 800336a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800337c:	430a      	orrs	r2, r1
 800337e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a91      	ldr	r2, [pc, #580]	@ (80035cc <UART_SetConfig+0x2cc>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d126      	bne.n	80033d8 <UART_SetConfig+0xd8>
 800338a:	4b91      	ldr	r3, [pc, #580]	@ (80035d0 <UART_SetConfig+0x2d0>)
 800338c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	2b03      	cmp	r3, #3
 8003396:	d81b      	bhi.n	80033d0 <UART_SetConfig+0xd0>
 8003398:	a201      	add	r2, pc, #4	@ (adr r2, 80033a0 <UART_SetConfig+0xa0>)
 800339a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800339e:	bf00      	nop
 80033a0:	080033b1 	.word	0x080033b1
 80033a4:	080033c1 	.word	0x080033c1
 80033a8:	080033b9 	.word	0x080033b9
 80033ac:	080033c9 	.word	0x080033c9
 80033b0:	2301      	movs	r3, #1
 80033b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033b6:	e0d6      	b.n	8003566 <UART_SetConfig+0x266>
 80033b8:	2302      	movs	r3, #2
 80033ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033be:	e0d2      	b.n	8003566 <UART_SetConfig+0x266>
 80033c0:	2304      	movs	r3, #4
 80033c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033c6:	e0ce      	b.n	8003566 <UART_SetConfig+0x266>
 80033c8:	2308      	movs	r3, #8
 80033ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033ce:	e0ca      	b.n	8003566 <UART_SetConfig+0x266>
 80033d0:	2310      	movs	r3, #16
 80033d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033d6:	e0c6      	b.n	8003566 <UART_SetConfig+0x266>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a7d      	ldr	r2, [pc, #500]	@ (80035d4 <UART_SetConfig+0x2d4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d138      	bne.n	8003454 <UART_SetConfig+0x154>
 80033e2:	4b7b      	ldr	r3, [pc, #492]	@ (80035d0 <UART_SetConfig+0x2d0>)
 80033e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b0c      	cmp	r3, #12
 80033ee:	d82d      	bhi.n	800344c <UART_SetConfig+0x14c>
 80033f0:	a201      	add	r2, pc, #4	@ (adr r2, 80033f8 <UART_SetConfig+0xf8>)
 80033f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f6:	bf00      	nop
 80033f8:	0800342d 	.word	0x0800342d
 80033fc:	0800344d 	.word	0x0800344d
 8003400:	0800344d 	.word	0x0800344d
 8003404:	0800344d 	.word	0x0800344d
 8003408:	0800343d 	.word	0x0800343d
 800340c:	0800344d 	.word	0x0800344d
 8003410:	0800344d 	.word	0x0800344d
 8003414:	0800344d 	.word	0x0800344d
 8003418:	08003435 	.word	0x08003435
 800341c:	0800344d 	.word	0x0800344d
 8003420:	0800344d 	.word	0x0800344d
 8003424:	0800344d 	.word	0x0800344d
 8003428:	08003445 	.word	0x08003445
 800342c:	2300      	movs	r3, #0
 800342e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003432:	e098      	b.n	8003566 <UART_SetConfig+0x266>
 8003434:	2302      	movs	r3, #2
 8003436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800343a:	e094      	b.n	8003566 <UART_SetConfig+0x266>
 800343c:	2304      	movs	r3, #4
 800343e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003442:	e090      	b.n	8003566 <UART_SetConfig+0x266>
 8003444:	2308      	movs	r3, #8
 8003446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800344a:	e08c      	b.n	8003566 <UART_SetConfig+0x266>
 800344c:	2310      	movs	r3, #16
 800344e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003452:	e088      	b.n	8003566 <UART_SetConfig+0x266>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a5f      	ldr	r2, [pc, #380]	@ (80035d8 <UART_SetConfig+0x2d8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d125      	bne.n	80034aa <UART_SetConfig+0x1aa>
 800345e:	4b5c      	ldr	r3, [pc, #368]	@ (80035d0 <UART_SetConfig+0x2d0>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003464:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003468:	2b30      	cmp	r3, #48	@ 0x30
 800346a:	d016      	beq.n	800349a <UART_SetConfig+0x19a>
 800346c:	2b30      	cmp	r3, #48	@ 0x30
 800346e:	d818      	bhi.n	80034a2 <UART_SetConfig+0x1a2>
 8003470:	2b20      	cmp	r3, #32
 8003472:	d00a      	beq.n	800348a <UART_SetConfig+0x18a>
 8003474:	2b20      	cmp	r3, #32
 8003476:	d814      	bhi.n	80034a2 <UART_SetConfig+0x1a2>
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <UART_SetConfig+0x182>
 800347c:	2b10      	cmp	r3, #16
 800347e:	d008      	beq.n	8003492 <UART_SetConfig+0x192>
 8003480:	e00f      	b.n	80034a2 <UART_SetConfig+0x1a2>
 8003482:	2300      	movs	r3, #0
 8003484:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003488:	e06d      	b.n	8003566 <UART_SetConfig+0x266>
 800348a:	2302      	movs	r3, #2
 800348c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003490:	e069      	b.n	8003566 <UART_SetConfig+0x266>
 8003492:	2304      	movs	r3, #4
 8003494:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003498:	e065      	b.n	8003566 <UART_SetConfig+0x266>
 800349a:	2308      	movs	r3, #8
 800349c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034a0:	e061      	b.n	8003566 <UART_SetConfig+0x266>
 80034a2:	2310      	movs	r3, #16
 80034a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034a8:	e05d      	b.n	8003566 <UART_SetConfig+0x266>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a4b      	ldr	r2, [pc, #300]	@ (80035dc <UART_SetConfig+0x2dc>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d125      	bne.n	8003500 <UART_SetConfig+0x200>
 80034b4:	4b46      	ldr	r3, [pc, #280]	@ (80035d0 <UART_SetConfig+0x2d0>)
 80034b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80034be:	2bc0      	cmp	r3, #192	@ 0xc0
 80034c0:	d016      	beq.n	80034f0 <UART_SetConfig+0x1f0>
 80034c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80034c4:	d818      	bhi.n	80034f8 <UART_SetConfig+0x1f8>
 80034c6:	2b80      	cmp	r3, #128	@ 0x80
 80034c8:	d00a      	beq.n	80034e0 <UART_SetConfig+0x1e0>
 80034ca:	2b80      	cmp	r3, #128	@ 0x80
 80034cc:	d814      	bhi.n	80034f8 <UART_SetConfig+0x1f8>
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d002      	beq.n	80034d8 <UART_SetConfig+0x1d8>
 80034d2:	2b40      	cmp	r3, #64	@ 0x40
 80034d4:	d008      	beq.n	80034e8 <UART_SetConfig+0x1e8>
 80034d6:	e00f      	b.n	80034f8 <UART_SetConfig+0x1f8>
 80034d8:	2300      	movs	r3, #0
 80034da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034de:	e042      	b.n	8003566 <UART_SetConfig+0x266>
 80034e0:	2302      	movs	r3, #2
 80034e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034e6:	e03e      	b.n	8003566 <UART_SetConfig+0x266>
 80034e8:	2304      	movs	r3, #4
 80034ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ee:	e03a      	b.n	8003566 <UART_SetConfig+0x266>
 80034f0:	2308      	movs	r3, #8
 80034f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034f6:	e036      	b.n	8003566 <UART_SetConfig+0x266>
 80034f8:	2310      	movs	r3, #16
 80034fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034fe:	e032      	b.n	8003566 <UART_SetConfig+0x266>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a30      	ldr	r2, [pc, #192]	@ (80035c8 <UART_SetConfig+0x2c8>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d12a      	bne.n	8003560 <UART_SetConfig+0x260>
 800350a:	4b31      	ldr	r3, [pc, #196]	@ (80035d0 <UART_SetConfig+0x2d0>)
 800350c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003510:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003514:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003518:	d01a      	beq.n	8003550 <UART_SetConfig+0x250>
 800351a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800351e:	d81b      	bhi.n	8003558 <UART_SetConfig+0x258>
 8003520:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003524:	d00c      	beq.n	8003540 <UART_SetConfig+0x240>
 8003526:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800352a:	d815      	bhi.n	8003558 <UART_SetConfig+0x258>
 800352c:	2b00      	cmp	r3, #0
 800352e:	d003      	beq.n	8003538 <UART_SetConfig+0x238>
 8003530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003534:	d008      	beq.n	8003548 <UART_SetConfig+0x248>
 8003536:	e00f      	b.n	8003558 <UART_SetConfig+0x258>
 8003538:	2300      	movs	r3, #0
 800353a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800353e:	e012      	b.n	8003566 <UART_SetConfig+0x266>
 8003540:	2302      	movs	r3, #2
 8003542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003546:	e00e      	b.n	8003566 <UART_SetConfig+0x266>
 8003548:	2304      	movs	r3, #4
 800354a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800354e:	e00a      	b.n	8003566 <UART_SetConfig+0x266>
 8003550:	2308      	movs	r3, #8
 8003552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003556:	e006      	b.n	8003566 <UART_SetConfig+0x266>
 8003558:	2310      	movs	r3, #16
 800355a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800355e:	e002      	b.n	8003566 <UART_SetConfig+0x266>
 8003560:	2310      	movs	r3, #16
 8003562:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a17      	ldr	r2, [pc, #92]	@ (80035c8 <UART_SetConfig+0x2c8>)
 800356c:	4293      	cmp	r3, r2
 800356e:	f040 808b 	bne.w	8003688 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003572:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003576:	2b08      	cmp	r3, #8
 8003578:	d834      	bhi.n	80035e4 <UART_SetConfig+0x2e4>
 800357a:	a201      	add	r2, pc, #4	@ (adr r2, 8003580 <UART_SetConfig+0x280>)
 800357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003580:	080035a5 	.word	0x080035a5
 8003584:	080035e5 	.word	0x080035e5
 8003588:	080035ad 	.word	0x080035ad
 800358c:	080035e5 	.word	0x080035e5
 8003590:	080035b3 	.word	0x080035b3
 8003594:	080035e5 	.word	0x080035e5
 8003598:	080035e5 	.word	0x080035e5
 800359c:	080035e5 	.word	0x080035e5
 80035a0:	080035bb 	.word	0x080035bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a4:	f7ff f9ea 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 80035a8:	61f8      	str	r0, [r7, #28]
        break;
 80035aa:	e021      	b.n	80035f0 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <UART_SetConfig+0x2e0>)
 80035ae:	61fb      	str	r3, [r7, #28]
        break;
 80035b0:	e01e      	b.n	80035f0 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035b2:	f7ff f94b 	bl	800284c <HAL_RCC_GetSysClockFreq>
 80035b6:	61f8      	str	r0, [r7, #28]
        break;
 80035b8:	e01a      	b.n	80035f0 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035be:	61fb      	str	r3, [r7, #28]
        break;
 80035c0:	e016      	b.n	80035f0 <UART_SetConfig+0x2f0>
 80035c2:	bf00      	nop
 80035c4:	efff69f3 	.word	0xefff69f3
 80035c8:	40008000 	.word	0x40008000
 80035cc:	40013800 	.word	0x40013800
 80035d0:	40021000 	.word	0x40021000
 80035d4:	40004400 	.word	0x40004400
 80035d8:	40004800 	.word	0x40004800
 80035dc:	40004c00 	.word	0x40004c00
 80035e0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80035ee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 80fa 	beq.w	80037ec <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4413      	add	r3, r2
 8003602:	69fa      	ldr	r2, [r7, #28]
 8003604:	429a      	cmp	r2, r3
 8003606:	d305      	bcc.n	8003614 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800360e:	69fa      	ldr	r2, [r7, #28]
 8003610:	429a      	cmp	r2, r3
 8003612:	d903      	bls.n	800361c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800361a:	e0e7      	b.n	80037ec <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	2200      	movs	r2, #0
 8003620:	461c      	mov	r4, r3
 8003622:	4615      	mov	r5, r2
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	f04f 0300 	mov.w	r3, #0
 800362c:	022b      	lsls	r3, r5, #8
 800362e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003632:	0222      	lsls	r2, r4, #8
 8003634:	68f9      	ldr	r1, [r7, #12]
 8003636:	6849      	ldr	r1, [r1, #4]
 8003638:	0849      	lsrs	r1, r1, #1
 800363a:	2000      	movs	r0, #0
 800363c:	4688      	mov	r8, r1
 800363e:	4681      	mov	r9, r0
 8003640:	eb12 0a08 	adds.w	sl, r2, r8
 8003644:	eb43 0b09 	adc.w	fp, r3, r9
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003656:	4650      	mov	r0, sl
 8003658:	4659      	mov	r1, fp
 800365a:	f7fc fe19 	bl	8000290 <__aeabi_uldivmod>
 800365e:	4602      	mov	r2, r0
 8003660:	460b      	mov	r3, r1
 8003662:	4613      	mov	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800366c:	d308      	bcc.n	8003680 <UART_SetConfig+0x380>
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003674:	d204      	bcs.n	8003680 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	60da      	str	r2, [r3, #12]
 800367e:	e0b5      	b.n	80037ec <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003686:	e0b1      	b.n	80037ec <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003690:	d15d      	bne.n	800374e <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8003692:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003696:	2b08      	cmp	r3, #8
 8003698:	d827      	bhi.n	80036ea <UART_SetConfig+0x3ea>
 800369a:	a201      	add	r2, pc, #4	@ (adr r2, 80036a0 <UART_SetConfig+0x3a0>)
 800369c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a0:	080036c5 	.word	0x080036c5
 80036a4:	080036cd 	.word	0x080036cd
 80036a8:	080036d5 	.word	0x080036d5
 80036ac:	080036eb 	.word	0x080036eb
 80036b0:	080036db 	.word	0x080036db
 80036b4:	080036eb 	.word	0x080036eb
 80036b8:	080036eb 	.word	0x080036eb
 80036bc:	080036eb 	.word	0x080036eb
 80036c0:	080036e3 	.word	0x080036e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036c4:	f7ff f95a 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 80036c8:	61f8      	str	r0, [r7, #28]
        break;
 80036ca:	e014      	b.n	80036f6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036cc:	f7ff f96c 	bl	80029a8 <HAL_RCC_GetPCLK2Freq>
 80036d0:	61f8      	str	r0, [r7, #28]
        break;
 80036d2:	e010      	b.n	80036f6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036d4:	4b4c      	ldr	r3, [pc, #304]	@ (8003808 <UART_SetConfig+0x508>)
 80036d6:	61fb      	str	r3, [r7, #28]
        break;
 80036d8:	e00d      	b.n	80036f6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036da:	f7ff f8b7 	bl	800284c <HAL_RCC_GetSysClockFreq>
 80036de:	61f8      	str	r0, [r7, #28]
        break;
 80036e0:	e009      	b.n	80036f6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036e6:	61fb      	str	r3, [r7, #28]
        break;
 80036e8:	e005      	b.n	80036f6 <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80036f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d077      	beq.n	80037ec <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	005a      	lsls	r2, r3, #1
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	085b      	lsrs	r3, r3, #1
 8003706:	441a      	add	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003710:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	2b0f      	cmp	r3, #15
 8003716:	d916      	bls.n	8003746 <UART_SetConfig+0x446>
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800371e:	d212      	bcs.n	8003746 <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	b29b      	uxth	r3, r3
 8003724:	f023 030f 	bic.w	r3, r3, #15
 8003728:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	085b      	lsrs	r3, r3, #1
 800372e:	b29b      	uxth	r3, r3
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	b29a      	uxth	r2, r3
 8003736:	8afb      	ldrh	r3, [r7, #22]
 8003738:	4313      	orrs	r3, r2
 800373a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	8afa      	ldrh	r2, [r7, #22]
 8003742:	60da      	str	r2, [r3, #12]
 8003744:	e052      	b.n	80037ec <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800374c:	e04e      	b.n	80037ec <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 800374e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003752:	2b08      	cmp	r3, #8
 8003754:	d827      	bhi.n	80037a6 <UART_SetConfig+0x4a6>
 8003756:	a201      	add	r2, pc, #4	@ (adr r2, 800375c <UART_SetConfig+0x45c>)
 8003758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375c:	08003781 	.word	0x08003781
 8003760:	08003789 	.word	0x08003789
 8003764:	08003791 	.word	0x08003791
 8003768:	080037a7 	.word	0x080037a7
 800376c:	08003797 	.word	0x08003797
 8003770:	080037a7 	.word	0x080037a7
 8003774:	080037a7 	.word	0x080037a7
 8003778:	080037a7 	.word	0x080037a7
 800377c:	0800379f 	.word	0x0800379f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003780:	f7ff f8fc 	bl	800297c <HAL_RCC_GetPCLK1Freq>
 8003784:	61f8      	str	r0, [r7, #28]
        break;
 8003786:	e014      	b.n	80037b2 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003788:	f7ff f90e 	bl	80029a8 <HAL_RCC_GetPCLK2Freq>
 800378c:	61f8      	str	r0, [r7, #28]
        break;
 800378e:	e010      	b.n	80037b2 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003790:	4b1d      	ldr	r3, [pc, #116]	@ (8003808 <UART_SetConfig+0x508>)
 8003792:	61fb      	str	r3, [r7, #28]
        break;
 8003794:	e00d      	b.n	80037b2 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003796:	f7ff f859 	bl	800284c <HAL_RCC_GetSysClockFreq>
 800379a:	61f8      	str	r0, [r7, #28]
        break;
 800379c:	e009      	b.n	80037b2 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800379e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037a2:	61fb      	str	r3, [r7, #28]
        break;
 80037a4:	e005      	b.n	80037b2 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80037b0:	bf00      	nop
    }

    if (pclk != 0U)
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d019      	beq.n	80037ec <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	085a      	lsrs	r2, r3, #1
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	441a      	add	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	2b0f      	cmp	r3, #15
 80037d0:	d909      	bls.n	80037e6 <UART_SetConfig+0x4e6>
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037d8:	d205      	bcs.n	80037e6 <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	60da      	str	r2, [r3, #12]
 80037e4:	e002      	b.n	80037ec <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80037f8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3728      	adds	r7, #40	@ 0x28
 8003800:	46bd      	mov	sp, r7
 8003802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003806:	bf00      	nop
 8003808:	00f42400 	.word	0x00f42400

0800380c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003818:	f003 0308 	and.w	r3, r3, #8
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00a      	beq.n	8003858 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00a      	beq.n	800387a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00a      	beq.n	800389c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	f003 0310 	and.w	r3, r3, #16
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00a      	beq.n	80038be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	f003 0320 	and.w	r3, r3, #32
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00a      	beq.n	80038e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d01a      	beq.n	8003922 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800390a:	d10a      	bne.n	8003922 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	605a      	str	r2, [r3, #4]
  }
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b098      	sub	sp, #96	@ 0x60
 8003954:	af02      	add	r7, sp, #8
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003960:	f7fd f9c4 	bl	8000cec <HAL_GetTick>
 8003964:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0308 	and.w	r3, r3, #8
 8003970:	2b08      	cmp	r3, #8
 8003972:	d12e      	bne.n	80039d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003974:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800397c:	2200      	movs	r2, #0
 800397e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f88c 	bl	8003aa0 <UART_WaitOnFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d021      	beq.n	80039d2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800399c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	461a      	mov	r2, r3
 80039aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ae:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039b4:	e841 2300 	strex	r3, r2, [r1]
 80039b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1e6      	bne.n	800398e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e062      	b.n	8003a98 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d149      	bne.n	8003a74 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039e8:	2200      	movs	r2, #0
 80039ea:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f856 	bl	8003aa0 <UART_WaitOnFlagUntilTimeout>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d03c      	beq.n	8003a74 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a02:	e853 3f00 	ldrex	r3, [r3]
 8003a06:	623b      	str	r3, [r7, #32]
   return(result);
 8003a08:	6a3b      	ldr	r3, [r7, #32]
 8003a0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	461a      	mov	r2, r3
 8003a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a20:	e841 2300 	strex	r3, r2, [r1]
 8003a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1e6      	bne.n	80039fa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	3308      	adds	r3, #8
 8003a32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	e853 3f00 	ldrex	r3, [r3]
 8003a3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f023 0301 	bic.w	r3, r3, #1
 8003a42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	3308      	adds	r3, #8
 8003a4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a4c:	61fa      	str	r2, [r7, #28]
 8003a4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a50:	69b9      	ldr	r1, [r7, #24]
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	e841 2300 	strex	r3, r2, [r1]
 8003a58:	617b      	str	r3, [r7, #20]
   return(result);
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e5      	bne.n	8003a2c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e011      	b.n	8003a98 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3758      	adds	r7, #88	@ 0x58
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	4613      	mov	r3, r2
 8003aae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ab0:	e049      	b.n	8003b46 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d045      	beq.n	8003b46 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aba:	f7fd f917 	bl	8000cec <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d302      	bcc.n	8003ad0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e048      	b.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d031      	beq.n	8003b46 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	f003 0308 	and.w	r3, r3, #8
 8003aec:	2b08      	cmp	r3, #8
 8003aee:	d110      	bne.n	8003b12 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2208      	movs	r2, #8
 8003af6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f838 	bl	8003b6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2208      	movs	r2, #8
 8003b02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e029      	b.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	69db      	ldr	r3, [r3, #28]
 8003b18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b20:	d111      	bne.n	8003b46 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 f81e 	bl	8003b6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2220      	movs	r2, #32
 8003b36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e00f      	b.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	69da      	ldr	r2, [r3, #28]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	bf0c      	ite	eq
 8003b56:	2301      	moveq	r3, #1
 8003b58:	2300      	movne	r3, #0
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d0a6      	beq.n	8003ab2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b095      	sub	sp, #84	@ 0x54
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7e:	e853 3f00 	ldrex	r3, [r3]
 8003b82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	461a      	mov	r2, r3
 8003b92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b94:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b9c:	e841 2300 	strex	r3, r2, [r1]
 8003ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1e6      	bne.n	8003b76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	3308      	adds	r3, #8
 8003bae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	e853 3f00 	ldrex	r3, [r3]
 8003bb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f023 0301 	bic.w	r3, r3, #1
 8003bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3308      	adds	r3, #8
 8003bc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bd0:	e841 2300 	strex	r3, r2, [r1]
 8003bd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1e5      	bne.n	8003ba8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d118      	bne.n	8003c16 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	e853 3f00 	ldrex	r3, [r3]
 8003bf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	f023 0310 	bic.w	r3, r3, #16
 8003bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c02:	61bb      	str	r3, [r7, #24]
 8003c04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c06:	6979      	ldr	r1, [r7, #20]
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	e841 2300 	strex	r3, r2, [r1]
 8003c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e6      	bne.n	8003be4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003c2a:	bf00      	nop
 8003c2c:	3754      	adds	r7, #84	@ 0x54
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
	...

08003c38 <siprintf>:
 8003c38:	b40e      	push	{r1, r2, r3}
 8003c3a:	b500      	push	{lr}
 8003c3c:	b09c      	sub	sp, #112	@ 0x70
 8003c3e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003c40:	9002      	str	r0, [sp, #8]
 8003c42:	9006      	str	r0, [sp, #24]
 8003c44:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c48:	4809      	ldr	r0, [pc, #36]	@ (8003c70 <siprintf+0x38>)
 8003c4a:	9107      	str	r1, [sp, #28]
 8003c4c:	9104      	str	r1, [sp, #16]
 8003c4e:	4909      	ldr	r1, [pc, #36]	@ (8003c74 <siprintf+0x3c>)
 8003c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c54:	9105      	str	r1, [sp, #20]
 8003c56:	6800      	ldr	r0, [r0, #0]
 8003c58:	9301      	str	r3, [sp, #4]
 8003c5a:	a902      	add	r1, sp, #8
 8003c5c:	f000 f994 	bl	8003f88 <_svfiprintf_r>
 8003c60:	9b02      	ldr	r3, [sp, #8]
 8003c62:	2200      	movs	r2, #0
 8003c64:	701a      	strb	r2, [r3, #0]
 8003c66:	b01c      	add	sp, #112	@ 0x70
 8003c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c6c:	b003      	add	sp, #12
 8003c6e:	4770      	bx	lr
 8003c70:	2000000c 	.word	0x2000000c
 8003c74:	ffff0208 	.word	0xffff0208

08003c78 <memset>:
 8003c78:	4402      	add	r2, r0
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d100      	bne.n	8003c82 <memset+0xa>
 8003c80:	4770      	bx	lr
 8003c82:	f803 1b01 	strb.w	r1, [r3], #1
 8003c86:	e7f9      	b.n	8003c7c <memset+0x4>

08003c88 <__errno>:
 8003c88:	4b01      	ldr	r3, [pc, #4]	@ (8003c90 <__errno+0x8>)
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	2000000c 	.word	0x2000000c

08003c94 <__libc_init_array>:
 8003c94:	b570      	push	{r4, r5, r6, lr}
 8003c96:	4d0d      	ldr	r5, [pc, #52]	@ (8003ccc <__libc_init_array+0x38>)
 8003c98:	4c0d      	ldr	r4, [pc, #52]	@ (8003cd0 <__libc_init_array+0x3c>)
 8003c9a:	1b64      	subs	r4, r4, r5
 8003c9c:	10a4      	asrs	r4, r4, #2
 8003c9e:	2600      	movs	r6, #0
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d109      	bne.n	8003cb8 <__libc_init_array+0x24>
 8003ca4:	4d0b      	ldr	r5, [pc, #44]	@ (8003cd4 <__libc_init_array+0x40>)
 8003ca6:	4c0c      	ldr	r4, [pc, #48]	@ (8003cd8 <__libc_init_array+0x44>)
 8003ca8:	f000 fc66 	bl	8004578 <_init>
 8003cac:	1b64      	subs	r4, r4, r5
 8003cae:	10a4      	asrs	r4, r4, #2
 8003cb0:	2600      	movs	r6, #0
 8003cb2:	42a6      	cmp	r6, r4
 8003cb4:	d105      	bne.n	8003cc2 <__libc_init_array+0x2e>
 8003cb6:	bd70      	pop	{r4, r5, r6, pc}
 8003cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cbc:	4798      	blx	r3
 8003cbe:	3601      	adds	r6, #1
 8003cc0:	e7ee      	b.n	8003ca0 <__libc_init_array+0xc>
 8003cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cc6:	4798      	blx	r3
 8003cc8:	3601      	adds	r6, #1
 8003cca:	e7f2      	b.n	8003cb2 <__libc_init_array+0x1e>
 8003ccc:	08004650 	.word	0x08004650
 8003cd0:	08004650 	.word	0x08004650
 8003cd4:	08004650 	.word	0x08004650
 8003cd8:	08004654 	.word	0x08004654

08003cdc <__retarget_lock_acquire_recursive>:
 8003cdc:	4770      	bx	lr

08003cde <__retarget_lock_release_recursive>:
 8003cde:	4770      	bx	lr

08003ce0 <_free_r>:
 8003ce0:	b538      	push	{r3, r4, r5, lr}
 8003ce2:	4605      	mov	r5, r0
 8003ce4:	2900      	cmp	r1, #0
 8003ce6:	d041      	beq.n	8003d6c <_free_r+0x8c>
 8003ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cec:	1f0c      	subs	r4, r1, #4
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bfb8      	it	lt
 8003cf2:	18e4      	addlt	r4, r4, r3
 8003cf4:	f000 f8e0 	bl	8003eb8 <__malloc_lock>
 8003cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d70 <_free_r+0x90>)
 8003cfa:	6813      	ldr	r3, [r2, #0]
 8003cfc:	b933      	cbnz	r3, 8003d0c <_free_r+0x2c>
 8003cfe:	6063      	str	r3, [r4, #4]
 8003d00:	6014      	str	r4, [r2, #0]
 8003d02:	4628      	mov	r0, r5
 8003d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d08:	f000 b8dc 	b.w	8003ec4 <__malloc_unlock>
 8003d0c:	42a3      	cmp	r3, r4
 8003d0e:	d908      	bls.n	8003d22 <_free_r+0x42>
 8003d10:	6820      	ldr	r0, [r4, #0]
 8003d12:	1821      	adds	r1, r4, r0
 8003d14:	428b      	cmp	r3, r1
 8003d16:	bf01      	itttt	eq
 8003d18:	6819      	ldreq	r1, [r3, #0]
 8003d1a:	685b      	ldreq	r3, [r3, #4]
 8003d1c:	1809      	addeq	r1, r1, r0
 8003d1e:	6021      	streq	r1, [r4, #0]
 8003d20:	e7ed      	b.n	8003cfe <_free_r+0x1e>
 8003d22:	461a      	mov	r2, r3
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	b10b      	cbz	r3, 8003d2c <_free_r+0x4c>
 8003d28:	42a3      	cmp	r3, r4
 8003d2a:	d9fa      	bls.n	8003d22 <_free_r+0x42>
 8003d2c:	6811      	ldr	r1, [r2, #0]
 8003d2e:	1850      	adds	r0, r2, r1
 8003d30:	42a0      	cmp	r0, r4
 8003d32:	d10b      	bne.n	8003d4c <_free_r+0x6c>
 8003d34:	6820      	ldr	r0, [r4, #0]
 8003d36:	4401      	add	r1, r0
 8003d38:	1850      	adds	r0, r2, r1
 8003d3a:	4283      	cmp	r3, r0
 8003d3c:	6011      	str	r1, [r2, #0]
 8003d3e:	d1e0      	bne.n	8003d02 <_free_r+0x22>
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	6053      	str	r3, [r2, #4]
 8003d46:	4408      	add	r0, r1
 8003d48:	6010      	str	r0, [r2, #0]
 8003d4a:	e7da      	b.n	8003d02 <_free_r+0x22>
 8003d4c:	d902      	bls.n	8003d54 <_free_r+0x74>
 8003d4e:	230c      	movs	r3, #12
 8003d50:	602b      	str	r3, [r5, #0]
 8003d52:	e7d6      	b.n	8003d02 <_free_r+0x22>
 8003d54:	6820      	ldr	r0, [r4, #0]
 8003d56:	1821      	adds	r1, r4, r0
 8003d58:	428b      	cmp	r3, r1
 8003d5a:	bf04      	itt	eq
 8003d5c:	6819      	ldreq	r1, [r3, #0]
 8003d5e:	685b      	ldreq	r3, [r3, #4]
 8003d60:	6063      	str	r3, [r4, #4]
 8003d62:	bf04      	itt	eq
 8003d64:	1809      	addeq	r1, r1, r0
 8003d66:	6021      	streq	r1, [r4, #0]
 8003d68:	6054      	str	r4, [r2, #4]
 8003d6a:	e7ca      	b.n	8003d02 <_free_r+0x22>
 8003d6c:	bd38      	pop	{r3, r4, r5, pc}
 8003d6e:	bf00      	nop
 8003d70:	200002fc 	.word	0x200002fc

08003d74 <sbrk_aligned>:
 8003d74:	b570      	push	{r4, r5, r6, lr}
 8003d76:	4e0f      	ldr	r6, [pc, #60]	@ (8003db4 <sbrk_aligned+0x40>)
 8003d78:	460c      	mov	r4, r1
 8003d7a:	6831      	ldr	r1, [r6, #0]
 8003d7c:	4605      	mov	r5, r0
 8003d7e:	b911      	cbnz	r1, 8003d86 <sbrk_aligned+0x12>
 8003d80:	f000 fba6 	bl	80044d0 <_sbrk_r>
 8003d84:	6030      	str	r0, [r6, #0]
 8003d86:	4621      	mov	r1, r4
 8003d88:	4628      	mov	r0, r5
 8003d8a:	f000 fba1 	bl	80044d0 <_sbrk_r>
 8003d8e:	1c43      	adds	r3, r0, #1
 8003d90:	d103      	bne.n	8003d9a <sbrk_aligned+0x26>
 8003d92:	f04f 34ff 	mov.w	r4, #4294967295
 8003d96:	4620      	mov	r0, r4
 8003d98:	bd70      	pop	{r4, r5, r6, pc}
 8003d9a:	1cc4      	adds	r4, r0, #3
 8003d9c:	f024 0403 	bic.w	r4, r4, #3
 8003da0:	42a0      	cmp	r0, r4
 8003da2:	d0f8      	beq.n	8003d96 <sbrk_aligned+0x22>
 8003da4:	1a21      	subs	r1, r4, r0
 8003da6:	4628      	mov	r0, r5
 8003da8:	f000 fb92 	bl	80044d0 <_sbrk_r>
 8003dac:	3001      	adds	r0, #1
 8003dae:	d1f2      	bne.n	8003d96 <sbrk_aligned+0x22>
 8003db0:	e7ef      	b.n	8003d92 <sbrk_aligned+0x1e>
 8003db2:	bf00      	nop
 8003db4:	200002f8 	.word	0x200002f8

08003db8 <_malloc_r>:
 8003db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dbc:	1ccd      	adds	r5, r1, #3
 8003dbe:	f025 0503 	bic.w	r5, r5, #3
 8003dc2:	3508      	adds	r5, #8
 8003dc4:	2d0c      	cmp	r5, #12
 8003dc6:	bf38      	it	cc
 8003dc8:	250c      	movcc	r5, #12
 8003dca:	2d00      	cmp	r5, #0
 8003dcc:	4606      	mov	r6, r0
 8003dce:	db01      	blt.n	8003dd4 <_malloc_r+0x1c>
 8003dd0:	42a9      	cmp	r1, r5
 8003dd2:	d904      	bls.n	8003dde <_malloc_r+0x26>
 8003dd4:	230c      	movs	r3, #12
 8003dd6:	6033      	str	r3, [r6, #0]
 8003dd8:	2000      	movs	r0, #0
 8003dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003dde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003eb4 <_malloc_r+0xfc>
 8003de2:	f000 f869 	bl	8003eb8 <__malloc_lock>
 8003de6:	f8d8 3000 	ldr.w	r3, [r8]
 8003dea:	461c      	mov	r4, r3
 8003dec:	bb44      	cbnz	r4, 8003e40 <_malloc_r+0x88>
 8003dee:	4629      	mov	r1, r5
 8003df0:	4630      	mov	r0, r6
 8003df2:	f7ff ffbf 	bl	8003d74 <sbrk_aligned>
 8003df6:	1c43      	adds	r3, r0, #1
 8003df8:	4604      	mov	r4, r0
 8003dfa:	d158      	bne.n	8003eae <_malloc_r+0xf6>
 8003dfc:	f8d8 4000 	ldr.w	r4, [r8]
 8003e00:	4627      	mov	r7, r4
 8003e02:	2f00      	cmp	r7, #0
 8003e04:	d143      	bne.n	8003e8e <_malloc_r+0xd6>
 8003e06:	2c00      	cmp	r4, #0
 8003e08:	d04b      	beq.n	8003ea2 <_malloc_r+0xea>
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	4639      	mov	r1, r7
 8003e0e:	4630      	mov	r0, r6
 8003e10:	eb04 0903 	add.w	r9, r4, r3
 8003e14:	f000 fb5c 	bl	80044d0 <_sbrk_r>
 8003e18:	4581      	cmp	r9, r0
 8003e1a:	d142      	bne.n	8003ea2 <_malloc_r+0xea>
 8003e1c:	6821      	ldr	r1, [r4, #0]
 8003e1e:	1a6d      	subs	r5, r5, r1
 8003e20:	4629      	mov	r1, r5
 8003e22:	4630      	mov	r0, r6
 8003e24:	f7ff ffa6 	bl	8003d74 <sbrk_aligned>
 8003e28:	3001      	adds	r0, #1
 8003e2a:	d03a      	beq.n	8003ea2 <_malloc_r+0xea>
 8003e2c:	6823      	ldr	r3, [r4, #0]
 8003e2e:	442b      	add	r3, r5
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	f8d8 3000 	ldr.w	r3, [r8]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	bb62      	cbnz	r2, 8003e94 <_malloc_r+0xdc>
 8003e3a:	f8c8 7000 	str.w	r7, [r8]
 8003e3e:	e00f      	b.n	8003e60 <_malloc_r+0xa8>
 8003e40:	6822      	ldr	r2, [r4, #0]
 8003e42:	1b52      	subs	r2, r2, r5
 8003e44:	d420      	bmi.n	8003e88 <_malloc_r+0xd0>
 8003e46:	2a0b      	cmp	r2, #11
 8003e48:	d917      	bls.n	8003e7a <_malloc_r+0xc2>
 8003e4a:	1961      	adds	r1, r4, r5
 8003e4c:	42a3      	cmp	r3, r4
 8003e4e:	6025      	str	r5, [r4, #0]
 8003e50:	bf18      	it	ne
 8003e52:	6059      	strne	r1, [r3, #4]
 8003e54:	6863      	ldr	r3, [r4, #4]
 8003e56:	bf08      	it	eq
 8003e58:	f8c8 1000 	streq.w	r1, [r8]
 8003e5c:	5162      	str	r2, [r4, r5]
 8003e5e:	604b      	str	r3, [r1, #4]
 8003e60:	4630      	mov	r0, r6
 8003e62:	f000 f82f 	bl	8003ec4 <__malloc_unlock>
 8003e66:	f104 000b 	add.w	r0, r4, #11
 8003e6a:	1d23      	adds	r3, r4, #4
 8003e6c:	f020 0007 	bic.w	r0, r0, #7
 8003e70:	1ac2      	subs	r2, r0, r3
 8003e72:	bf1c      	itt	ne
 8003e74:	1a1b      	subne	r3, r3, r0
 8003e76:	50a3      	strne	r3, [r4, r2]
 8003e78:	e7af      	b.n	8003dda <_malloc_r+0x22>
 8003e7a:	6862      	ldr	r2, [r4, #4]
 8003e7c:	42a3      	cmp	r3, r4
 8003e7e:	bf0c      	ite	eq
 8003e80:	f8c8 2000 	streq.w	r2, [r8]
 8003e84:	605a      	strne	r2, [r3, #4]
 8003e86:	e7eb      	b.n	8003e60 <_malloc_r+0xa8>
 8003e88:	4623      	mov	r3, r4
 8003e8a:	6864      	ldr	r4, [r4, #4]
 8003e8c:	e7ae      	b.n	8003dec <_malloc_r+0x34>
 8003e8e:	463c      	mov	r4, r7
 8003e90:	687f      	ldr	r7, [r7, #4]
 8003e92:	e7b6      	b.n	8003e02 <_malloc_r+0x4a>
 8003e94:	461a      	mov	r2, r3
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	42a3      	cmp	r3, r4
 8003e9a:	d1fb      	bne.n	8003e94 <_malloc_r+0xdc>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	6053      	str	r3, [r2, #4]
 8003ea0:	e7de      	b.n	8003e60 <_malloc_r+0xa8>
 8003ea2:	230c      	movs	r3, #12
 8003ea4:	6033      	str	r3, [r6, #0]
 8003ea6:	4630      	mov	r0, r6
 8003ea8:	f000 f80c 	bl	8003ec4 <__malloc_unlock>
 8003eac:	e794      	b.n	8003dd8 <_malloc_r+0x20>
 8003eae:	6005      	str	r5, [r0, #0]
 8003eb0:	e7d6      	b.n	8003e60 <_malloc_r+0xa8>
 8003eb2:	bf00      	nop
 8003eb4:	200002fc 	.word	0x200002fc

08003eb8 <__malloc_lock>:
 8003eb8:	4801      	ldr	r0, [pc, #4]	@ (8003ec0 <__malloc_lock+0x8>)
 8003eba:	f7ff bf0f 	b.w	8003cdc <__retarget_lock_acquire_recursive>
 8003ebe:	bf00      	nop
 8003ec0:	200002f4 	.word	0x200002f4

08003ec4 <__malloc_unlock>:
 8003ec4:	4801      	ldr	r0, [pc, #4]	@ (8003ecc <__malloc_unlock+0x8>)
 8003ec6:	f7ff bf0a 	b.w	8003cde <__retarget_lock_release_recursive>
 8003eca:	bf00      	nop
 8003ecc:	200002f4 	.word	0x200002f4

08003ed0 <__ssputs_r>:
 8003ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ed4:	688e      	ldr	r6, [r1, #8]
 8003ed6:	461f      	mov	r7, r3
 8003ed8:	42be      	cmp	r6, r7
 8003eda:	680b      	ldr	r3, [r1, #0]
 8003edc:	4682      	mov	sl, r0
 8003ede:	460c      	mov	r4, r1
 8003ee0:	4690      	mov	r8, r2
 8003ee2:	d82d      	bhi.n	8003f40 <__ssputs_r+0x70>
 8003ee4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ee8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003eec:	d026      	beq.n	8003f3c <__ssputs_r+0x6c>
 8003eee:	6965      	ldr	r5, [r4, #20]
 8003ef0:	6909      	ldr	r1, [r1, #16]
 8003ef2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ef6:	eba3 0901 	sub.w	r9, r3, r1
 8003efa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003efe:	1c7b      	adds	r3, r7, #1
 8003f00:	444b      	add	r3, r9
 8003f02:	106d      	asrs	r5, r5, #1
 8003f04:	429d      	cmp	r5, r3
 8003f06:	bf38      	it	cc
 8003f08:	461d      	movcc	r5, r3
 8003f0a:	0553      	lsls	r3, r2, #21
 8003f0c:	d527      	bpl.n	8003f5e <__ssputs_r+0x8e>
 8003f0e:	4629      	mov	r1, r5
 8003f10:	f7ff ff52 	bl	8003db8 <_malloc_r>
 8003f14:	4606      	mov	r6, r0
 8003f16:	b360      	cbz	r0, 8003f72 <__ssputs_r+0xa2>
 8003f18:	6921      	ldr	r1, [r4, #16]
 8003f1a:	464a      	mov	r2, r9
 8003f1c:	f000 fae8 	bl	80044f0 <memcpy>
 8003f20:	89a3      	ldrh	r3, [r4, #12]
 8003f22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f2a:	81a3      	strh	r3, [r4, #12]
 8003f2c:	6126      	str	r6, [r4, #16]
 8003f2e:	6165      	str	r5, [r4, #20]
 8003f30:	444e      	add	r6, r9
 8003f32:	eba5 0509 	sub.w	r5, r5, r9
 8003f36:	6026      	str	r6, [r4, #0]
 8003f38:	60a5      	str	r5, [r4, #8]
 8003f3a:	463e      	mov	r6, r7
 8003f3c:	42be      	cmp	r6, r7
 8003f3e:	d900      	bls.n	8003f42 <__ssputs_r+0x72>
 8003f40:	463e      	mov	r6, r7
 8003f42:	6820      	ldr	r0, [r4, #0]
 8003f44:	4632      	mov	r2, r6
 8003f46:	4641      	mov	r1, r8
 8003f48:	f000 faa8 	bl	800449c <memmove>
 8003f4c:	68a3      	ldr	r3, [r4, #8]
 8003f4e:	1b9b      	subs	r3, r3, r6
 8003f50:	60a3      	str	r3, [r4, #8]
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	4433      	add	r3, r6
 8003f56:	6023      	str	r3, [r4, #0]
 8003f58:	2000      	movs	r0, #0
 8003f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f5e:	462a      	mov	r2, r5
 8003f60:	f000 fad4 	bl	800450c <_realloc_r>
 8003f64:	4606      	mov	r6, r0
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d1e0      	bne.n	8003f2c <__ssputs_r+0x5c>
 8003f6a:	6921      	ldr	r1, [r4, #16]
 8003f6c:	4650      	mov	r0, sl
 8003f6e:	f7ff feb7 	bl	8003ce0 <_free_r>
 8003f72:	230c      	movs	r3, #12
 8003f74:	f8ca 3000 	str.w	r3, [sl]
 8003f78:	89a3      	ldrh	r3, [r4, #12]
 8003f7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f7e:	81a3      	strh	r3, [r4, #12]
 8003f80:	f04f 30ff 	mov.w	r0, #4294967295
 8003f84:	e7e9      	b.n	8003f5a <__ssputs_r+0x8a>
	...

08003f88 <_svfiprintf_r>:
 8003f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	4698      	mov	r8, r3
 8003f8e:	898b      	ldrh	r3, [r1, #12]
 8003f90:	061b      	lsls	r3, r3, #24
 8003f92:	b09d      	sub	sp, #116	@ 0x74
 8003f94:	4607      	mov	r7, r0
 8003f96:	460d      	mov	r5, r1
 8003f98:	4614      	mov	r4, r2
 8003f9a:	d510      	bpl.n	8003fbe <_svfiprintf_r+0x36>
 8003f9c:	690b      	ldr	r3, [r1, #16]
 8003f9e:	b973      	cbnz	r3, 8003fbe <_svfiprintf_r+0x36>
 8003fa0:	2140      	movs	r1, #64	@ 0x40
 8003fa2:	f7ff ff09 	bl	8003db8 <_malloc_r>
 8003fa6:	6028      	str	r0, [r5, #0]
 8003fa8:	6128      	str	r0, [r5, #16]
 8003faa:	b930      	cbnz	r0, 8003fba <_svfiprintf_r+0x32>
 8003fac:	230c      	movs	r3, #12
 8003fae:	603b      	str	r3, [r7, #0]
 8003fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb4:	b01d      	add	sp, #116	@ 0x74
 8003fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fba:	2340      	movs	r3, #64	@ 0x40
 8003fbc:	616b      	str	r3, [r5, #20]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fc2:	2320      	movs	r3, #32
 8003fc4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003fc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fcc:	2330      	movs	r3, #48	@ 0x30
 8003fce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800416c <_svfiprintf_r+0x1e4>
 8003fd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fd6:	f04f 0901 	mov.w	r9, #1
 8003fda:	4623      	mov	r3, r4
 8003fdc:	469a      	mov	sl, r3
 8003fde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fe2:	b10a      	cbz	r2, 8003fe8 <_svfiprintf_r+0x60>
 8003fe4:	2a25      	cmp	r2, #37	@ 0x25
 8003fe6:	d1f9      	bne.n	8003fdc <_svfiprintf_r+0x54>
 8003fe8:	ebba 0b04 	subs.w	fp, sl, r4
 8003fec:	d00b      	beq.n	8004006 <_svfiprintf_r+0x7e>
 8003fee:	465b      	mov	r3, fp
 8003ff0:	4622      	mov	r2, r4
 8003ff2:	4629      	mov	r1, r5
 8003ff4:	4638      	mov	r0, r7
 8003ff6:	f7ff ff6b 	bl	8003ed0 <__ssputs_r>
 8003ffa:	3001      	adds	r0, #1
 8003ffc:	f000 80a7 	beq.w	800414e <_svfiprintf_r+0x1c6>
 8004000:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004002:	445a      	add	r2, fp
 8004004:	9209      	str	r2, [sp, #36]	@ 0x24
 8004006:	f89a 3000 	ldrb.w	r3, [sl]
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 809f 	beq.w	800414e <_svfiprintf_r+0x1c6>
 8004010:	2300      	movs	r3, #0
 8004012:	f04f 32ff 	mov.w	r2, #4294967295
 8004016:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800401a:	f10a 0a01 	add.w	sl, sl, #1
 800401e:	9304      	str	r3, [sp, #16]
 8004020:	9307      	str	r3, [sp, #28]
 8004022:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004026:	931a      	str	r3, [sp, #104]	@ 0x68
 8004028:	4654      	mov	r4, sl
 800402a:	2205      	movs	r2, #5
 800402c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004030:	484e      	ldr	r0, [pc, #312]	@ (800416c <_svfiprintf_r+0x1e4>)
 8004032:	f7fc f8dd 	bl	80001f0 <memchr>
 8004036:	9a04      	ldr	r2, [sp, #16]
 8004038:	b9d8      	cbnz	r0, 8004072 <_svfiprintf_r+0xea>
 800403a:	06d0      	lsls	r0, r2, #27
 800403c:	bf44      	itt	mi
 800403e:	2320      	movmi	r3, #32
 8004040:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004044:	0711      	lsls	r1, r2, #28
 8004046:	bf44      	itt	mi
 8004048:	232b      	movmi	r3, #43	@ 0x2b
 800404a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800404e:	f89a 3000 	ldrb.w	r3, [sl]
 8004052:	2b2a      	cmp	r3, #42	@ 0x2a
 8004054:	d015      	beq.n	8004082 <_svfiprintf_r+0xfa>
 8004056:	9a07      	ldr	r2, [sp, #28]
 8004058:	4654      	mov	r4, sl
 800405a:	2000      	movs	r0, #0
 800405c:	f04f 0c0a 	mov.w	ip, #10
 8004060:	4621      	mov	r1, r4
 8004062:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004066:	3b30      	subs	r3, #48	@ 0x30
 8004068:	2b09      	cmp	r3, #9
 800406a:	d94b      	bls.n	8004104 <_svfiprintf_r+0x17c>
 800406c:	b1b0      	cbz	r0, 800409c <_svfiprintf_r+0x114>
 800406e:	9207      	str	r2, [sp, #28]
 8004070:	e014      	b.n	800409c <_svfiprintf_r+0x114>
 8004072:	eba0 0308 	sub.w	r3, r0, r8
 8004076:	fa09 f303 	lsl.w	r3, r9, r3
 800407a:	4313      	orrs	r3, r2
 800407c:	9304      	str	r3, [sp, #16]
 800407e:	46a2      	mov	sl, r4
 8004080:	e7d2      	b.n	8004028 <_svfiprintf_r+0xa0>
 8004082:	9b03      	ldr	r3, [sp, #12]
 8004084:	1d19      	adds	r1, r3, #4
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	9103      	str	r1, [sp, #12]
 800408a:	2b00      	cmp	r3, #0
 800408c:	bfbb      	ittet	lt
 800408e:	425b      	neglt	r3, r3
 8004090:	f042 0202 	orrlt.w	r2, r2, #2
 8004094:	9307      	strge	r3, [sp, #28]
 8004096:	9307      	strlt	r3, [sp, #28]
 8004098:	bfb8      	it	lt
 800409a:	9204      	strlt	r2, [sp, #16]
 800409c:	7823      	ldrb	r3, [r4, #0]
 800409e:	2b2e      	cmp	r3, #46	@ 0x2e
 80040a0:	d10a      	bne.n	80040b8 <_svfiprintf_r+0x130>
 80040a2:	7863      	ldrb	r3, [r4, #1]
 80040a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80040a6:	d132      	bne.n	800410e <_svfiprintf_r+0x186>
 80040a8:	9b03      	ldr	r3, [sp, #12]
 80040aa:	1d1a      	adds	r2, r3, #4
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	9203      	str	r2, [sp, #12]
 80040b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80040b4:	3402      	adds	r4, #2
 80040b6:	9305      	str	r3, [sp, #20]
 80040b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800417c <_svfiprintf_r+0x1f4>
 80040bc:	7821      	ldrb	r1, [r4, #0]
 80040be:	2203      	movs	r2, #3
 80040c0:	4650      	mov	r0, sl
 80040c2:	f7fc f895 	bl	80001f0 <memchr>
 80040c6:	b138      	cbz	r0, 80040d8 <_svfiprintf_r+0x150>
 80040c8:	9b04      	ldr	r3, [sp, #16]
 80040ca:	eba0 000a 	sub.w	r0, r0, sl
 80040ce:	2240      	movs	r2, #64	@ 0x40
 80040d0:	4082      	lsls	r2, r0
 80040d2:	4313      	orrs	r3, r2
 80040d4:	3401      	adds	r4, #1
 80040d6:	9304      	str	r3, [sp, #16]
 80040d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040dc:	4824      	ldr	r0, [pc, #144]	@ (8004170 <_svfiprintf_r+0x1e8>)
 80040de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040e2:	2206      	movs	r2, #6
 80040e4:	f7fc f884 	bl	80001f0 <memchr>
 80040e8:	2800      	cmp	r0, #0
 80040ea:	d036      	beq.n	800415a <_svfiprintf_r+0x1d2>
 80040ec:	4b21      	ldr	r3, [pc, #132]	@ (8004174 <_svfiprintf_r+0x1ec>)
 80040ee:	bb1b      	cbnz	r3, 8004138 <_svfiprintf_r+0x1b0>
 80040f0:	9b03      	ldr	r3, [sp, #12]
 80040f2:	3307      	adds	r3, #7
 80040f4:	f023 0307 	bic.w	r3, r3, #7
 80040f8:	3308      	adds	r3, #8
 80040fa:	9303      	str	r3, [sp, #12]
 80040fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040fe:	4433      	add	r3, r6
 8004100:	9309      	str	r3, [sp, #36]	@ 0x24
 8004102:	e76a      	b.n	8003fda <_svfiprintf_r+0x52>
 8004104:	fb0c 3202 	mla	r2, ip, r2, r3
 8004108:	460c      	mov	r4, r1
 800410a:	2001      	movs	r0, #1
 800410c:	e7a8      	b.n	8004060 <_svfiprintf_r+0xd8>
 800410e:	2300      	movs	r3, #0
 8004110:	3401      	adds	r4, #1
 8004112:	9305      	str	r3, [sp, #20]
 8004114:	4619      	mov	r1, r3
 8004116:	f04f 0c0a 	mov.w	ip, #10
 800411a:	4620      	mov	r0, r4
 800411c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004120:	3a30      	subs	r2, #48	@ 0x30
 8004122:	2a09      	cmp	r2, #9
 8004124:	d903      	bls.n	800412e <_svfiprintf_r+0x1a6>
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0c6      	beq.n	80040b8 <_svfiprintf_r+0x130>
 800412a:	9105      	str	r1, [sp, #20]
 800412c:	e7c4      	b.n	80040b8 <_svfiprintf_r+0x130>
 800412e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004132:	4604      	mov	r4, r0
 8004134:	2301      	movs	r3, #1
 8004136:	e7f0      	b.n	800411a <_svfiprintf_r+0x192>
 8004138:	ab03      	add	r3, sp, #12
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	462a      	mov	r2, r5
 800413e:	4b0e      	ldr	r3, [pc, #56]	@ (8004178 <_svfiprintf_r+0x1f0>)
 8004140:	a904      	add	r1, sp, #16
 8004142:	4638      	mov	r0, r7
 8004144:	f3af 8000 	nop.w
 8004148:	1c42      	adds	r2, r0, #1
 800414a:	4606      	mov	r6, r0
 800414c:	d1d6      	bne.n	80040fc <_svfiprintf_r+0x174>
 800414e:	89ab      	ldrh	r3, [r5, #12]
 8004150:	065b      	lsls	r3, r3, #25
 8004152:	f53f af2d 	bmi.w	8003fb0 <_svfiprintf_r+0x28>
 8004156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004158:	e72c      	b.n	8003fb4 <_svfiprintf_r+0x2c>
 800415a:	ab03      	add	r3, sp, #12
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	462a      	mov	r2, r5
 8004160:	4b05      	ldr	r3, [pc, #20]	@ (8004178 <_svfiprintf_r+0x1f0>)
 8004162:	a904      	add	r1, sp, #16
 8004164:	4638      	mov	r0, r7
 8004166:	f000 f879 	bl	800425c <_printf_i>
 800416a:	e7ed      	b.n	8004148 <_svfiprintf_r+0x1c0>
 800416c:	08004614 	.word	0x08004614
 8004170:	0800461e 	.word	0x0800461e
 8004174:	00000000 	.word	0x00000000
 8004178:	08003ed1 	.word	0x08003ed1
 800417c:	0800461a 	.word	0x0800461a

08004180 <_printf_common>:
 8004180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004184:	4616      	mov	r6, r2
 8004186:	4698      	mov	r8, r3
 8004188:	688a      	ldr	r2, [r1, #8]
 800418a:	690b      	ldr	r3, [r1, #16]
 800418c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004190:	4293      	cmp	r3, r2
 8004192:	bfb8      	it	lt
 8004194:	4613      	movlt	r3, r2
 8004196:	6033      	str	r3, [r6, #0]
 8004198:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800419c:	4607      	mov	r7, r0
 800419e:	460c      	mov	r4, r1
 80041a0:	b10a      	cbz	r2, 80041a6 <_printf_common+0x26>
 80041a2:	3301      	adds	r3, #1
 80041a4:	6033      	str	r3, [r6, #0]
 80041a6:	6823      	ldr	r3, [r4, #0]
 80041a8:	0699      	lsls	r1, r3, #26
 80041aa:	bf42      	ittt	mi
 80041ac:	6833      	ldrmi	r3, [r6, #0]
 80041ae:	3302      	addmi	r3, #2
 80041b0:	6033      	strmi	r3, [r6, #0]
 80041b2:	6825      	ldr	r5, [r4, #0]
 80041b4:	f015 0506 	ands.w	r5, r5, #6
 80041b8:	d106      	bne.n	80041c8 <_printf_common+0x48>
 80041ba:	f104 0a19 	add.w	sl, r4, #25
 80041be:	68e3      	ldr	r3, [r4, #12]
 80041c0:	6832      	ldr	r2, [r6, #0]
 80041c2:	1a9b      	subs	r3, r3, r2
 80041c4:	42ab      	cmp	r3, r5
 80041c6:	dc26      	bgt.n	8004216 <_printf_common+0x96>
 80041c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041cc:	6822      	ldr	r2, [r4, #0]
 80041ce:	3b00      	subs	r3, #0
 80041d0:	bf18      	it	ne
 80041d2:	2301      	movne	r3, #1
 80041d4:	0692      	lsls	r2, r2, #26
 80041d6:	d42b      	bmi.n	8004230 <_printf_common+0xb0>
 80041d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041dc:	4641      	mov	r1, r8
 80041de:	4638      	mov	r0, r7
 80041e0:	47c8      	blx	r9
 80041e2:	3001      	adds	r0, #1
 80041e4:	d01e      	beq.n	8004224 <_printf_common+0xa4>
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	6922      	ldr	r2, [r4, #16]
 80041ea:	f003 0306 	and.w	r3, r3, #6
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	bf02      	ittt	eq
 80041f2:	68e5      	ldreq	r5, [r4, #12]
 80041f4:	6833      	ldreq	r3, [r6, #0]
 80041f6:	1aed      	subeq	r5, r5, r3
 80041f8:	68a3      	ldr	r3, [r4, #8]
 80041fa:	bf0c      	ite	eq
 80041fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004200:	2500      	movne	r5, #0
 8004202:	4293      	cmp	r3, r2
 8004204:	bfc4      	itt	gt
 8004206:	1a9b      	subgt	r3, r3, r2
 8004208:	18ed      	addgt	r5, r5, r3
 800420a:	2600      	movs	r6, #0
 800420c:	341a      	adds	r4, #26
 800420e:	42b5      	cmp	r5, r6
 8004210:	d11a      	bne.n	8004248 <_printf_common+0xc8>
 8004212:	2000      	movs	r0, #0
 8004214:	e008      	b.n	8004228 <_printf_common+0xa8>
 8004216:	2301      	movs	r3, #1
 8004218:	4652      	mov	r2, sl
 800421a:	4641      	mov	r1, r8
 800421c:	4638      	mov	r0, r7
 800421e:	47c8      	blx	r9
 8004220:	3001      	adds	r0, #1
 8004222:	d103      	bne.n	800422c <_printf_common+0xac>
 8004224:	f04f 30ff 	mov.w	r0, #4294967295
 8004228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800422c:	3501      	adds	r5, #1
 800422e:	e7c6      	b.n	80041be <_printf_common+0x3e>
 8004230:	18e1      	adds	r1, r4, r3
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	2030      	movs	r0, #48	@ 0x30
 8004236:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800423a:	4422      	add	r2, r4
 800423c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004240:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004244:	3302      	adds	r3, #2
 8004246:	e7c7      	b.n	80041d8 <_printf_common+0x58>
 8004248:	2301      	movs	r3, #1
 800424a:	4622      	mov	r2, r4
 800424c:	4641      	mov	r1, r8
 800424e:	4638      	mov	r0, r7
 8004250:	47c8      	blx	r9
 8004252:	3001      	adds	r0, #1
 8004254:	d0e6      	beq.n	8004224 <_printf_common+0xa4>
 8004256:	3601      	adds	r6, #1
 8004258:	e7d9      	b.n	800420e <_printf_common+0x8e>
	...

0800425c <_printf_i>:
 800425c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004260:	7e0f      	ldrb	r7, [r1, #24]
 8004262:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004264:	2f78      	cmp	r7, #120	@ 0x78
 8004266:	4691      	mov	r9, r2
 8004268:	4680      	mov	r8, r0
 800426a:	460c      	mov	r4, r1
 800426c:	469a      	mov	sl, r3
 800426e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004272:	d807      	bhi.n	8004284 <_printf_i+0x28>
 8004274:	2f62      	cmp	r7, #98	@ 0x62
 8004276:	d80a      	bhi.n	800428e <_printf_i+0x32>
 8004278:	2f00      	cmp	r7, #0
 800427a:	f000 80d2 	beq.w	8004422 <_printf_i+0x1c6>
 800427e:	2f58      	cmp	r7, #88	@ 0x58
 8004280:	f000 80b9 	beq.w	80043f6 <_printf_i+0x19a>
 8004284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004288:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800428c:	e03a      	b.n	8004304 <_printf_i+0xa8>
 800428e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004292:	2b15      	cmp	r3, #21
 8004294:	d8f6      	bhi.n	8004284 <_printf_i+0x28>
 8004296:	a101      	add	r1, pc, #4	@ (adr r1, 800429c <_printf_i+0x40>)
 8004298:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800429c:	080042f5 	.word	0x080042f5
 80042a0:	08004309 	.word	0x08004309
 80042a4:	08004285 	.word	0x08004285
 80042a8:	08004285 	.word	0x08004285
 80042ac:	08004285 	.word	0x08004285
 80042b0:	08004285 	.word	0x08004285
 80042b4:	08004309 	.word	0x08004309
 80042b8:	08004285 	.word	0x08004285
 80042bc:	08004285 	.word	0x08004285
 80042c0:	08004285 	.word	0x08004285
 80042c4:	08004285 	.word	0x08004285
 80042c8:	08004409 	.word	0x08004409
 80042cc:	08004333 	.word	0x08004333
 80042d0:	080043c3 	.word	0x080043c3
 80042d4:	08004285 	.word	0x08004285
 80042d8:	08004285 	.word	0x08004285
 80042dc:	0800442b 	.word	0x0800442b
 80042e0:	08004285 	.word	0x08004285
 80042e4:	08004333 	.word	0x08004333
 80042e8:	08004285 	.word	0x08004285
 80042ec:	08004285 	.word	0x08004285
 80042f0:	080043cb 	.word	0x080043cb
 80042f4:	6833      	ldr	r3, [r6, #0]
 80042f6:	1d1a      	adds	r2, r3, #4
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6032      	str	r2, [r6, #0]
 80042fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004300:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004304:	2301      	movs	r3, #1
 8004306:	e09d      	b.n	8004444 <_printf_i+0x1e8>
 8004308:	6833      	ldr	r3, [r6, #0]
 800430a:	6820      	ldr	r0, [r4, #0]
 800430c:	1d19      	adds	r1, r3, #4
 800430e:	6031      	str	r1, [r6, #0]
 8004310:	0606      	lsls	r6, r0, #24
 8004312:	d501      	bpl.n	8004318 <_printf_i+0xbc>
 8004314:	681d      	ldr	r5, [r3, #0]
 8004316:	e003      	b.n	8004320 <_printf_i+0xc4>
 8004318:	0645      	lsls	r5, r0, #25
 800431a:	d5fb      	bpl.n	8004314 <_printf_i+0xb8>
 800431c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004320:	2d00      	cmp	r5, #0
 8004322:	da03      	bge.n	800432c <_printf_i+0xd0>
 8004324:	232d      	movs	r3, #45	@ 0x2d
 8004326:	426d      	negs	r5, r5
 8004328:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800432c:	4859      	ldr	r0, [pc, #356]	@ (8004494 <_printf_i+0x238>)
 800432e:	230a      	movs	r3, #10
 8004330:	e011      	b.n	8004356 <_printf_i+0xfa>
 8004332:	6821      	ldr	r1, [r4, #0]
 8004334:	6833      	ldr	r3, [r6, #0]
 8004336:	0608      	lsls	r0, r1, #24
 8004338:	f853 5b04 	ldr.w	r5, [r3], #4
 800433c:	d402      	bmi.n	8004344 <_printf_i+0xe8>
 800433e:	0649      	lsls	r1, r1, #25
 8004340:	bf48      	it	mi
 8004342:	b2ad      	uxthmi	r5, r5
 8004344:	2f6f      	cmp	r7, #111	@ 0x6f
 8004346:	4853      	ldr	r0, [pc, #332]	@ (8004494 <_printf_i+0x238>)
 8004348:	6033      	str	r3, [r6, #0]
 800434a:	bf14      	ite	ne
 800434c:	230a      	movne	r3, #10
 800434e:	2308      	moveq	r3, #8
 8004350:	2100      	movs	r1, #0
 8004352:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004356:	6866      	ldr	r6, [r4, #4]
 8004358:	60a6      	str	r6, [r4, #8]
 800435a:	2e00      	cmp	r6, #0
 800435c:	bfa2      	ittt	ge
 800435e:	6821      	ldrge	r1, [r4, #0]
 8004360:	f021 0104 	bicge.w	r1, r1, #4
 8004364:	6021      	strge	r1, [r4, #0]
 8004366:	b90d      	cbnz	r5, 800436c <_printf_i+0x110>
 8004368:	2e00      	cmp	r6, #0
 800436a:	d04b      	beq.n	8004404 <_printf_i+0x1a8>
 800436c:	4616      	mov	r6, r2
 800436e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004372:	fb03 5711 	mls	r7, r3, r1, r5
 8004376:	5dc7      	ldrb	r7, [r0, r7]
 8004378:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800437c:	462f      	mov	r7, r5
 800437e:	42bb      	cmp	r3, r7
 8004380:	460d      	mov	r5, r1
 8004382:	d9f4      	bls.n	800436e <_printf_i+0x112>
 8004384:	2b08      	cmp	r3, #8
 8004386:	d10b      	bne.n	80043a0 <_printf_i+0x144>
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	07df      	lsls	r7, r3, #31
 800438c:	d508      	bpl.n	80043a0 <_printf_i+0x144>
 800438e:	6923      	ldr	r3, [r4, #16]
 8004390:	6861      	ldr	r1, [r4, #4]
 8004392:	4299      	cmp	r1, r3
 8004394:	bfde      	ittt	le
 8004396:	2330      	movle	r3, #48	@ 0x30
 8004398:	f806 3c01 	strble.w	r3, [r6, #-1]
 800439c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043a0:	1b92      	subs	r2, r2, r6
 80043a2:	6122      	str	r2, [r4, #16]
 80043a4:	f8cd a000 	str.w	sl, [sp]
 80043a8:	464b      	mov	r3, r9
 80043aa:	aa03      	add	r2, sp, #12
 80043ac:	4621      	mov	r1, r4
 80043ae:	4640      	mov	r0, r8
 80043b0:	f7ff fee6 	bl	8004180 <_printf_common>
 80043b4:	3001      	adds	r0, #1
 80043b6:	d14a      	bne.n	800444e <_printf_i+0x1f2>
 80043b8:	f04f 30ff 	mov.w	r0, #4294967295
 80043bc:	b004      	add	sp, #16
 80043be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	f043 0320 	orr.w	r3, r3, #32
 80043c8:	6023      	str	r3, [r4, #0]
 80043ca:	4833      	ldr	r0, [pc, #204]	@ (8004498 <_printf_i+0x23c>)
 80043cc:	2778      	movs	r7, #120	@ 0x78
 80043ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	6831      	ldr	r1, [r6, #0]
 80043d6:	061f      	lsls	r7, r3, #24
 80043d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80043dc:	d402      	bmi.n	80043e4 <_printf_i+0x188>
 80043de:	065f      	lsls	r7, r3, #25
 80043e0:	bf48      	it	mi
 80043e2:	b2ad      	uxthmi	r5, r5
 80043e4:	6031      	str	r1, [r6, #0]
 80043e6:	07d9      	lsls	r1, r3, #31
 80043e8:	bf44      	itt	mi
 80043ea:	f043 0320 	orrmi.w	r3, r3, #32
 80043ee:	6023      	strmi	r3, [r4, #0]
 80043f0:	b11d      	cbz	r5, 80043fa <_printf_i+0x19e>
 80043f2:	2310      	movs	r3, #16
 80043f4:	e7ac      	b.n	8004350 <_printf_i+0xf4>
 80043f6:	4827      	ldr	r0, [pc, #156]	@ (8004494 <_printf_i+0x238>)
 80043f8:	e7e9      	b.n	80043ce <_printf_i+0x172>
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	f023 0320 	bic.w	r3, r3, #32
 8004400:	6023      	str	r3, [r4, #0]
 8004402:	e7f6      	b.n	80043f2 <_printf_i+0x196>
 8004404:	4616      	mov	r6, r2
 8004406:	e7bd      	b.n	8004384 <_printf_i+0x128>
 8004408:	6833      	ldr	r3, [r6, #0]
 800440a:	6825      	ldr	r5, [r4, #0]
 800440c:	6961      	ldr	r1, [r4, #20]
 800440e:	1d18      	adds	r0, r3, #4
 8004410:	6030      	str	r0, [r6, #0]
 8004412:	062e      	lsls	r6, r5, #24
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	d501      	bpl.n	800441c <_printf_i+0x1c0>
 8004418:	6019      	str	r1, [r3, #0]
 800441a:	e002      	b.n	8004422 <_printf_i+0x1c6>
 800441c:	0668      	lsls	r0, r5, #25
 800441e:	d5fb      	bpl.n	8004418 <_printf_i+0x1bc>
 8004420:	8019      	strh	r1, [r3, #0]
 8004422:	2300      	movs	r3, #0
 8004424:	6123      	str	r3, [r4, #16]
 8004426:	4616      	mov	r6, r2
 8004428:	e7bc      	b.n	80043a4 <_printf_i+0x148>
 800442a:	6833      	ldr	r3, [r6, #0]
 800442c:	1d1a      	adds	r2, r3, #4
 800442e:	6032      	str	r2, [r6, #0]
 8004430:	681e      	ldr	r6, [r3, #0]
 8004432:	6862      	ldr	r2, [r4, #4]
 8004434:	2100      	movs	r1, #0
 8004436:	4630      	mov	r0, r6
 8004438:	f7fb feda 	bl	80001f0 <memchr>
 800443c:	b108      	cbz	r0, 8004442 <_printf_i+0x1e6>
 800443e:	1b80      	subs	r0, r0, r6
 8004440:	6060      	str	r0, [r4, #4]
 8004442:	6863      	ldr	r3, [r4, #4]
 8004444:	6123      	str	r3, [r4, #16]
 8004446:	2300      	movs	r3, #0
 8004448:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800444c:	e7aa      	b.n	80043a4 <_printf_i+0x148>
 800444e:	6923      	ldr	r3, [r4, #16]
 8004450:	4632      	mov	r2, r6
 8004452:	4649      	mov	r1, r9
 8004454:	4640      	mov	r0, r8
 8004456:	47d0      	blx	sl
 8004458:	3001      	adds	r0, #1
 800445a:	d0ad      	beq.n	80043b8 <_printf_i+0x15c>
 800445c:	6823      	ldr	r3, [r4, #0]
 800445e:	079b      	lsls	r3, r3, #30
 8004460:	d413      	bmi.n	800448a <_printf_i+0x22e>
 8004462:	68e0      	ldr	r0, [r4, #12]
 8004464:	9b03      	ldr	r3, [sp, #12]
 8004466:	4298      	cmp	r0, r3
 8004468:	bfb8      	it	lt
 800446a:	4618      	movlt	r0, r3
 800446c:	e7a6      	b.n	80043bc <_printf_i+0x160>
 800446e:	2301      	movs	r3, #1
 8004470:	4632      	mov	r2, r6
 8004472:	4649      	mov	r1, r9
 8004474:	4640      	mov	r0, r8
 8004476:	47d0      	blx	sl
 8004478:	3001      	adds	r0, #1
 800447a:	d09d      	beq.n	80043b8 <_printf_i+0x15c>
 800447c:	3501      	adds	r5, #1
 800447e:	68e3      	ldr	r3, [r4, #12]
 8004480:	9903      	ldr	r1, [sp, #12]
 8004482:	1a5b      	subs	r3, r3, r1
 8004484:	42ab      	cmp	r3, r5
 8004486:	dcf2      	bgt.n	800446e <_printf_i+0x212>
 8004488:	e7eb      	b.n	8004462 <_printf_i+0x206>
 800448a:	2500      	movs	r5, #0
 800448c:	f104 0619 	add.w	r6, r4, #25
 8004490:	e7f5      	b.n	800447e <_printf_i+0x222>
 8004492:	bf00      	nop
 8004494:	08004625 	.word	0x08004625
 8004498:	08004636 	.word	0x08004636

0800449c <memmove>:
 800449c:	4288      	cmp	r0, r1
 800449e:	b510      	push	{r4, lr}
 80044a0:	eb01 0402 	add.w	r4, r1, r2
 80044a4:	d902      	bls.n	80044ac <memmove+0x10>
 80044a6:	4284      	cmp	r4, r0
 80044a8:	4623      	mov	r3, r4
 80044aa:	d807      	bhi.n	80044bc <memmove+0x20>
 80044ac:	1e43      	subs	r3, r0, #1
 80044ae:	42a1      	cmp	r1, r4
 80044b0:	d008      	beq.n	80044c4 <memmove+0x28>
 80044b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80044b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80044ba:	e7f8      	b.n	80044ae <memmove+0x12>
 80044bc:	4402      	add	r2, r0
 80044be:	4601      	mov	r1, r0
 80044c0:	428a      	cmp	r2, r1
 80044c2:	d100      	bne.n	80044c6 <memmove+0x2a>
 80044c4:	bd10      	pop	{r4, pc}
 80044c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80044ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80044ce:	e7f7      	b.n	80044c0 <memmove+0x24>

080044d0 <_sbrk_r>:
 80044d0:	b538      	push	{r3, r4, r5, lr}
 80044d2:	4d06      	ldr	r5, [pc, #24]	@ (80044ec <_sbrk_r+0x1c>)
 80044d4:	2300      	movs	r3, #0
 80044d6:	4604      	mov	r4, r0
 80044d8:	4608      	mov	r0, r1
 80044da:	602b      	str	r3, [r5, #0]
 80044dc:	f7fc fb24 	bl	8000b28 <_sbrk>
 80044e0:	1c43      	adds	r3, r0, #1
 80044e2:	d102      	bne.n	80044ea <_sbrk_r+0x1a>
 80044e4:	682b      	ldr	r3, [r5, #0]
 80044e6:	b103      	cbz	r3, 80044ea <_sbrk_r+0x1a>
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	bd38      	pop	{r3, r4, r5, pc}
 80044ec:	200002f0 	.word	0x200002f0

080044f0 <memcpy>:
 80044f0:	440a      	add	r2, r1
 80044f2:	4291      	cmp	r1, r2
 80044f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80044f8:	d100      	bne.n	80044fc <memcpy+0xc>
 80044fa:	4770      	bx	lr
 80044fc:	b510      	push	{r4, lr}
 80044fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004506:	4291      	cmp	r1, r2
 8004508:	d1f9      	bne.n	80044fe <memcpy+0xe>
 800450a:	bd10      	pop	{r4, pc}

0800450c <_realloc_r>:
 800450c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004510:	4680      	mov	r8, r0
 8004512:	4615      	mov	r5, r2
 8004514:	460c      	mov	r4, r1
 8004516:	b921      	cbnz	r1, 8004522 <_realloc_r+0x16>
 8004518:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800451c:	4611      	mov	r1, r2
 800451e:	f7ff bc4b 	b.w	8003db8 <_malloc_r>
 8004522:	b92a      	cbnz	r2, 8004530 <_realloc_r+0x24>
 8004524:	f7ff fbdc 	bl	8003ce0 <_free_r>
 8004528:	2400      	movs	r4, #0
 800452a:	4620      	mov	r0, r4
 800452c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004530:	f000 f81a 	bl	8004568 <_malloc_usable_size_r>
 8004534:	4285      	cmp	r5, r0
 8004536:	4606      	mov	r6, r0
 8004538:	d802      	bhi.n	8004540 <_realloc_r+0x34>
 800453a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800453e:	d8f4      	bhi.n	800452a <_realloc_r+0x1e>
 8004540:	4629      	mov	r1, r5
 8004542:	4640      	mov	r0, r8
 8004544:	f7ff fc38 	bl	8003db8 <_malloc_r>
 8004548:	4607      	mov	r7, r0
 800454a:	2800      	cmp	r0, #0
 800454c:	d0ec      	beq.n	8004528 <_realloc_r+0x1c>
 800454e:	42b5      	cmp	r5, r6
 8004550:	462a      	mov	r2, r5
 8004552:	4621      	mov	r1, r4
 8004554:	bf28      	it	cs
 8004556:	4632      	movcs	r2, r6
 8004558:	f7ff ffca 	bl	80044f0 <memcpy>
 800455c:	4621      	mov	r1, r4
 800455e:	4640      	mov	r0, r8
 8004560:	f7ff fbbe 	bl	8003ce0 <_free_r>
 8004564:	463c      	mov	r4, r7
 8004566:	e7e0      	b.n	800452a <_realloc_r+0x1e>

08004568 <_malloc_usable_size_r>:
 8004568:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800456c:	1f18      	subs	r0, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	bfbc      	itt	lt
 8004572:	580b      	ldrlt	r3, [r1, r0]
 8004574:	18c0      	addlt	r0, r0, r3
 8004576:	4770      	bx	lr

08004578 <_init>:
 8004578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457a:	bf00      	nop
 800457c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457e:	bc08      	pop	{r3}
 8004580:	469e      	mov	lr, r3
 8004582:	4770      	bx	lr

08004584 <_fini>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	bf00      	nop
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr
