<ArrayList>
  <item>
    <entity>
      <name>Add</name>
      <generics/>
      <ports>
        <ports>
          <name>rst</name>
          <bitWidth>1</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>BOOLEAN</vhdlPortType>
        </ports>
        <ports>
          <name>loop_rst</name>
          <bitWidth>1</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>BOOLEAN</vhdlPortType>
        </ports>
        <ports>
          <name>clk</name>
          <bitWidth>1</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>BOOLEAN</vhdlPortType>
        </ports>
        <ports>
          <name>input1</name>
          <bitWidth>32</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>STD_LOGIC</vhdlPortType>
        </ports>
        <ports>
          <name>input1_rdy</name>
          <bitWidth>1</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>BOOLEAN</vhdlPortType>
        </ports>
        <ports>
          <name>input2</name>
          <bitWidth>32</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>STD_LOGIC</vhdlPortType>
        </ports>
        <ports>
          <name>input2_rdy</name>
          <bitWidth>1</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>BOOLEAN</vhdlPortType>
        </ports>
        <ports>
          <name>output</name>
          <bitWidth>32</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>STD_LOGIC</vhdlPortType>
        </ports>
        <ports>
          <name>output_rdy</name>
          <bitWidth>1</bitWidth>
          <inOut>IN</inOut>
          <vhdlPortType>BOOLEAN</vhdlPortType>
        </ports>
      </ports>
    </entity>
    <vhdlFile>C:\Users\Egyetem\Documents\Önlab\HardwareSynthesizer\ElementaryVHDLs\add.vhd</vhdlFile>
    <componentsList>
      <componentsList>
        <entity>
          <name>Start2</name>
          <generics/>
          <ports/>
        </entity>
        <vhdlFile>C:\Users\Egyetem\Documents\Önlab\HardwareSynthesizer\ElementaryVHDLs\start2.vhd</vhdlFile>
        <name>Start2</name>
      </componentsList>
    </componentsList>
    <name>Add</name>
  </item>
  <item>
    <entity>
      <name>Phi</name>
      <generics/>
      <ports/>
    </entity>
    <vhdlFile>C:\Users\Egyetem\Documents\Önlab\HardwareSynthesizer\ElementaryVHDLs\phi.vhd</vhdlFile>
    <componentsList>
      <componentsList>
        <entity>
          <name>Start1</name>
          <generics/>
          <ports/>
        </entity>
        <vhdlFile>C:\Users\Egyetem\Documents\Önlab\HardwareSynthesizer\ElementaryVHDLs\start1.vhd</vhdlFile>
        <name>Start1</name>
      </componentsList>
    </componentsList>
    <name>Phi</name>
  </item>
  <item>
    <entity>
      <name>Start1</name>
      <generics/>
      <ports/>
    </entity>
    <vhdlFile>C:\Users\Egyetem\Documents\Önlab\HardwareSynthesizer\ElementaryVHDLs\start1.vhd</vhdlFile>
    <name>Start1</name>
  </item>
  <item>
    <entity>
      <name>Start2</name>
      <generics/>
      <ports/>
    </entity>
    <vhdlFile>C:\Users\Egyetem\Documents\Önlab\HardwareSynthesizer\ElementaryVHDLs\start2.vhd</vhdlFile>
    <name>Start2</name>
  </item>
</ArrayList>
