module sub_tb();
reg a,b,c;
wire d,bout;
integer i;
sub DUT(.a(a),.b(b),.c(c),.d(d),.bout(bout));
initial 
begin
a=0;
b=0;
c=0;
end 

initial begin
for (i=0;i<8;i=i+1)
begin
{a,b,c}=i;
#10;
end 
end 
initial 
#100
$finish;
endmodule 
