

================================================================
== Vivado HLS Report for 'Loop_6_proc901'
================================================================
* Date:           Sun Jan 22 20:02:03 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.932 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      459|      459| 1.836 us | 1.836 us |  459|  459|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      457|      457|         3|          1|          1|   456|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     159|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      75|    -|
|Register             |        -|      -|       32|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       32|     234|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i0_fu_108_p2                      |     +    |      0|  0|   9|           9|           1|
    |tmp3_V_1_fu_182_p2                |     +    |      0|  0|   8|           8|           8|
    |and_ln415_2_fu_172_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_268_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_293_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_29_fu_282_p2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |carry_15_fu_202_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_313_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_330_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_242_p2         |   icmp   |      0|  0|  13|          14|           2|
    |Range1_all_zeros_fu_248_p2        |   icmp   |      0|  0|  13|          14|           1|
    |Range2_all_ones_fu_226_p2         |   icmp   |      0|  0|  13|          13|           2|
    |icmp_ln119_fu_102_p2              |   icmp   |      0|  0|  13|           9|           7|
    |r_fu_144_p2                       |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_56_fu_335_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_57_fu_346_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_341_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_150_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_303_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_319_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_274_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_288_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_352_p3          |  select  |      0|  0|   8|           1|           7|
    |select_ln388_2_fu_359_p3          |  select  |      0|  0|   9|           1|           9|
    |tracks_stream_0_V_V_din           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_196_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_262_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_29_fu_297_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_30_fu_308_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_324_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 159|         106|          78|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |i013_0_reg_91              |   9|          2|    9|         18|
    |tracks_buf_V_blk_n         |   9|          2|    1|          2|
    |tracks_stream_0_V_V_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  75|         16|   15|         32|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |Range1_all_ones_reg_407           |  1|   0|    1|          0|
    |Range1_all_zeros_reg_413          |  1|   0|    1|          0|
    |and_ln786_29_reg_418              |  1|   0|    1|          0|
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |carry_15_reg_396                  |  1|   0|    1|          0|
    |i013_0_reg_91                     |  9|   0|    9|          0|
    |icmp_ln119_reg_375                |  1|   0|    1|          0|
    |icmp_ln119_reg_375_pp0_iter1_reg  |  1|   0|    1|          0|
    |p_Result_43_reg_402               |  1|   0|    1|          0|
    |p_Result_s_reg_384                |  1|   0|    1|          0|
    |tmp3_V_1_reg_390                  |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 32|   0|   32|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_6_proc901   | return value |
|tracks_stream_0_V_V_din     | out |    8|   ap_fifo  | tracks_stream_0_V_V |    pointer   |
|tracks_stream_0_V_V_full_n  |  in |    1|   ap_fifo  | tracks_stream_0_V_V |    pointer   |
|tracks_stream_0_V_V_write   | out |    1|   ap_fifo  | tracks_stream_0_V_V |    pointer   |
|tracks_buf_V_dout           |  in |   32|   ap_fifo  |     tracks_buf_V    |    pointer   |
|tracks_buf_V_empty_n        |  in |    1|   ap_fifo  |     tracks_buf_V    |    pointer   |
|tracks_buf_V_read           | out |    1|   ap_fifo  |     tracks_buf_V    |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

