// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Fri Feb 28 12:34:28 2020
// Host        : spilds.rfx.local running 64-bit Ubuntu 14.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/mdsplus/devel/anacleto/projects/rfx_nioadc/edit/red_pitaya/rfx_nioadc_freq_0.1.srcs/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/red_pitaya_ps_1_data_fifo_0_sim_netlist.v
// Design      : red_pitaya_ps_1_data_fifo_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "red_pitaya_ps_1_data_fifo_0,axi_fifo_mm_s,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_fifo_mm_s,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module red_pitaya_ps_1_data_fifo_0
   (interrupt,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi4_arid,
    s_axi4_araddr,
    s_axi4_arlen,
    s_axi4_arsize,
    s_axi4_arburst,
    s_axi4_arlock,
    s_axi4_arcache,
    s_axi4_arprot,
    s_axi4_arvalid,
    s_axi4_arready,
    s_axi4_rid,
    s_axi4_rdata,
    s_axi4_rresp,
    s_axi4_rlast,
    s_axi4_rvalid,
    s_axi4_rready,
    s2mm_prmry_reset_out_n,
    axi_str_rxd_tvalid,
    axi_str_rxd_tready,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata);
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt_intf INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk_s_axi CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME aclk_s_axi, ASSOCIATED_BUSIF S_AXI:S_AXI_FULL:AXI_STR_TXD:AXI_STR_TXC:AXI_STR_RXD, ASSOCIATED_RESET s_axi_aresetn:mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n:s2mm_prmry_reset_out_n, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 rst_s_axi RST" *) (* x_interface_parameter = "XIL_INTERFACENAME rst_s_axi, POLARITY ACTIVE_LOW" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [31:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_FULL, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 125000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [11:0]s_axi4_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARADDR" *) input [31:0]s_axi4_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARLEN" *) input [7:0]s_axi4_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARSIZE" *) input [2:0]s_axi4_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARBURST" *) input [1:0]s_axi4_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARLOCK" *) input s_axi4_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARCACHE" *) input [3:0]s_axi4_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARPROT" *) input [2:0]s_axi4_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARVALID" *) input s_axi4_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARREADY" *) output s_axi4_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL RID" *) output [11:0]s_axi4_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL RDATA" *) output [31:0]s_axi4_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL RRESP" *) output [1:0]s_axi4_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL RLAST" *) output s_axi4_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL RVALID" *) output s_axi4_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_FULL RREADY" *) input s_axi4_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 rst_axi_str_rxd RST" *) (* x_interface_parameter = "XIL_INTERFACENAME rst_axi_str_rxd, POLARITY ACTIVE_LOW" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXD, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0, LAYERED_METADATA undef" *) input axi_str_rxd_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TREADY" *) output axi_str_rxd_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TLAST" *) input axi_str_rxd_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TDATA" *) input [31:0]axi_str_rxd_tdata;

  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire interrupt;
  wire s2mm_prmry_reset_out_n;
  wire [31:0]s_axi4_araddr;
  wire [1:0]s_axi4_arburst;
  wire [3:0]s_axi4_arcache;
  wire [11:0]s_axi4_arid;
  wire [7:0]s_axi4_arlen;
  wire s_axi4_arlock;
  wire [2:0]s_axi4_arprot;
  wire s_axi4_arready;
  wire [2:0]s_axi4_arsize;
  wire s_axi4_arvalid;
  wire [31:0]s_axi4_rdata;
  wire [11:0]s_axi4_rid;
  wire s_axi4_rlast;
  wire s_axi4_rready;
  wire [1:0]s_axi4_rresp;
  wire s_axi4_rvalid;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_axi_str_txc_tlast_UNCONNECTED;
  wire NLW_U0_axi_str_txc_tvalid_UNCONNECTED;
  wire NLW_U0_axi_str_txd_tlast_UNCONNECTED;
  wire NLW_U0_axi_str_txd_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axi4_awready_UNCONNECTED;
  wire NLW_U0_s_axi4_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi4_wready_UNCONNECTED;
  wire [31:0]NLW_U0_axi_str_txc_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tid_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tkeep_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txc_tuser_UNCONNECTED;
  wire [31:0]NLW_U0_axi_str_txd_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tdest_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tid_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tkeep_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_axi_str_txd_tuser_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi4_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi4_bresp_UNCONNECTED;

  (* C_AXI4_BASEADDR = "1078263808" *) 
  (* C_AXI4_HIGHADDR = "1078329343" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_BASEADDR = "1078198272" *) 
  (* C_DATA_INTERFACE_TYPE = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HIGHADDR = "1078263807" *) 
  (* C_RX_FIFO_DEPTH = "32768" *) 
  (* C_RX_FIFO_PE_THRESHOLD = "2" *) 
  (* C_RX_FIFO_PF_THRESHOLD = "507" *) 
  (* C_S_AXI4_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "12" *) 
  (* C_TX_FIFO_DEPTH = "512" *) 
  (* C_TX_FIFO_PE_THRESHOLD = "2" *) 
  (* C_TX_FIFO_PF_THRESHOLD = "507" *) 
  (* C_USE_RX_CUT_THROUGH = "0" *) 
  (* C_USE_RX_DATA = "1" *) 
  (* C_USE_TX_CTRL = "0" *) 
  (* C_USE_TX_CUT_THROUGH = "0" *) 
  (* C_USE_TX_DATA = "0" *) 
  red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s U0
       (.axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tdest({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tid({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tuser({1'b0,1'b0,1'b0,1'b0}),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .axi_str_txc_tdata(NLW_U0_axi_str_txc_tdata_UNCONNECTED[31:0]),
        .axi_str_txc_tdest(NLW_U0_axi_str_txc_tdest_UNCONNECTED[3:0]),
        .axi_str_txc_tid(NLW_U0_axi_str_txc_tid_UNCONNECTED[3:0]),
        .axi_str_txc_tkeep(NLW_U0_axi_str_txc_tkeep_UNCONNECTED[3:0]),
        .axi_str_txc_tlast(NLW_U0_axi_str_txc_tlast_UNCONNECTED),
        .axi_str_txc_tready(1'b0),
        .axi_str_txc_tstrb(NLW_U0_axi_str_txc_tstrb_UNCONNECTED[3:0]),
        .axi_str_txc_tuser(NLW_U0_axi_str_txc_tuser_UNCONNECTED[3:0]),
        .axi_str_txc_tvalid(NLW_U0_axi_str_txc_tvalid_UNCONNECTED),
        .axi_str_txd_tdata(NLW_U0_axi_str_txd_tdata_UNCONNECTED[31:0]),
        .axi_str_txd_tdest(NLW_U0_axi_str_txd_tdest_UNCONNECTED[3:0]),
        .axi_str_txd_tid(NLW_U0_axi_str_txd_tid_UNCONNECTED[3:0]),
        .axi_str_txd_tkeep(NLW_U0_axi_str_txd_tkeep_UNCONNECTED[3:0]),
        .axi_str_txd_tlast(NLW_U0_axi_str_txd_tlast_UNCONNECTED),
        .axi_str_txd_tready(1'b0),
        .axi_str_txd_tstrb(NLW_U0_axi_str_txd_tstrb_UNCONNECTED[3:0]),
        .axi_str_txd_tuser(NLW_U0_axi_str_txd_tuser_UNCONNECTED[3:0]),
        .axi_str_txd_tvalid(NLW_U0_axi_str_txd_tvalid_UNCONNECTED),
        .interrupt(interrupt),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi4_araddr(s_axi4_araddr),
        .s_axi4_arburst(s_axi4_arburst),
        .s_axi4_arcache(s_axi4_arcache),
        .s_axi4_arid(s_axi4_arid),
        .s_axi4_arlen(s_axi4_arlen),
        .s_axi4_arlock(s_axi4_arlock),
        .s_axi4_arprot(s_axi4_arprot),
        .s_axi4_arready(s_axi4_arready),
        .s_axi4_arsize(s_axi4_arsize),
        .s_axi4_arvalid(s_axi4_arvalid),
        .s_axi4_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awburst({1'b0,1'b0}),
        .s_axi4_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_awlock(1'b0),
        .s_axi4_awprot({1'b0,1'b0,1'b0}),
        .s_axi4_awready(NLW_U0_s_axi4_awready_UNCONNECTED),
        .s_axi4_awsize({1'b0,1'b0,1'b0}),
        .s_axi4_awvalid(1'b0),
        .s_axi4_bid(NLW_U0_s_axi4_bid_UNCONNECTED[11:0]),
        .s_axi4_bready(1'b0),
        .s_axi4_bresp(NLW_U0_s_axi4_bresp_UNCONNECTED[1:0]),
        .s_axi4_bvalid(NLW_U0_s_axi4_bvalid_UNCONNECTED),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rid(s_axi4_rid),
        .s_axi4_rlast(s_axi4_rlast),
        .s_axi4_rready(s_axi4_rready),
        .s_axi4_rresp(s_axi4_rresp),
        .s_axi4_rvalid(s_axi4_rvalid),
        .s_axi4_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_wlast(1'b0),
        .s_axi4_wready(NLW_U0_s_axi4_wready_UNCONNECTED),
        .s_axi4_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi4_wvalid(1'b0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module red_pitaya_ps_1_data_fifo_0_address_decoder
   (IPIC_STATE_reg,
    \sig_register_array_reg[0][0] ,
    \sig_register_array_reg[0][0]_0 ,
    \sig_register_array_reg[0][1] ,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][7] ,
    \sig_register_array_reg[0][8] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    SR,
    E,
    sig_rx_channel_reset_reg,
    IP2Bus_RdAck_reg,
    D,
    sig_rd_rlen_reg,
    \sig_ip2bus_data_reg[11] ,
    \sig_ip2bus_data_reg[11]_0 ,
    \sig_ip2bus_data_reg[16] ,
    \sig_register_array_reg[1][0] ,
    sig_str_rst_reg,
    cs_ce_clr,
    start2_reg,
    s_axi_aclk,
    IP2Bus_WrAck_reg,
    IP2Bus_Error1_in,
    \sig_register_array_reg[0][0]_1 ,
    s_axi_wdata,
    \sig_register_array_reg[0][1]_0 ,
    \sig_register_array_reg[0][2]_0 ,
    \grxd.rx_fg_len_empty_d1_reg ,
    \sig_register_array_reg[0][5]_0 ,
    \sig_register_array_reg[0][7]_0 ,
    sig_rxd_reset,
    \sig_register_array_reg[0][8]_0 ,
    \gpfs.prog_full_i_reg ,
    \sig_register_array_reg[0][11]_0 ,
    \gpes.prog_empty_i_reg ,
    \sig_register_array_reg[0][12]_0 ,
    \count_reg[5] ,
    \gaxi_full_sm.r_valid_r1_reg ,
    sig_rx_channel_reset_reg_0,
    \gaxi_full_sm.r_valid_r1_reg_0 ,
    p_6_out,
    IPIC_STATE,
    s_axi_aresetn,
    s_axi_wdata_6_sp_1,
    sig_Bus2IP_RNW,
    Q,
    \sig_register_array_reg[1][3] ,
    p_7_out,
    out,
    \s_axi_wdata[6]_0 ,
    s_axi_wdata_3_sp_1,
    \bus2ip_addr_i_reg[5] );
  output IPIC_STATE_reg;
  output \sig_register_array_reg[0][0] ;
  output \sig_register_array_reg[0][0]_0 ;
  output \sig_register_array_reg[0][1] ;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][7] ;
  output \sig_register_array_reg[0][8] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output [0:0]SR;
  output [0:0]E;
  output sig_rx_channel_reset_reg;
  output IP2Bus_RdAck_reg;
  output [20:0]D;
  output sig_rd_rlen_reg;
  output \sig_ip2bus_data_reg[11] ;
  output \sig_ip2bus_data_reg[11]_0 ;
  output \sig_ip2bus_data_reg[16] ;
  output [12:0]\sig_register_array_reg[1][0] ;
  output sig_str_rst_reg;
  input cs_ce_clr;
  input start2_reg;
  input s_axi_aclk;
  input IP2Bus_WrAck_reg;
  input IP2Bus_Error1_in;
  input \sig_register_array_reg[0][0]_1 ;
  input [12:0]s_axi_wdata;
  input \sig_register_array_reg[0][1]_0 ;
  input \sig_register_array_reg[0][2]_0 ;
  input \grxd.rx_fg_len_empty_d1_reg ;
  input \sig_register_array_reg[0][5]_0 ;
  input \sig_register_array_reg[0][7]_0 ;
  input sig_rxd_reset;
  input \sig_register_array_reg[0][8]_0 ;
  input \gpfs.prog_full_i_reg ;
  input \sig_register_array_reg[0][11]_0 ;
  input \gpes.prog_empty_i_reg ;
  input \sig_register_array_reg[0][12]_0 ;
  input \count_reg[5] ;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input sig_rx_channel_reset_reg_0;
  input \gaxi_full_sm.r_valid_r1_reg_0 ;
  input [0:0]p_6_out;
  input IPIC_STATE;
  input s_axi_aresetn;
  input s_axi_wdata_6_sp_1;
  input sig_Bus2IP_RNW;
  input [16:0]Q;
  input [5:0]\sig_register_array_reg[1][3] ;
  input [15:0]p_7_out;
  input out;
  input \s_axi_wdata[6]_0 ;
  input s_axi_wdata_3_sp_1;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [12:12]\COMP_IPIC2AXI_S/sig_register_array[0]0_out ;
  wire [20:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ;
  wire IP2Bus_Error1_in;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_WrAck_reg;
  wire IPIC_STATE;
  wire IPIC_STATE_reg;
  wire [16:0]Q;
  wire [0:0]SR;
  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_10;
  wire ce_expnd_i_11;
  wire ce_expnd_i_12;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire ce_expnd_i_4;
  wire ce_expnd_i_5;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire \count_reg[5] ;
  wire cs_ce_clr;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \gaxi_full_sm.r_valid_r1_reg_0 ;
  wire \gpes.prog_empty_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grxd.rx_fg_len_empty_d1_reg ;
  wire out;
  wire [0:0]p_6_out;
  wire [15:0]p_7_out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [12:0]s_axi_wdata;
  wire \s_axi_wdata[6]_0 ;
  wire s_axi_wdata_3_sn_1;
  wire s_axi_wdata_6_sn_1;
  wire sig_Bus2IP_RNW;
  wire \sig_ip2bus_data[0]_i_4_n_0 ;
  wire \sig_ip2bus_data_reg[11] ;
  wire \sig_ip2bus_data_reg[11]_0 ;
  wire \sig_ip2bus_data_reg[16] ;
  wire sig_rd_rlen_i_2_n_0;
  wire sig_rd_rlen_i_3_n_0;
  wire sig_rd_rlen_reg;
  wire \sig_register_array[0][0]_i_3_n_0 ;
  wire \sig_register_array[0][0]_i_5_n_0 ;
  wire \sig_register_array[0][11]_i_2_n_0 ;
  wire \sig_register_array[0][12]_i_2_n_0 ;
  wire \sig_register_array[0][1]_i_2_n_0 ;
  wire \sig_register_array[0][1]_i_3_n_0 ;
  wire \sig_register_array[0][1]_i_4_n_0 ;
  wire \sig_register_array[0][1]_i_7_n_0 ;
  wire \sig_register_array[0][2]_i_2_n_0 ;
  wire \sig_register_array[0][5]_i_2_n_0 ;
  wire \sig_register_array[1][0]_i_3_n_0 ;
  wire \sig_register_array[1][0]_i_4_n_0 ;
  wire \sig_register_array[1][0]_i_5_n_0 ;
  wire \sig_register_array_reg[0][0] ;
  wire \sig_register_array_reg[0][0]_0 ;
  wire \sig_register_array_reg[0][0]_1 ;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][11]_0 ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][12]_0 ;
  wire \sig_register_array_reg[0][1] ;
  wire \sig_register_array_reg[0][1]_0 ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][2]_0 ;
  wire \sig_register_array_reg[0][5] ;
  wire \sig_register_array_reg[0][5]_0 ;
  wire \sig_register_array_reg[0][7] ;
  wire \sig_register_array_reg[0][7]_0 ;
  wire \sig_register_array_reg[0][8] ;
  wire \sig_register_array_reg[0][8]_0 ;
  wire [12:0]\sig_register_array_reg[1][0] ;
  wire [5:0]\sig_register_array_reg[1][3] ;
  wire sig_rx_channel_reset_i_2_n_0;
  wire sig_rx_channel_reset_i_3_n_0;
  wire sig_rx_channel_reset_reg;
  wire sig_rx_channel_reset_reg_0;
  wire sig_rxd_reset;
  wire sig_str_rst_i_2_n_0;
  wire sig_str_rst_i_5_n_0;
  wire sig_str_rst_i_6_n_0;
  wire sig_str_rst_reg;
  wire start2_reg;

  assign s_axi_wdata_3_sn_1 = s_axi_wdata_3_sp_1;
  assign s_axi_wdata_6_sn_1 = s_axi_wdata_6_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(sig_Bus2IP_RNW),
        .I1(start2_reg),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_12),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_11),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_10),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT4 #(
    .INIT(16'h1000)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [2]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [1]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_9),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_8),
        .Q(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_7),
        .Q(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_6),
        .Q(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_5),
        .Q(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_4),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(start2_reg),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h08)) 
    IP2Bus_RdAck_i_2
       (.I0(sig_Bus2IP_RNW),
        .I1(IPIC_STATE_reg),
        .I2(IPIC_STATE),
        .O(IP2Bus_RdAck_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    IP2Bus_WrAck_i_1
       (.I0(IPIC_STATE_reg),
        .I1(IPIC_STATE),
        .I2(s_axi_aresetn),
        .O(SR));
  red_pitaya_ps_1_data_fifo_0_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_12(ce_expnd_i_12));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9 \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_2(ce_expnd_i_2));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10 \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_1(ce_expnd_i_1));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11 \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_0(ce_expnd_i_0));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0 \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_11(ce_expnd_i_11));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_10(ce_expnd_i_10));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3 \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_8(ce_expnd_i_8));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4 \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_7(ce_expnd_i_7));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5 \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_6(ce_expnd_i_6));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6 \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_5(ce_expnd_i_5));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7 \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_4(ce_expnd_i_4));
  red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8 \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\bus2ip_addr_i_reg[5] (\bus2ip_addr_i_reg[5] ),
        .ce_expnd_i_3(ce_expnd_i_3));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_WrAck_reg),
        .Q(IPIC_STATE_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \sig_ip2bus_data[0]_i_2 
       (.I0(\sig_register_array[1][0]_i_5_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I4(\sig_ip2bus_data[0]_i_4_n_0 ),
        .I5(Bus_RNW_reg),
        .O(\sig_ip2bus_data_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_ip2bus_data[0]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .I3(sig_str_rst_i_2_n_0),
        .O(\sig_ip2bus_data_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_ip2bus_data[0]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .O(\sig_ip2bus_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[11]_i_1 
       (.I0(sig_rd_rlen_reg),
        .I1(Q[16]),
        .I2(\sig_ip2bus_data_reg[11] ),
        .I3(\sig_register_array_reg[0][11]_0 ),
        .I4(\sig_register_array_reg[1][3] [1]),
        .I5(\sig_ip2bus_data_reg[11]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[12]_i_1 
       (.I0(sig_rd_rlen_reg),
        .I1(Q[15]),
        .I2(\sig_ip2bus_data_reg[11] ),
        .I3(\sig_register_array_reg[0][12]_0 ),
        .I4(\sig_register_array_reg[1][3] [0]),
        .I5(\sig_ip2bus_data_reg[11]_0 ),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_ip2bus_data[13]_i_1 
       (.I0(sig_rd_rlen_reg),
        .I1(Q[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[16]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[15]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[13]),
        .I4(Q[13]),
        .I5(sig_rd_rlen_reg),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \sig_ip2bus_data[16]_i_2 
       (.I0(sig_rd_rlen_i_3_n_0),
        .I1(Bus_RNW_reg),
        .I2(\sig_ip2bus_data[0]_i_4_n_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I4(out),
        .I5(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .O(\sig_ip2bus_data_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[17]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[14]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[12]),
        .I4(Q[12]),
        .I5(sig_rd_rlen_reg),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[18]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[13]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[11]),
        .I4(Q[11]),
        .I5(sig_rd_rlen_reg),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[19]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[12]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[10]),
        .I4(Q[10]),
        .I5(sig_rd_rlen_reg),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[20]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[11]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[9]),
        .I4(Q[9]),
        .I5(sig_rd_rlen_reg),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[21]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[10]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[8]),
        .I4(Q[8]),
        .I5(sig_rd_rlen_reg),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[22]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[9]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[7]),
        .I4(Q[7]),
        .I5(sig_rd_rlen_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[23]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[8]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[6]),
        .I4(Q[6]),
        .I5(sig_rd_rlen_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[24]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[7]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[5]),
        .I4(Q[5]),
        .I5(sig_rd_rlen_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[25]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[6]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[4]),
        .I4(Q[4]),
        .I5(sig_rd_rlen_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[26]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[5]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[3]),
        .I4(Q[3]),
        .I5(sig_rd_rlen_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[27]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[4]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[2]),
        .I4(Q[2]),
        .I5(sig_rd_rlen_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[28]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[3]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[1]),
        .I4(Q[1]),
        .I5(sig_rd_rlen_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \sig_ip2bus_data[29]_i_1 
       (.I0(\sig_ip2bus_data_reg[16] ),
        .I1(p_7_out[2]),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(p_7_out[0]),
        .I4(Q[0]),
        .I5(sig_rd_rlen_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_ip2bus_data[3]_i_1 
       (.I0(\sig_ip2bus_data_reg[11]_0 ),
        .I1(\sig_register_array_reg[1][3] [5]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_ip2bus_data[4]_i_1 
       (.I0(\sig_ip2bus_data_reg[11]_0 ),
        .I1(\sig_register_array_reg[1][3] [4]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_ip2bus_data[6]_i_1 
       (.I0(\sig_ip2bus_data_reg[11]_0 ),
        .I1(\sig_register_array_reg[1][3] [3]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_ip2bus_data[9]_i_1 
       (.I0(\sig_ip2bus_data_reg[11]_0 ),
        .I1(\sig_register_array_reg[1][3] [2]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    sig_rd_rlen_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I1(sig_rx_channel_reset_reg_0),
        .I2(sig_rd_rlen_i_2_n_0),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I4(sig_rd_rlen_i_3_n_0),
        .I5(out),
        .O(sig_rd_rlen_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h10)) 
    sig_rd_rlen_i_2
       (.I0(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I2(Bus_RNW_reg),
        .O(sig_rd_rlen_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_rd_rlen_i_3
       (.I0(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I1(sig_str_rst_i_5_n_0),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .O(sig_rd_rlen_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAABBABAAAA88A8)) 
    \sig_register_array[0][0]_i_1 
       (.I0(\COMP_IPIC2AXI_S/sig_register_array[0]0_out ),
        .I1(\sig_register_array[0][0]_i_3_n_0 ),
        .I2(\sig_register_array_reg[0][0]_0 ),
        .I3(IP2Bus_Error1_in),
        .I4(\sig_register_array[0][0]_i_5_n_0 ),
        .I5(\sig_register_array_reg[0][0]_1 ),
        .O(\sig_register_array_reg[0][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCBFB)) 
    \sig_register_array[0][0]_i_2 
       (.I0(s_axi_wdata_6_sn_1),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(s_axi_wdata[12]),
        .I4(Bus_RNW_reg),
        .I5(sig_str_rst_i_2_n_0),
        .O(\COMP_IPIC2AXI_S/sig_register_array[0]0_out ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sig_register_array[0][0]_i_3 
       (.I0(s_axi_wdata_6_sn_1),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(sig_str_rst_i_2_n_0),
        .I4(IP2Bus_Error1_in),
        .I5(Bus_RNW_reg),
        .O(\sig_register_array[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \sig_register_array[0][0]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I1(sig_rx_channel_reset_reg_0),
        .I2(sig_rd_rlen_i_2_n_0),
        .I3(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I4(sig_rd_rlen_i_3_n_0),
        .I5(out),
        .O(\sig_register_array_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \sig_register_array[0][0]_i_5 
       (.I0(s_axi_wdata[12]),
        .I1(Bus_RNW_reg),
        .I2(IP2Bus_Error1_in),
        .I3(sig_str_rst_i_2_n_0),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A0A0A0A0)) 
    \sig_register_array[0][11]_i_1 
       (.I0(\sig_register_array[0][11]_i_2_n_0 ),
        .I1(\sig_register_array[0][0]_i_3_n_0 ),
        .I2(\gpfs.prog_full_i_reg ),
        .I3(\sig_register_array[0][1]_i_4_n_0 ),
        .I4(s_axi_wdata[1]),
        .I5(\sig_register_array_reg[0][11]_0 ),
        .O(\sig_register_array_reg[0][11] ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFCFFFF)) 
    \sig_register_array[0][11]_i_2 
       (.I0(s_axi_wdata[1]),
        .I1(\sig_register_array[1][0]_i_4_n_0 ),
        .I2(sig_str_rst_i_2_n_0),
        .I3(s_axi_wdata_6_sn_1),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A0A0A0A0)) 
    \sig_register_array[0][12]_i_1 
       (.I0(\sig_register_array[0][12]_i_2_n_0 ),
        .I1(\sig_register_array[0][0]_i_3_n_0 ),
        .I2(\gpes.prog_empty_i_reg ),
        .I3(\sig_register_array[0][1]_i_4_n_0 ),
        .I4(s_axi_wdata[0]),
        .I5(\sig_register_array_reg[0][12]_0 ),
        .O(\sig_register_array_reg[0][12] ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFCFFFF)) 
    \sig_register_array[0][12]_i_2 
       (.I0(s_axi_wdata[0]),
        .I1(\sig_register_array[1][0]_i_4_n_0 ),
        .I2(sig_str_rst_i_2_n_0),
        .I3(s_axi_wdata_6_sn_1),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCEFEFC0CCE0E0)) 
    \sig_register_array[0][1]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\sig_register_array[0][1]_i_2_n_0 ),
        .I2(\sig_register_array[0][1]_i_3_n_0 ),
        .I3(\sig_register_array[0][1]_i_4_n_0 ),
        .I4(s_axi_wdata[11]),
        .I5(\sig_register_array_reg[0][1]_0 ),
        .O(\sig_register_array_reg[0][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD9)) 
    \sig_register_array[0][1]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I2(s_axi_wdata_6_sn_1),
        .I3(sig_str_rst_i_2_n_0),
        .I4(IP2Bus_Error1_in),
        .I5(Bus_RNW_reg),
        .O(\sig_register_array[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202020FF20202020)) 
    \sig_register_array[0][1]_i_3 
       (.I0(\gaxi_full_sm.r_valid_r1_reg_0 ),
        .I1(p_6_out),
        .I2(\count_reg[5] ),
        .I3(\sig_register_array[1][0]_i_4_n_0 ),
        .I4(sig_str_rst_i_2_n_0),
        .I5(\sig_register_array[0][1]_i_7_n_0 ),
        .O(\sig_register_array[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \sig_register_array[0][1]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I2(sig_str_rst_i_2_n_0),
        .I3(IPIC_STATE_reg),
        .I4(IPIC_STATE),
        .I5(Bus_RNW_reg),
        .O(\sig_register_array[0][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_register_array[0][1]_i_7 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I2(\s_axi_wdata[6]_0 ),
        .I3(s_axi_wdata_3_sn_1),
        .O(\sig_register_array[0][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCEFEFC0CCE0E0)) 
    \sig_register_array[0][2]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\sig_register_array[0][1]_i_2_n_0 ),
        .I2(\sig_register_array[0][2]_i_2_n_0 ),
        .I3(\sig_register_array[0][1]_i_4_n_0 ),
        .I4(s_axi_wdata[10]),
        .I5(\sig_register_array_reg[0][2]_0 ),
        .O(\sig_register_array_reg[0][2] ));
  LUT6 #(
    .INIT(64'h010101FF01010101)) 
    \sig_register_array[0][2]_i_2 
       (.I0(\count_reg[5] ),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(sig_rx_channel_reset_reg_0),
        .I3(\sig_register_array[1][0]_i_4_n_0 ),
        .I4(sig_str_rst_i_2_n_0),
        .I5(\sig_register_array[0][1]_i_7_n_0 ),
        .O(\sig_register_array[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA3A0A3A3A0A0A0A0)) 
    \sig_register_array[0][5]_i_1 
       (.I0(\sig_register_array[0][5]_i_2_n_0 ),
        .I1(\sig_register_array[0][0]_i_3_n_0 ),
        .I2(\grxd.rx_fg_len_empty_d1_reg ),
        .I3(\sig_register_array[0][1]_i_4_n_0 ),
        .I4(s_axi_wdata[7]),
        .I5(\sig_register_array_reg[0][5]_0 ),
        .O(\sig_register_array_reg[0][5] ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFFFCFFFF)) 
    \sig_register_array[0][5]_i_2 
       (.I0(s_axi_wdata[7]),
        .I1(\sig_register_array[1][0]_i_4_n_0 ),
        .I2(sig_str_rst_i_2_n_0),
        .I3(s_axi_wdata_6_sn_1),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(\sig_register_array[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222F2FF22220200)) 
    \sig_register_array[0][7]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .I2(\sig_register_array[0][1]_i_4_n_0 ),
        .I3(s_axi_wdata[5]),
        .I4(\sig_register_array[0][0]_i_3_n_0 ),
        .I5(\sig_register_array_reg[0][7]_0 ),
        .O(\sig_register_array_reg[0][7] ));
  LUT5 #(
    .INIT(32'hFBFBFBF0)) 
    \sig_register_array[0][8]_i_1 
       (.I0(\sig_register_array[0][1]_i_4_n_0 ),
        .I1(s_axi_wdata[4]),
        .I2(\sig_register_array[0][0]_i_3_n_0 ),
        .I3(sig_rxd_reset),
        .I4(\sig_register_array_reg[0][8]_0 ),
        .O(\sig_register_array_reg[0][8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \sig_register_array[1][0]_i_1 
       (.I0(\sig_register_array[1][0]_i_3_n_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I4(\sig_register_array[1][0]_i_4_n_0 ),
        .I5(\sig_register_array[0][0]_i_3_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][0]_i_2 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[12]),
        .O(\sig_register_array_reg[1][0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_register_array[1][0]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(\sig_register_array[1][0]_i_5_n_0 ),
        .O(\sig_register_array[1][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \sig_register_array[1][0]_i_4 
       (.I0(IPIC_STATE_reg),
        .I1(IPIC_STATE),
        .I2(Bus_RNW_reg),
        .O(\sig_register_array[1][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_register_array[1][0]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I3(sig_str_rst_i_5_n_0),
        .I4(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .O(\sig_register_array[1][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][10]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[2]),
        .O(\sig_register_array_reg[1][0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][11]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[1]),
        .O(\sig_register_array_reg[1][0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][12]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[0]),
        .O(\sig_register_array_reg[1][0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][1]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[11]),
        .O(\sig_register_array_reg[1][0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][2]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[10]),
        .O(\sig_register_array_reg[1][0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][3]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[9]),
        .O(\sig_register_array_reg[1][0] [9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][4]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[8]),
        .O(\sig_register_array_reg[1][0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][5]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[7]),
        .O(\sig_register_array_reg[1][0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][6]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[6]),
        .O(\sig_register_array_reg[1][0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][7]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[5]),
        .O(\sig_register_array_reg[1][0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][8]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[4]),
        .O(\sig_register_array_reg[1][0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_register_array[1][9]_i_1 
       (.I0(Bus_RNW_reg),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I2(s_axi_wdata[3]),
        .O(\sig_register_array_reg[1][0] [3]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_rx_channel_reset_i_1
       (.I0(IPIC_STATE_reg),
        .I1(IPIC_STATE),
        .I2(Bus_RNW_reg),
        .I3(s_axi_wdata_6_sn_1),
        .I4(sig_rx_channel_reset_i_2_n_0),
        .I5(sig_rx_channel_reset_i_3_n_0),
        .O(sig_rx_channel_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_rx_channel_reset_i_2
       (.I0(sig_str_rst_i_5_n_0),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .O(sig_rx_channel_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    sig_rx_channel_reset_i_3
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I4(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .O(sig_rx_channel_reset_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    sig_str_rst_i_1
       (.I0(sig_str_rst_i_2_n_0),
        .I1(s_axi_wdata_6_sn_1),
        .I2(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I4(Bus_RNW_reg),
        .I5(IP2Bus_Error1_in),
        .O(sig_str_rst_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_str_rst_i_2
       (.I0(\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg ),
        .I2(sig_str_rst_i_5_n_0),
        .I3(sig_str_rst_i_6_n_0),
        .I4(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I5(\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg ),
        .O(sig_str_rst_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_str_rst_i_5
       (.I0(\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg ),
        .I3(\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg ),
        .O(sig_str_rst_i_5_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_str_rst_i_6
       (.I0(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(sig_str_rst_i_6_n_0));
endmodule

(* C_AXI4_BASEADDR = "1078263808" *) (* C_AXI4_HIGHADDR = "1078329343" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "4" *) (* C_AXIS_TUSER_WIDTH = "4" *) (* C_BASEADDR = "1078198272" *) 
(* C_DATA_INTERFACE_TYPE = "1" *) (* C_FAMILY = "zynq" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TSTRB = "0" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_HIGHADDR = "1078263807" *) (* C_RX_FIFO_DEPTH = "32768" *) 
(* C_RX_FIFO_PE_THRESHOLD = "2" *) (* C_RX_FIFO_PF_THRESHOLD = "507" *) (* C_S_AXI4_DATA_WIDTH = "32" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "12" *) 
(* C_TX_FIFO_DEPTH = "512" *) (* C_TX_FIFO_PE_THRESHOLD = "2" *) (* C_TX_FIFO_PF_THRESHOLD = "507" *) 
(* C_USE_RX_CUT_THROUGH = "0" *) (* C_USE_RX_DATA = "1" *) (* C_USE_TX_CTRL = "0" *) 
(* C_USE_TX_CUT_THROUGH = "0" *) (* C_USE_TX_DATA = "0" *) (* ORIG_REF_NAME = "axi_fifo_mm_s" *) 
module red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s
   (interrupt,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi4_awid,
    s_axi4_awaddr,
    s_axi4_awlen,
    s_axi4_awsize,
    s_axi4_awburst,
    s_axi4_awlock,
    s_axi4_awcache,
    s_axi4_awprot,
    s_axi4_awvalid,
    s_axi4_awready,
    s_axi4_wdata,
    s_axi4_wstrb,
    s_axi4_wlast,
    s_axi4_wvalid,
    s_axi4_wready,
    s_axi4_bid,
    s_axi4_bresp,
    s_axi4_bvalid,
    s_axi4_bready,
    s_axi4_arid,
    s_axi4_araddr,
    s_axi4_arlen,
    s_axi4_arsize,
    s_axi4_arburst,
    s_axi4_arlock,
    s_axi4_arcache,
    s_axi4_arprot,
    s_axi4_arvalid,
    s_axi4_arready,
    s_axi4_rid,
    s_axi4_rdata,
    s_axi4_rresp,
    s_axi4_rlast,
    s_axi4_rvalid,
    s_axi4_rready,
    mm2s_prmry_reset_out_n,
    axi_str_txd_tvalid,
    axi_str_txd_tready,
    axi_str_txd_tlast,
    axi_str_txd_tkeep,
    axi_str_txd_tdata,
    axi_str_txd_tstrb,
    axi_str_txd_tdest,
    axi_str_txd_tid,
    axi_str_txd_tuser,
    mm2s_cntrl_reset_out_n,
    axi_str_txc_tvalid,
    axi_str_txc_tready,
    axi_str_txc_tlast,
    axi_str_txc_tkeep,
    axi_str_txc_tdata,
    axi_str_txc_tstrb,
    axi_str_txc_tdest,
    axi_str_txc_tid,
    axi_str_txc_tuser,
    s2mm_prmry_reset_out_n,
    axi_str_rxd_tvalid,
    axi_str_rxd_tready,
    axi_str_rxd_tlast,
    axi_str_rxd_tkeep,
    axi_str_rxd_tdata,
    axi_str_rxd_tstrb,
    axi_str_rxd_tdest,
    axi_str_rxd_tid,
    axi_str_rxd_tuser);
  output interrupt;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input [11:0]s_axi4_awid;
  input [31:0]s_axi4_awaddr;
  input [7:0]s_axi4_awlen;
  input [2:0]s_axi4_awsize;
  input [1:0]s_axi4_awburst;
  input s_axi4_awlock;
  input [3:0]s_axi4_awcache;
  input [2:0]s_axi4_awprot;
  input s_axi4_awvalid;
  output s_axi4_awready;
  input [31:0]s_axi4_wdata;
  input [3:0]s_axi4_wstrb;
  input s_axi4_wlast;
  input s_axi4_wvalid;
  output s_axi4_wready;
  output [11:0]s_axi4_bid;
  output [1:0]s_axi4_bresp;
  output s_axi4_bvalid;
  input s_axi4_bready;
  input [11:0]s_axi4_arid;
  input [31:0]s_axi4_araddr;
  input [7:0]s_axi4_arlen;
  input [2:0]s_axi4_arsize;
  input [1:0]s_axi4_arburst;
  input s_axi4_arlock;
  input [3:0]s_axi4_arcache;
  input [2:0]s_axi4_arprot;
  input s_axi4_arvalid;
  output s_axi4_arready;
  output [11:0]s_axi4_rid;
  output [31:0]s_axi4_rdata;
  output [1:0]s_axi4_rresp;
  output s_axi4_rlast;
  output s_axi4_rvalid;
  input s_axi4_rready;
  output mm2s_prmry_reset_out_n;
  output axi_str_txd_tvalid;
  input axi_str_txd_tready;
  output axi_str_txd_tlast;
  output [3:0]axi_str_txd_tkeep;
  output [31:0]axi_str_txd_tdata;
  output [3:0]axi_str_txd_tstrb;
  output [3:0]axi_str_txd_tdest;
  output [3:0]axi_str_txd_tid;
  output [3:0]axi_str_txd_tuser;
  output mm2s_cntrl_reset_out_n;
  output axi_str_txc_tvalid;
  input axi_str_txc_tready;
  output axi_str_txc_tlast;
  output [3:0]axi_str_txc_tkeep;
  output [31:0]axi_str_txc_tdata;
  output [3:0]axi_str_txc_tstrb;
  output [3:0]axi_str_txc_tdest;
  output [3:0]axi_str_txc_tid;
  output [3:0]axi_str_txc_tuser;
  output s2mm_prmry_reset_out_n;
  input axi_str_rxd_tvalid;
  output axi_str_rxd_tready;
  input axi_str_rxd_tlast;
  input [3:0]axi_str_rxd_tkeep;
  input [31:0]axi_str_rxd_tdata;
  input [3:0]axi_str_rxd_tstrb;
  input [3:0]axi_str_rxd_tdest;
  input [3:0]axi_str_rxd_tid;
  input [3:0]axi_str_rxd_tuser;

  wire \<const0> ;
  wire \<const1> ;
  wire COMP_IPIC2AXI_S_n_10;
  wire COMP_IPIC2AXI_S_n_11;
  wire COMP_IPIC2AXI_S_n_31;
  wire COMP_IPIC2AXI_S_n_4;
  wire COMP_IPIC2AXI_S_n_5;
  wire COMP_IPIC2AXI_S_n_54;
  wire COMP_IPIC2AXI_S_n_55;
  wire COMP_IPIC2AXI_S_n_56;
  wire COMP_IPIC2AXI_S_n_58;
  wire COMP_IPIC2AXI_S_n_59;
  wire COMP_IPIC2AXI_S_n_6;
  wire COMP_IPIC2AXI_S_n_60;
  wire COMP_IPIC2AXI_S_n_61;
  wire COMP_IPIC2AXI_S_n_62;
  wire COMP_IPIC2AXI_S_n_63;
  wire COMP_IPIC2AXI_S_n_64;
  wire COMP_IPIC2AXI_S_n_65;
  wire COMP_IPIC2AXI_S_n_66;
  wire COMP_IPIC2AXI_S_n_67;
  wire COMP_IPIC2AXI_S_n_68;
  wire COMP_IPIC2AXI_S_n_7;
  wire COMP_IPIC2AXI_S_n_8;
  wire COMP_IPIC2AXI_S_n_9;
  wire COMP_IPIF_n_10;
  wire COMP_IPIF_n_11;
  wire COMP_IPIF_n_12;
  wire COMP_IPIF_n_13;
  wire COMP_IPIF_n_14;
  wire COMP_IPIF_n_15;
  wire COMP_IPIF_n_16;
  wire COMP_IPIF_n_17;
  wire COMP_IPIF_n_18;
  wire COMP_IPIF_n_19;
  wire COMP_IPIF_n_42;
  wire COMP_IPIF_n_43;
  wire COMP_IPIF_n_44;
  wire COMP_IPIF_n_58;
  wire COMP_IPIF_n_6;
  wire COMP_IPIF_n_8;
  wire COMP_IPIF_n_9;
  wire IP2Bus_Error;
  wire IP2Bus_Error1_in;
  wire IPIC_STATE;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr ;
  wire \I_SLAVE_ATTACHMENT/start2 ;
  wire axi4_rvalid_int;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire \gaxif.COMP_AXI4_n_8 ;
  wire \gaxif.COMP_AXI4_n_9 ;
  wire interrupt;
  wire mm2s_prmry_reset_out_n;
  wire p_3_out;
  wire [20:2]p_4_out;
  wire [32:32]p_6_out;
  wire [15:0]p_7_out;
  wire s2mm_prmry_reset_out_n;
  wire [31:0]s_axi4_araddr;
  wire [11:0]s_axi4_arid;
  wire [7:0]s_axi4_arlen;
  wire s_axi4_arready;
  wire s_axi4_arvalid;
  wire [31:0]s_axi4_awaddr;
  wire [11:0]s_axi4_awid;
  wire [7:0]s_axi4_awlen;
  wire s_axi4_awready;
  wire s_axi4_awvalid;
  wire [11:0]s_axi4_bid;
  wire s_axi4_bready;
  wire s_axi4_bvalid;
  wire [31:0]s_axi4_rdata;
  wire [11:0]s_axi4_rid;
  wire s_axi4_rlast;
  wire s_axi4_rready;
  wire s_axi4_rvalid;
  wire s_axi4_wready;
  wire s_axi4_wvalid;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sig_Bus2IP_CS;
  wire sig_Bus2IP_Reset;
  wire [0:31]sig_IP2Bus_Data;
  wire sig_IP2Bus_Error;
  wire [3:29]sig_ip2bus_data;
  wire sig_rd_rlen;
  wire [0:12]\sig_register_array[1]_0 ;
  wire sig_rxd_reset;

  assign axi_str_txc_tdata[31] = \<const0> ;
  assign axi_str_txc_tdata[30] = \<const0> ;
  assign axi_str_txc_tdata[29] = \<const0> ;
  assign axi_str_txc_tdata[28] = \<const0> ;
  assign axi_str_txc_tdata[27] = \<const0> ;
  assign axi_str_txc_tdata[26] = \<const0> ;
  assign axi_str_txc_tdata[25] = \<const0> ;
  assign axi_str_txc_tdata[24] = \<const0> ;
  assign axi_str_txc_tdata[23] = \<const0> ;
  assign axi_str_txc_tdata[22] = \<const0> ;
  assign axi_str_txc_tdata[21] = \<const0> ;
  assign axi_str_txc_tdata[20] = \<const0> ;
  assign axi_str_txc_tdata[19] = \<const0> ;
  assign axi_str_txc_tdata[18] = \<const0> ;
  assign axi_str_txc_tdata[17] = \<const0> ;
  assign axi_str_txc_tdata[16] = \<const0> ;
  assign axi_str_txc_tdata[15] = \<const0> ;
  assign axi_str_txc_tdata[14] = \<const0> ;
  assign axi_str_txc_tdata[13] = \<const0> ;
  assign axi_str_txc_tdata[12] = \<const0> ;
  assign axi_str_txc_tdata[11] = \<const0> ;
  assign axi_str_txc_tdata[10] = \<const0> ;
  assign axi_str_txc_tdata[9] = \<const0> ;
  assign axi_str_txc_tdata[8] = \<const0> ;
  assign axi_str_txc_tdata[7] = \<const0> ;
  assign axi_str_txc_tdata[6] = \<const0> ;
  assign axi_str_txc_tdata[5] = \<const0> ;
  assign axi_str_txc_tdata[4] = \<const0> ;
  assign axi_str_txc_tdata[3] = \<const0> ;
  assign axi_str_txc_tdata[2] = \<const0> ;
  assign axi_str_txc_tdata[1] = \<const0> ;
  assign axi_str_txc_tdata[0] = \<const0> ;
  assign axi_str_txc_tdest[3] = \<const0> ;
  assign axi_str_txc_tdest[2] = \<const0> ;
  assign axi_str_txc_tdest[1] = \<const0> ;
  assign axi_str_txc_tdest[0] = \<const0> ;
  assign axi_str_txc_tid[3] = \<const0> ;
  assign axi_str_txc_tid[2] = \<const0> ;
  assign axi_str_txc_tid[1] = \<const0> ;
  assign axi_str_txc_tid[0] = \<const0> ;
  assign axi_str_txc_tkeep[3] = \<const1> ;
  assign axi_str_txc_tkeep[2] = \<const1> ;
  assign axi_str_txc_tkeep[1] = \<const1> ;
  assign axi_str_txc_tkeep[0] = \<const1> ;
  assign axi_str_txc_tlast = \<const0> ;
  assign axi_str_txc_tstrb[3] = \<const0> ;
  assign axi_str_txc_tstrb[2] = \<const0> ;
  assign axi_str_txc_tstrb[1] = \<const0> ;
  assign axi_str_txc_tstrb[0] = \<const0> ;
  assign axi_str_txc_tuser[3] = \<const0> ;
  assign axi_str_txc_tuser[2] = \<const0> ;
  assign axi_str_txc_tuser[1] = \<const0> ;
  assign axi_str_txc_tuser[0] = \<const0> ;
  assign axi_str_txc_tvalid = \<const0> ;
  assign axi_str_txd_tdata[31] = \<const0> ;
  assign axi_str_txd_tdata[30] = \<const0> ;
  assign axi_str_txd_tdata[29] = \<const0> ;
  assign axi_str_txd_tdata[28] = \<const0> ;
  assign axi_str_txd_tdata[27] = \<const0> ;
  assign axi_str_txd_tdata[26] = \<const0> ;
  assign axi_str_txd_tdata[25] = \<const0> ;
  assign axi_str_txd_tdata[24] = \<const0> ;
  assign axi_str_txd_tdata[23] = \<const0> ;
  assign axi_str_txd_tdata[22] = \<const0> ;
  assign axi_str_txd_tdata[21] = \<const0> ;
  assign axi_str_txd_tdata[20] = \<const0> ;
  assign axi_str_txd_tdata[19] = \<const0> ;
  assign axi_str_txd_tdata[18] = \<const0> ;
  assign axi_str_txd_tdata[17] = \<const0> ;
  assign axi_str_txd_tdata[16] = \<const0> ;
  assign axi_str_txd_tdata[15] = \<const0> ;
  assign axi_str_txd_tdata[14] = \<const0> ;
  assign axi_str_txd_tdata[13] = \<const0> ;
  assign axi_str_txd_tdata[12] = \<const0> ;
  assign axi_str_txd_tdata[11] = \<const0> ;
  assign axi_str_txd_tdata[10] = \<const0> ;
  assign axi_str_txd_tdata[9] = \<const0> ;
  assign axi_str_txd_tdata[8] = \<const0> ;
  assign axi_str_txd_tdata[7] = \<const0> ;
  assign axi_str_txd_tdata[6] = \<const0> ;
  assign axi_str_txd_tdata[5] = \<const0> ;
  assign axi_str_txd_tdata[4] = \<const0> ;
  assign axi_str_txd_tdata[3] = \<const0> ;
  assign axi_str_txd_tdata[2] = \<const0> ;
  assign axi_str_txd_tdata[1] = \<const0> ;
  assign axi_str_txd_tdata[0] = \<const0> ;
  assign axi_str_txd_tdest[3] = \<const0> ;
  assign axi_str_txd_tdest[2] = \<const0> ;
  assign axi_str_txd_tdest[1] = \<const0> ;
  assign axi_str_txd_tdest[0] = \<const0> ;
  assign axi_str_txd_tid[3] = \<const0> ;
  assign axi_str_txd_tid[2] = \<const0> ;
  assign axi_str_txd_tid[1] = \<const0> ;
  assign axi_str_txd_tid[0] = \<const0> ;
  assign axi_str_txd_tkeep[3] = \<const1> ;
  assign axi_str_txd_tkeep[2] = \<const1> ;
  assign axi_str_txd_tkeep[1] = \<const1> ;
  assign axi_str_txd_tkeep[0] = \<const1> ;
  assign axi_str_txd_tlast = \<const0> ;
  assign axi_str_txd_tstrb[3] = \<const0> ;
  assign axi_str_txd_tstrb[2] = \<const0> ;
  assign axi_str_txd_tstrb[1] = \<const0> ;
  assign axi_str_txd_tstrb[0] = \<const0> ;
  assign axi_str_txd_tuser[3] = \<const0> ;
  assign axi_str_txd_tuser[2] = \<const0> ;
  assign axi_str_txd_tuser[1] = \<const0> ;
  assign axi_str_txd_tuser[0] = \<const0> ;
  assign axi_str_txd_tvalid = \<const0> ;
  assign mm2s_cntrl_reset_out_n = \<const1> ;
  assign s_axi4_bresp[1] = \<const0> ;
  assign s_axi4_bresp[0] = \<const0> ;
  assign s_axi4_rresp[1] = \<const0> ;
  assign s_axi4_rresp[0] = \<const0> ;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  red_pitaya_ps_1_data_fifo_0_ipic2axi_s COMP_IPIC2AXI_S
       (.Bus_RNW_reg_reg(COMP_IPIF_n_44),
        .Bus_RNW_reg_reg_0({\sig_register_array[1]_0 [0],\sig_register_array[1]_0 [1],\sig_register_array[1]_0 [2],\sig_register_array[1]_0 [3],\sig_register_array[1]_0 [4],\sig_register_array[1]_0 [5],\sig_register_array[1]_0 [6],\sig_register_array[1]_0 [7],\sig_register_array[1]_0 [8],\sig_register_array[1]_0 [9],\sig_register_array[1]_0 [10],\sig_register_array[1]_0 [11],\sig_register_array[1]_0 [12]}),
        .D({sig_ip2bus_data[3],sig_ip2bus_data[4],sig_ip2bus_data[6],sig_ip2bus_data[9],sig_ip2bus_data[11],sig_ip2bus_data[12],sig_ip2bus_data[13],sig_ip2bus_data[16],sig_ip2bus_data[17],sig_ip2bus_data[18],sig_ip2bus_data[19],sig_ip2bus_data[20],sig_ip2bus_data[21],sig_ip2bus_data[22],sig_ip2bus_data[23],sig_ip2bus_data[24],sig_ip2bus_data[25],sig_ip2bus_data[26],sig_ip2bus_data[27],sig_ip2bus_data[28],sig_ip2bus_data[29]}),
        .E(COMP_IPIF_n_16),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (COMP_IPIF_n_8),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (COMP_IPIF_n_9),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] (COMP_IPIF_n_58),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 (COMP_IPIF_n_11),
        .\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 (COMP_IPIF_n_42),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (COMP_IPIF_n_43),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error1_in(IP2Bus_Error1_in),
        .IPIC_STATE(IPIC_STATE),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (COMP_IPIC2AXI_S_n_68),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (COMP_IPIF_n_17),
        .Q({p_4_out[20:18],p_4_out[15:2]}),
        .SR(COMP_IPIF_n_15),
        .SS(sig_Bus2IP_Reset),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .bus2ip_rnw_i_reg(COMP_IPIF_n_19),
        .bus2ip_rnw_i_reg_0(COMP_IPIF_n_18),
        .cs_ce_clr(\I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr ),
        .\gaxi_full_sm.r_valid_r1_reg (axi4_rvalid_int),
        .\gc1.count_d2_reg[8]_rep__0 (COMP_IPIC2AXI_S_n_31),
        .interrupt(interrupt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .out(p_3_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .\s_axi_rdata_i_reg[31] ({sig_IP2Bus_Data[0],sig_IP2Bus_Data[1],sig_IP2Bus_Data[2],sig_IP2Bus_Data[3],sig_IP2Bus_Data[4],sig_IP2Bus_Data[5],sig_IP2Bus_Data[6],sig_IP2Bus_Data[7],sig_IP2Bus_Data[8],sig_IP2Bus_Data[9],sig_IP2Bus_Data[10],sig_IP2Bus_Data[11],sig_IP2Bus_Data[12],sig_IP2Bus_Data[13],sig_IP2Bus_Data[14],sig_IP2Bus_Data[15],sig_IP2Bus_Data[16],sig_IP2Bus_Data[17],sig_IP2Bus_Data[18],sig_IP2Bus_Data[19],sig_IP2Bus_Data[20],sig_IP2Bus_Data[21],sig_IP2Bus_Data[22],sig_IP2Bus_Data[23],sig_IP2Bus_Data[24],sig_IP2Bus_Data[25],sig_IP2Bus_Data[26],sig_IP2Bus_Data[27],sig_IP2Bus_Data[28],sig_IP2Bus_Data[29],sig_IP2Bus_Data[30],sig_IP2Bus_Data[31]}),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .s_axi_wready(s_axi_wready),
        .sig_Bus2IP_CS(sig_Bus2IP_CS),
        .sig_IP2Bus_Error(sig_IP2Bus_Error),
        .\sig_ip2bus_data_reg[0]_0 (COMP_IPIC2AXI_S_n_4),
        .\sig_ip2bus_data_reg[1]_0 (COMP_IPIC2AXI_S_n_5),
        .\sig_ip2bus_data_reg[2]_0 (COMP_IPIC2AXI_S_n_6),
        .\sig_ip2bus_data_reg[3]_0 ({COMP_IPIC2AXI_S_n_58,COMP_IPIC2AXI_S_n_59,COMP_IPIC2AXI_S_n_60,COMP_IPIC2AXI_S_n_61,COMP_IPIC2AXI_S_n_62,COMP_IPIC2AXI_S_n_63}),
        .\sig_ip2bus_data_reg[5]_0 (COMP_IPIC2AXI_S_n_7),
        .\sig_ip2bus_data_reg[7]_0 (COMP_IPIC2AXI_S_n_8),
        .\sig_ip2bus_data_reg[8]_0 (COMP_IPIC2AXI_S_n_9),
        .sig_rd_rlen(sig_rd_rlen),
        .\sig_register_array_reg[0][0]_0 (COMP_IPIF_n_6),
        .\sig_register_array_reg[0][11]_0 (COMP_IPIC2AXI_S_n_10),
        .\sig_register_array_reg[0][11]_1 (COMP_IPIC2AXI_S_n_66),
        .\sig_register_array_reg[0][11]_2 (COMP_IPIF_n_13),
        .\sig_register_array_reg[0][12]_0 (COMP_IPIC2AXI_S_n_11),
        .\sig_register_array_reg[0][12]_1 (COMP_IPIC2AXI_S_n_67),
        .\sig_register_array_reg[0][12]_2 (COMP_IPIF_n_14),
        .\sig_register_array_reg[0][1]_0 (COMP_IPIC2AXI_S_n_56),
        .\sig_register_array_reg[0][2]_0 (COMP_IPIC2AXI_S_n_64),
        .\sig_register_array_reg[0][5]_0 (COMP_IPIC2AXI_S_n_65),
        .\sig_register_array_reg[0][5]_1 (COMP_IPIF_n_10),
        .\sig_register_array_reg[0][8]_0 (COMP_IPIF_n_12),
        .sig_rxd_reset(sig_rxd_reset),
        .sig_str_rst_reg_0(COMP_IPIC2AXI_S_n_54),
        .sig_str_rst_reg_1(COMP_IPIC2AXI_S_n_55),
        .start2(\I_SLAVE_ATTACHMENT/start2 ));
  red_pitaya_ps_1_data_fifo_0_axi_lite_ipif COMP_IPIF
       (.D({sig_ip2bus_data[3],sig_ip2bus_data[4],sig_ip2bus_data[6],sig_ip2bus_data[9],sig_ip2bus_data[11],sig_ip2bus_data[12],sig_ip2bus_data[13],sig_ip2bus_data[16],sig_ip2bus_data[17],sig_ip2bus_data[18],sig_ip2bus_data[19],sig_ip2bus_data[20],sig_ip2bus_data[21],sig_ip2bus_data[22],sig_ip2bus_data[23],sig_ip2bus_data[24],sig_ip2bus_data[25],sig_ip2bus_data[26],sig_ip2bus_data[27],sig_ip2bus_data[28],sig_ip2bus_data[29]}),
        .E(COMP_IPIF_n_16),
        .IP2Bus_Error(IP2Bus_Error),
        .IP2Bus_Error1_in(IP2Bus_Error1_in),
        .IP2Bus_RdAck_reg(COMP_IPIF_n_18),
        .IP2Bus_WrAck_reg(COMP_IPIF_n_19),
        .IP2Bus_WrAck_reg_0(COMP_IPIC2AXI_S_n_68),
        .IPIC_STATE(IPIC_STATE),
        .Q({p_4_out[20:18],p_4_out[15:2]}),
        .SR(COMP_IPIF_n_15),
        .SS(sig_Bus2IP_Reset),
        .\count_reg[5] (COMP_IPIC2AXI_S_n_64),
        .cs_ce_clr(\I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxif.COMP_AXI4_n_9 ),
        .\gaxi_full_sm.r_valid_r1_reg_0 (\gaxif.COMP_AXI4_n_8 ),
        .\gpes.prog_empty_i_reg (COMP_IPIC2AXI_S_n_67),
        .\gpfs.prog_full_i_reg (COMP_IPIC2AXI_S_n_66),
        .\grxd.rx_fg_len_empty_d1_reg (COMP_IPIC2AXI_S_n_65),
        .out(p_3_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[5:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[5:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[31:19]),
        .\s_axi_wdata[6]_0 (COMP_IPIC2AXI_S_n_55),
        .s_axi_wdata_3_sp_1(COMP_IPIC2AXI_S_n_56),
        .s_axi_wdata_6_sp_1(COMP_IPIC2AXI_S_n_54),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .sig_Bus2IP_CS(sig_Bus2IP_CS),
        .sig_IP2Bus_Error(sig_IP2Bus_Error),
        .\sig_ip2bus_data_reg[0] ({sig_IP2Bus_Data[0],sig_IP2Bus_Data[1],sig_IP2Bus_Data[2],sig_IP2Bus_Data[3],sig_IP2Bus_Data[4],sig_IP2Bus_Data[5],sig_IP2Bus_Data[6],sig_IP2Bus_Data[7],sig_IP2Bus_Data[8],sig_IP2Bus_Data[9],sig_IP2Bus_Data[10],sig_IP2Bus_Data[11],sig_IP2Bus_Data[12],sig_IP2Bus_Data[13],sig_IP2Bus_Data[14],sig_IP2Bus_Data[15],sig_IP2Bus_Data[16],sig_IP2Bus_Data[17],sig_IP2Bus_Data[18],sig_IP2Bus_Data[19],sig_IP2Bus_Data[20],sig_IP2Bus_Data[21],sig_IP2Bus_Data[22],sig_IP2Bus_Data[23],sig_IP2Bus_Data[24],sig_IP2Bus_Data[25],sig_IP2Bus_Data[26],sig_IP2Bus_Data[27],sig_IP2Bus_Data[28],sig_IP2Bus_Data[29],sig_IP2Bus_Data[30],sig_IP2Bus_Data[31]}),
        .\sig_ip2bus_data_reg[11] (COMP_IPIF_n_42),
        .\sig_ip2bus_data_reg[11]_0 (COMP_IPIF_n_43),
        .\sig_ip2bus_data_reg[16] (COMP_IPIF_n_44),
        .sig_rd_rlen(sig_rd_rlen),
        .\sig_register_array_reg[0][0] (COMP_IPIF_n_6),
        .\sig_register_array_reg[0][0]_0 (COMP_IPIC2AXI_S_n_4),
        .\sig_register_array_reg[0][11] (COMP_IPIF_n_13),
        .\sig_register_array_reg[0][11]_0 (COMP_IPIC2AXI_S_n_10),
        .\sig_register_array_reg[0][12] (COMP_IPIF_n_14),
        .\sig_register_array_reg[0][12]_0 (COMP_IPIC2AXI_S_n_11),
        .\sig_register_array_reg[0][1] (COMP_IPIF_n_8),
        .\sig_register_array_reg[0][1]_0 (COMP_IPIC2AXI_S_n_5),
        .\sig_register_array_reg[0][2] (COMP_IPIF_n_9),
        .\sig_register_array_reg[0][2]_0 (COMP_IPIC2AXI_S_n_6),
        .\sig_register_array_reg[0][5] (COMP_IPIF_n_10),
        .\sig_register_array_reg[0][5]_0 (COMP_IPIC2AXI_S_n_7),
        .\sig_register_array_reg[0][7] (COMP_IPIF_n_11),
        .\sig_register_array_reg[0][7]_0 (COMP_IPIC2AXI_S_n_8),
        .\sig_register_array_reg[0][8] (COMP_IPIF_n_12),
        .\sig_register_array_reg[0][8]_0 (COMP_IPIC2AXI_S_n_9),
        .\sig_register_array_reg[1][0] ({\sig_register_array[1]_0 [0],\sig_register_array[1]_0 [1],\sig_register_array[1]_0 [2],\sig_register_array[1]_0 [3],\sig_register_array[1]_0 [4],\sig_register_array[1]_0 [5],\sig_register_array[1]_0 [6],\sig_register_array[1]_0 [7],\sig_register_array[1]_0 [8],\sig_register_array[1]_0 [9],\sig_register_array[1]_0 [10],\sig_register_array[1]_0 [11],\sig_register_array[1]_0 [12]}),
        .\sig_register_array_reg[1][3] ({COMP_IPIC2AXI_S_n_58,COMP_IPIC2AXI_S_n_59,COMP_IPIC2AXI_S_n_60,COMP_IPIC2AXI_S_n_61,COMP_IPIC2AXI_S_n_62,COMP_IPIC2AXI_S_n_63}),
        .sig_rx_channel_reset_reg(COMP_IPIF_n_17),
        .sig_rx_channel_reset_reg_0(COMP_IPIC2AXI_S_n_31),
        .sig_rxd_reset(sig_rxd_reset),
        .sig_str_rst_reg(COMP_IPIF_n_58),
        .start2(\I_SLAVE_ATTACHMENT/start2 ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  red_pitaya_ps_1_data_fifo_0_axi_wrapper \gaxif.COMP_AXI4 
       (.SS(sig_Bus2IP_Reset),
        .\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1] (s_axi4_bvalid),
        .out(axi4_rvalid_int),
        .s_axi4_araddr(s_axi4_araddr),
        .s_axi4_arid(s_axi4_arid),
        .s_axi4_arlen(s_axi4_arlen),
        .s_axi4_arready(s_axi4_arready),
        .s_axi4_arvalid(s_axi4_arvalid),
        .s_axi4_awaddr(s_axi4_awaddr),
        .s_axi4_awid(s_axi4_awid),
        .s_axi4_awlen(s_axi4_awlen),
        .s_axi4_awready(s_axi4_awready),
        .s_axi4_awvalid(s_axi4_awvalid),
        .s_axi4_bid(s_axi4_bid),
        .s_axi4_bready(s_axi4_bready),
        .s_axi4_rid(s_axi4_rid),
        .s_axi4_rlast(s_axi4_rlast),
        .s_axi4_rready(s_axi4_rready),
        .s_axi4_rvalid(s_axi4_rvalid),
        .s_axi4_wready(s_axi4_wready),
        .s_axi4_wvalid(s_axi4_wvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_register_array_reg[0][1] (\gaxif.COMP_AXI4_n_8 ),
        .\sig_register_array_reg[0][2] (\gaxif.COMP_AXI4_n_9 ),
        .sig_rx_channel_reset_reg(COMP_IPIC2AXI_S_n_31));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module red_pitaya_ps_1_data_fifo_0_axi_lite_ipif
   (start2,
    s_axi_rresp,
    sig_Bus2IP_CS,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    \sig_register_array_reg[0][0] ,
    IP2Bus_Error,
    \sig_register_array_reg[0][1] ,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][7] ,
    \sig_register_array_reg[0][8] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    SR,
    E,
    sig_rx_channel_reset_reg,
    IP2Bus_RdAck_reg,
    IP2Bus_WrAck_reg,
    D,
    sig_rd_rlen,
    \sig_ip2bus_data_reg[11] ,
    \sig_ip2bus_data_reg[11]_0 ,
    \sig_ip2bus_data_reg[16] ,
    \sig_register_array_reg[1][0] ,
    sig_str_rst_reg,
    s_axi_rdata,
    SS,
    s_axi_aclk,
    cs_ce_clr,
    sig_IP2Bus_Error,
    s_axi_arvalid,
    IP2Bus_WrAck_reg_0,
    IP2Bus_Error1_in,
    \sig_register_array_reg[0][0]_0 ,
    s_axi_wdata,
    \sig_register_array_reg[0][1]_0 ,
    \sig_register_array_reg[0][2]_0 ,
    \grxd.rx_fg_len_empty_d1_reg ,
    \sig_register_array_reg[0][5]_0 ,
    \sig_register_array_reg[0][7]_0 ,
    sig_rxd_reset,
    \sig_register_array_reg[0][8]_0 ,
    \gpfs.prog_full_i_reg ,
    \sig_register_array_reg[0][11]_0 ,
    \gpes.prog_empty_i_reg ,
    \sig_register_array_reg[0][12]_0 ,
    s_axi_wready,
    s_axi_bready,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arready,
    \count_reg[5] ,
    \gaxi_full_sm.r_valid_r1_reg ,
    sig_rx_channel_reset_reg_0,
    \gaxi_full_sm.r_valid_r1_reg_0 ,
    p_6_out,
    IPIC_STATE,
    s_axi_aresetn,
    s_axi_wdata_6_sp_1,
    Q,
    \sig_register_array_reg[1][3] ,
    p_7_out,
    out,
    \s_axi_wdata[6]_0 ,
    s_axi_wdata_3_sp_1,
    s_axi_awaddr,
    s_axi_araddr,
    \sig_ip2bus_data_reg[0] );
  output start2;
  output [0:0]s_axi_rresp;
  output sig_Bus2IP_CS;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  output \sig_register_array_reg[0][0] ;
  output IP2Bus_Error;
  output \sig_register_array_reg[0][1] ;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][7] ;
  output \sig_register_array_reg[0][8] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output [0:0]SR;
  output [0:0]E;
  output sig_rx_channel_reset_reg;
  output IP2Bus_RdAck_reg;
  output IP2Bus_WrAck_reg;
  output [20:0]D;
  output sig_rd_rlen;
  output \sig_ip2bus_data_reg[11] ;
  output \sig_ip2bus_data_reg[11]_0 ;
  output \sig_ip2bus_data_reg[16] ;
  output [12:0]\sig_register_array_reg[1][0] ;
  output sig_str_rst_reg;
  output [31:0]s_axi_rdata;
  input [0:0]SS;
  input s_axi_aclk;
  input cs_ce_clr;
  input sig_IP2Bus_Error;
  input s_axi_arvalid;
  input IP2Bus_WrAck_reg_0;
  input IP2Bus_Error1_in;
  input \sig_register_array_reg[0][0]_0 ;
  input [12:0]s_axi_wdata;
  input \sig_register_array_reg[0][1]_0 ;
  input \sig_register_array_reg[0][2]_0 ;
  input \grxd.rx_fg_len_empty_d1_reg ;
  input \sig_register_array_reg[0][5]_0 ;
  input \sig_register_array_reg[0][7]_0 ;
  input sig_rxd_reset;
  input \sig_register_array_reg[0][8]_0 ;
  input \gpfs.prog_full_i_reg ;
  input \sig_register_array_reg[0][11]_0 ;
  input \gpes.prog_empty_i_reg ;
  input \sig_register_array_reg[0][12]_0 ;
  input s_axi_wready;
  input s_axi_bready;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arready;
  input \count_reg[5] ;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input sig_rx_channel_reset_reg_0;
  input \gaxi_full_sm.r_valid_r1_reg_0 ;
  input [0:0]p_6_out;
  input IPIC_STATE;
  input s_axi_aresetn;
  input s_axi_wdata_6_sp_1;
  input [16:0]Q;
  input [5:0]\sig_register_array_reg[1][3] ;
  input [15:0]p_7_out;
  input out;
  input \s_axi_wdata[6]_0 ;
  input s_axi_wdata_3_sp_1;
  input [3:0]s_axi_awaddr;
  input [3:0]s_axi_araddr;
  input [31:0]\sig_ip2bus_data_reg[0] ;

  wire [20:0]D;
  wire [0:0]E;
  wire IP2Bus_Error;
  wire IP2Bus_Error1_in;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_WrAck_reg;
  wire IP2Bus_WrAck_reg_0;
  wire IPIC_STATE;
  wire [16:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \count_reg[5] ;
  wire cs_ce_clr;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \gaxi_full_sm.r_valid_r1_reg_0 ;
  wire \gpes.prog_empty_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grxd.rx_fg_len_empty_d1_reg ;
  wire out;
  wire [0:0]p_6_out;
  wire [15:0]p_7_out;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [12:0]s_axi_wdata;
  wire \s_axi_wdata[6]_0 ;
  wire s_axi_wdata_3_sn_1;
  wire s_axi_wdata_6_sn_1;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sig_Bus2IP_CS;
  wire sig_IP2Bus_Error;
  wire [31:0]\sig_ip2bus_data_reg[0] ;
  wire \sig_ip2bus_data_reg[11] ;
  wire \sig_ip2bus_data_reg[11]_0 ;
  wire \sig_ip2bus_data_reg[16] ;
  wire sig_rd_rlen;
  wire \sig_register_array_reg[0][0] ;
  wire \sig_register_array_reg[0][0]_0 ;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][11]_0 ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][12]_0 ;
  wire \sig_register_array_reg[0][1] ;
  wire \sig_register_array_reg[0][1]_0 ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][2]_0 ;
  wire \sig_register_array_reg[0][5] ;
  wire \sig_register_array_reg[0][5]_0 ;
  wire \sig_register_array_reg[0][7] ;
  wire \sig_register_array_reg[0][7]_0 ;
  wire \sig_register_array_reg[0][8] ;
  wire \sig_register_array_reg[0][8]_0 ;
  wire [12:0]\sig_register_array_reg[1][0] ;
  wire [5:0]\sig_register_array_reg[1][3] ;
  wire sig_rx_channel_reset_reg;
  wire sig_rx_channel_reset_reg_0;
  wire sig_rxd_reset;
  wire sig_str_rst_reg;
  wire start2;

  assign s_axi_wdata_3_sn_1 = s_axi_wdata_3_sp_1;
  assign s_axi_wdata_6_sn_1 = s_axi_wdata_6_sp_1;
  red_pitaya_ps_1_data_fifo_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] (start2),
        .IP2Bus_Error1_in(IP2Bus_Error1_in),
        .IP2Bus_RdAck_reg(IP2Bus_RdAck_reg),
        .IP2Bus_WrAck_reg(IP2Bus_WrAck_reg),
        .IP2Bus_WrAck_reg_0(IP2Bus_WrAck_reg_0),
        .IPIC_STATE(IPIC_STATE),
        .IPIC_STATE_reg(sig_Bus2IP_CS),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .\count_reg[5] (\count_reg[5] ),
        .cs_ce_clr(cs_ce_clr),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\gaxi_full_sm.r_valid_r1_reg_0 (\gaxi_full_sm.r_valid_r1_reg_0 ),
        .\gpes.prog_empty_i_reg (\gpes.prog_empty_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grxd.rx_fg_len_empty_d1_reg (\grxd.rx_fg_len_empty_d1_reg ),
        .out(out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[6]_0 (\s_axi_wdata[6]_0 ),
        .s_axi_wdata_3_sp_1(s_axi_wdata_3_sn_1),
        .s_axi_wdata_6_sp_1(s_axi_wdata_6_sn_1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .sig_IP2Bus_Error(sig_IP2Bus_Error),
        .\sig_ip2bus_data_reg[0] (\sig_ip2bus_data_reg[0] ),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .\sig_ip2bus_data_reg[11]_0 (\sig_ip2bus_data_reg[11]_0 ),
        .\sig_ip2bus_data_reg[16] (\sig_ip2bus_data_reg[16] ),
        .sig_rd_rlen_reg(sig_rd_rlen),
        .\sig_register_array_reg[0][0] (\sig_register_array_reg[0][0] ),
        .\sig_register_array_reg[0][0]_0 (IP2Bus_Error),
        .\sig_register_array_reg[0][0]_1 (\sig_register_array_reg[0][0]_0 ),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][11]_0 (\sig_register_array_reg[0][11]_0 ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][12]_0 (\sig_register_array_reg[0][12]_0 ),
        .\sig_register_array_reg[0][1] (\sig_register_array_reg[0][1] ),
        .\sig_register_array_reg[0][1]_0 (\sig_register_array_reg[0][1]_0 ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][2]_0 (\sig_register_array_reg[0][2]_0 ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .\sig_register_array_reg[0][5]_0 (\sig_register_array_reg[0][5]_0 ),
        .\sig_register_array_reg[0][7] (\sig_register_array_reg[0][7] ),
        .\sig_register_array_reg[0][7]_0 (\sig_register_array_reg[0][7]_0 ),
        .\sig_register_array_reg[0][8] (\sig_register_array_reg[0][8] ),
        .\sig_register_array_reg[0][8]_0 (\sig_register_array_reg[0][8]_0 ),
        .\sig_register_array_reg[1][0] (\sig_register_array_reg[1][0] ),
        .\sig_register_array_reg[1][3] (\sig_register_array_reg[1][3] ),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg),
        .sig_rx_channel_reset_reg_0(sig_rx_channel_reset_reg_0),
        .sig_rxd_reset(sig_rxd_reset),
        .sig_str_rst_reg(sig_str_rst_reg));
endmodule

(* ORIG_REF_NAME = "axi_read_fsm" *) 
module red_pitaya_ps_1_data_fifo_0_axi_read_fsm
   (s_axi4_arready,
    E,
    out,
    SR,
    s_axi4_rvalid,
    s_axi4_rlast,
    \sig_register_array_reg[0][1] ,
    \sig_register_array_reg[0][2] ,
    D,
    \gaxi_full_sm.arlen_cntr_reg[2] ,
    \gaxi_full_sm.arlen_cntr_reg[6] ,
    \gaxi_full_sm.arlen_cntr_reg[0] ,
    s_axi_aclk,
    s_axi4_rready,
    sig_rx_channel_reset_reg,
    s_axi_aresetn,
    s_axi4_arlen_6_sp_1,
    s_axi4_arlen,
    Q,
    s_axi4_arlen_2_sp_1,
    \gaxi_full_sm.arlen_cntr_reg[2]_0 ,
    \gaxi_full_sm.arlen_cntr_reg[3] ,
    \gaxi_full_sm.arlen_cntr_reg[6]_0 ,
    s_axi4_araddr,
    s_axi4_arvalid);
  output s_axi4_arready;
  output [1:0]E;
  output out;
  output [0:0]SR;
  output s_axi4_rvalid;
  output s_axi4_rlast;
  output \sig_register_array_reg[0][1] ;
  output \sig_register_array_reg[0][2] ;
  output [7:0]D;
  output \gaxi_full_sm.arlen_cntr_reg[2] ;
  output \gaxi_full_sm.arlen_cntr_reg[6] ;
  output [0:0]\gaxi_full_sm.arlen_cntr_reg[0] ;
  input s_axi_aclk;
  input s_axi4_rready;
  input sig_rx_channel_reset_reg;
  input s_axi_aresetn;
  input s_axi4_arlen_6_sp_1;
  input [7:0]s_axi4_arlen;
  input [7:0]Q;
  input s_axi4_arlen_2_sp_1;
  input \gaxi_full_sm.arlen_cntr_reg[2]_0 ;
  input \gaxi_full_sm.arlen_cntr_reg[3] ;
  input \gaxi_full_sm.arlen_cntr_reg[6]_0 ;
  input [31:0]s_axi4_araddr;
  input s_axi4_arvalid;

  wire [7:0]D;
  wire [0:0]\^E ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \gaxi_full_sm.allowed_i_1_n_0 ;
  wire \gaxi_full_sm.allowed_reg_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[1]_i_3_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[2]_i_2_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[3]_i_2_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[4]_i_3_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[4]_i_4_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[5]_i_3_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[7]_i_3_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ;
  wire [0:0]\gaxi_full_sm.arlen_cntr_reg[0] ;
  wire \gaxi_full_sm.arlen_cntr_reg[2] ;
  wire \gaxi_full_sm.arlen_cntr_reg[2]_0 ;
  wire \gaxi_full_sm.arlen_cntr_reg[3] ;
  wire \gaxi_full_sm.arlen_cntr_reg[6] ;
  wire \gaxi_full_sm.arlen_cntr_reg[6]_0 ;
  wire \gaxi_full_sm.arready_int_i_2_n_0 ;
  wire \gaxi_full_sm.arready_int_i_3_n_0 ;
  wire \gaxi_full_sm.arready_int_i_4_n_0 ;
  wire \gaxi_full_sm.arready_int_i_5_n_0 ;
  wire \gaxi_full_sm.arready_int_i_6_n_0 ;
  wire \gaxi_full_sm.arready_int_i_7_n_0 ;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) wire \gaxi_full_sm.arready_int_reg_rep__0_n_0 ;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) wire \gaxi_full_sm.arready_int_reg_rep__1_n_0 ;
  wire \gaxi_full_sm.arready_int_rep_i_1__0_n_0 ;
  wire \gaxi_full_sm.arready_int_rep_i_1__1_n_0 ;
  wire \gaxi_full_sm.arready_int_rep_i_1_n_0 ;
  wire \gaxi_full_sm.outstanding_read_r_i_1_n_0 ;
  wire \gaxi_full_sm.present_state[0]_i_1__0_n_0 ;
  wire \gaxi_full_sm.present_state[0]_i_2__0_n_0 ;
  wire \gaxi_full_sm.present_state[1]_i_1__0_n_0 ;
  wire \gaxi_full_sm.present_state[1]_i_2__0_n_0 ;
  wire \gaxi_full_sm.r_last_r_i_1_n_0 ;
  wire \gaxi_full_sm.r_last_r_i_2_n_0 ;
  wire \gaxi_full_sm.r_last_r_i_3_n_0 ;
  wire \gaxi_full_sm.r_last_r_i_4_n_0 ;
  wire \gaxi_full_sm.r_valid_r1_i_1_n_0 ;
  wire \gaxi_full_sm.r_valid_r_i_1_n_0 ;
  wire outstanding_read_r;
  wire p_13_out;
  wire [1:0]present_state;
  wire r_valid_c;
  (* DONT_TOUCH *) wire r_valid_r1;
  wire [31:0]s_axi4_araddr;
  wire [7:0]s_axi4_arlen;
  wire s_axi4_arlen_2_sn_1;
  wire s_axi4_arlen_6_sn_1;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) wire s_axi4_arready;
  wire s_axi4_arvalid;
  wire s_axi4_rlast;
  wire s_axi4_rready;
  wire s_axi4_rvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_register_array_reg[0][1] ;
  wire \sig_register_array_reg[0][2] ;
  wire sig_rx_channel_reset_reg;

  assign E[1] = s_axi4_arready;
  assign E[0] = \^E [0];
  assign out = r_valid_r1;
  assign s_axi4_arlen_2_sn_1 = s_axi4_arlen_2_sp_1;
  assign s_axi4_arlen_6_sn_1 = s_axi4_arlen_6_sp_1;
  LUT1 #(
    .INIT(2'h1)) 
    IP2Bus_RdAck_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT5 #(
    .INIT(32'h00FF0080)) 
    \gaxi_full_sm.allowed_i_1 
       (.I0(s_axi4_rlast),
        .I1(s_axi4_rvalid),
        .I2(s_axi4_rready),
        .I3(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .I4(\gaxi_full_sm.allowed_reg_n_0 ),
        .O(\gaxi_full_sm.allowed_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.allowed_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.allowed_i_1_n_0 ),
        .Q(\gaxi_full_sm.allowed_reg_n_0 ),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000FFFF308A308A)) 
    \gaxi_full_sm.arlen_cntr[0]_i_1 
       (.I0(s_axi4_arlen_6_sn_1),
        .I1(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .I2(present_state[0]),
        .I3(s_axi4_arlen[0]),
        .I4(Q[0]),
        .I5(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD7D782828282D782)) 
    \gaxi_full_sm.arlen_cntr[1]_i_1 
       (.I0(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(s_axi4_arlen_2_sn_1),
        .I4(s_axi4_arlen[1]),
        .I5(\gaxi_full_sm.arlen_cntr[1]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \gaxi_full_sm.arlen_cntr[1]_i_3 
       (.I0(s_axi4_arlen[0]),
        .I1(present_state[0]),
        .I2(s_axi4_rready),
        .I3(s_axi4_rvalid),
        .O(\gaxi_full_sm.arlen_cntr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D00D)) 
    \gaxi_full_sm.arlen_cntr[2]_i_1 
       (.I0(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .I1(present_state[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\gaxi_full_sm.arlen_cntr[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000A9A9A9A8)) 
    \gaxi_full_sm.arlen_cntr[2]_i_2 
       (.I0(s_axi4_arlen[2]),
        .I1(s_axi4_arlen[1]),
        .I2(\gaxi_full_sm.arlen_cntr[1]_i_3_n_0 ),
        .I3(s_axi4_arlen[3]),
        .I4(\gaxi_full_sm.arlen_cntr_reg[2] ),
        .I5(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .O(\gaxi_full_sm.arlen_cntr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888882)) 
    \gaxi_full_sm.arlen_cntr[3]_i_1 
       (.I0(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\gaxi_full_sm.arlen_cntr[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000AAA9AAA8)) 
    \gaxi_full_sm.arlen_cntr[3]_i_2 
       (.I0(s_axi4_arlen[3]),
        .I1(s_axi4_arlen[1]),
        .I2(s_axi4_arlen[2]),
        .I3(\gaxi_full_sm.arlen_cntr[1]_i_3_n_0 ),
        .I4(\gaxi_full_sm.arlen_cntr_reg[2] ),
        .I5(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .O(\gaxi_full_sm.arlen_cntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD78282FFD7828282)) 
    \gaxi_full_sm.arlen_cntr[4]_i_1 
       (.I0(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\gaxi_full_sm.arlen_cntr_reg[2]_0 ),
        .I3(\gaxi_full_sm.arlen_cntr[4]_i_3_n_0 ),
        .I4(s_axi4_arlen[4]),
        .I5(\gaxi_full_sm.arlen_cntr[4]_i_4_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \gaxi_full_sm.arlen_cntr[4]_i_3 
       (.I0(s_axi4_arlen[3]),
        .I1(s_axi4_arlen[1]),
        .I2(s_axi4_arlen[2]),
        .I3(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .I4(present_state[0]),
        .I5(s_axi4_arlen[0]),
        .O(\gaxi_full_sm.arlen_cntr[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \gaxi_full_sm.arlen_cntr[4]_i_4 
       (.I0(s_axi4_arlen[5]),
        .I1(s_axi4_arlen[6]),
        .I2(s_axi4_arlen[7]),
        .I3(\gaxi_full_sm.arready_int_reg_rep__1_n_0 ),
        .I4(present_state[1]),
        .O(\gaxi_full_sm.arlen_cntr[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD00D)) 
    \gaxi_full_sm.arlen_cntr[5]_i_1 
       (.I0(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .I1(present_state[1]),
        .I2(Q[5]),
        .I3(\gaxi_full_sm.arlen_cntr_reg[3] ),
        .I4(\gaxi_full_sm.arlen_cntr[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000C9C9C9C8)) 
    \gaxi_full_sm.arlen_cntr[5]_i_3 
       (.I0(\gaxi_full_sm.arlen_cntr[4]_i_3_n_0 ),
        .I1(s_axi4_arlen[5]),
        .I2(s_axi4_arlen[4]),
        .I3(s_axi4_arlen[7]),
        .I4(s_axi4_arlen[6]),
        .I5(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .O(\gaxi_full_sm.arlen_cntr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD78282D7D7828282)) 
    \gaxi_full_sm.arlen_cntr[6]_i_1 
       (.I0(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .I1(Q[6]),
        .I2(\gaxi_full_sm.arlen_cntr_reg[6] ),
        .I3(\gaxi_full_sm.arlen_cntr[7]_i_3_n_0 ),
        .I4(s_axi4_arlen[6]),
        .I5(s_axi4_arlen[7]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gaxi_full_sm.arlen_cntr[6]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\gaxi_full_sm.arlen_cntr_reg[6] ));
  LUT6 #(
    .INIT(64'hE4E444E4FFFFFFFF)) 
    \gaxi_full_sm.arlen_cntr[7]_i_1 
       (.I0(present_state[1]),
        .I1(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .I2(present_state[0]),
        .I3(s_axi4_rvalid),
        .I4(s_axi4_rready),
        .I5(\gaxi_full_sm.r_last_r_i_2_n_0 ),
        .O(\gaxi_full_sm.arlen_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'hFF0000FFA8A8A8A8)) 
    \gaxi_full_sm.arlen_cntr[7]_i_2 
       (.I0(s_axi4_arlen[7]),
        .I1(s_axi4_arlen[6]),
        .I2(\gaxi_full_sm.arlen_cntr[7]_i_3_n_0 ),
        .I3(\gaxi_full_sm.arlen_cntr_reg[6]_0 ),
        .I4(Q[7]),
        .I5(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gaxi_full_sm.arlen_cntr[7]_i_3 
       (.I0(\gaxi_full_sm.arlen_cntr[1]_i_3_n_0 ),
        .I1(s_axi4_arlen[2]),
        .I2(s_axi4_arlen[1]),
        .I3(s_axi4_arlen[3]),
        .I4(s_axi4_arlen[5]),
        .I5(s_axi4_arlen[4]),
        .O(\gaxi_full_sm.arlen_cntr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gaxi_full_sm.arlen_cntr[7]_i_5 
       (.I0(present_state[1]),
        .I1(\gaxi_full_sm.arready_int_reg_rep__1_n_0 ),
        .O(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gaxi_full_sm.arready_int_i_1 
       (.I0(\gaxi_full_sm.arready_int_i_2_n_0 ),
        .I1(\gaxi_full_sm.arready_int_i_3_n_0 ),
        .I2(\gaxi_full_sm.arready_int_i_4_n_0 ),
        .I3(\gaxi_full_sm.arready_int_i_5_n_0 ),
        .I4(\gaxi_full_sm.arready_int_i_6_n_0 ),
        .I5(\gaxi_full_sm.arready_int_i_7_n_0 ),
        .O(p_13_out));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \gaxi_full_sm.arready_int_i_2 
       (.I0(\gaxi_full_sm.allowed_reg_n_0 ),
        .I1(s_axi4_araddr[31]),
        .I2(s_axi4_araddr[30]),
        .I3(s_axi4_araddr[29]),
        .I4(\gaxi_full_sm.arready_int_reg_rep__1_n_0 ),
        .I5(s_axi_aresetn),
        .O(\gaxi_full_sm.arready_int_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \gaxi_full_sm.arready_int_i_3 
       (.I0(s_axi4_araddr[19]),
        .I1(s_axi4_araddr[20]),
        .I2(s_axi4_araddr[18]),
        .I3(s_axi4_araddr[17]),
        .I4(s_axi4_araddr[21]),
        .I5(s_axi4_araddr[22]),
        .O(\gaxi_full_sm.arready_int_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gaxi_full_sm.arready_int_i_4 
       (.I0(s_axi4_araddr[1]),
        .I1(s_axi4_araddr[2]),
        .I2(s_axi4_arvalid),
        .I3(s_axi4_araddr[0]),
        .I4(s_axi4_araddr[4]),
        .I5(s_axi4_araddr[3]),
        .O(\gaxi_full_sm.arready_int_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gaxi_full_sm.arready_int_i_5 
       (.I0(s_axi4_araddr[25]),
        .I1(s_axi4_araddr[26]),
        .I2(s_axi4_araddr[23]),
        .I3(s_axi4_araddr[24]),
        .I4(s_axi4_araddr[28]),
        .I5(s_axi4_araddr[27]),
        .O(\gaxi_full_sm.arready_int_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gaxi_full_sm.arready_int_i_6 
       (.I0(s_axi4_araddr[7]),
        .I1(s_axi4_araddr[8]),
        .I2(s_axi4_araddr[5]),
        .I3(s_axi4_araddr[6]),
        .I4(s_axi4_araddr[10]),
        .I5(s_axi4_araddr[9]),
        .O(\gaxi_full_sm.arready_int_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \gaxi_full_sm.arready_int_i_7 
       (.I0(s_axi4_araddr[13]),
        .I1(s_axi4_araddr[14]),
        .I2(s_axi4_araddr[12]),
        .I3(s_axi4_araddr[11]),
        .I4(s_axi4_araddr[15]),
        .I5(s_axi4_araddr[16]),
        .O(\gaxi_full_sm.arready_int_i_7_n_0 ));
  (* ORIG_CELL_NAME = "gaxi_full_sm.arready_int_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arready_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_13_out),
        .Q(s_axi4_arready),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "gaxi_full_sm.arready_int_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arready_int_reg_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.arready_int_rep_i_1_n_0 ),
        .Q(\^E ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "gaxi_full_sm.arready_int_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arready_int_reg_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.arready_int_rep_i_1__0_n_0 ),
        .Q(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "gaxi_full_sm.arready_int_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arready_int_reg_rep__1 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.arready_int_rep_i_1__1_n_0 ),
        .Q(\gaxi_full_sm.arready_int_reg_rep__1_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gaxi_full_sm.arready_int_rep_i_1 
       (.I0(\gaxi_full_sm.arready_int_i_2_n_0 ),
        .I1(\gaxi_full_sm.arready_int_i_3_n_0 ),
        .I2(\gaxi_full_sm.arready_int_i_4_n_0 ),
        .I3(\gaxi_full_sm.arready_int_i_5_n_0 ),
        .I4(\gaxi_full_sm.arready_int_i_6_n_0 ),
        .I5(\gaxi_full_sm.arready_int_i_7_n_0 ),
        .O(\gaxi_full_sm.arready_int_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gaxi_full_sm.arready_int_rep_i_1__0 
       (.I0(\gaxi_full_sm.arready_int_i_2_n_0 ),
        .I1(\gaxi_full_sm.arready_int_i_3_n_0 ),
        .I2(\gaxi_full_sm.arready_int_i_4_n_0 ),
        .I3(\gaxi_full_sm.arready_int_i_5_n_0 ),
        .I4(\gaxi_full_sm.arready_int_i_6_n_0 ),
        .I5(\gaxi_full_sm.arready_int_i_7_n_0 ),
        .O(\gaxi_full_sm.arready_int_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gaxi_full_sm.arready_int_rep_i_1__1 
       (.I0(\gaxi_full_sm.arready_int_i_2_n_0 ),
        .I1(\gaxi_full_sm.arready_int_i_3_n_0 ),
        .I2(\gaxi_full_sm.arready_int_i_4_n_0 ),
        .I3(\gaxi_full_sm.arready_int_i_5_n_0 ),
        .I4(\gaxi_full_sm.arready_int_i_6_n_0 ),
        .I5(\gaxi_full_sm.arready_int_i_7_n_0 ),
        .O(\gaxi_full_sm.arready_int_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002200F00000)) 
    \gaxi_full_sm.outstanding_read_r_i_1 
       (.I0(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .I1(\gaxi_full_sm.present_state[0]_i_2__0_n_0 ),
        .I2(outstanding_read_r),
        .I3(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .I4(present_state[1]),
        .I5(present_state[0]),
        .O(\gaxi_full_sm.outstanding_read_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.outstanding_read_r_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.outstanding_read_r_i_1_n_0 ),
        .Q(outstanding_read_r),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFC8CC0000C8C8)) 
    \gaxi_full_sm.present_state[0]_i_1__0 
       (.I0(\gaxi_full_sm.present_state[0]_i_2__0_n_0 ),
        .I1(\gaxi_full_sm.arready_int_reg_rep__1_n_0 ),
        .I2(s_axi4_rready),
        .I3(s_axi4_rvalid),
        .I4(present_state[1]),
        .I5(present_state[0]),
        .O(\gaxi_full_sm.present_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gaxi_full_sm.present_state[0]_i_2__0 
       (.I0(s_axi4_arlen[2]),
        .I1(s_axi4_arlen[1]),
        .I2(s_axi4_arlen[3]),
        .I3(\gaxi_full_sm.arlen_cntr_reg[2] ),
        .I4(s_axi4_arlen[0]),
        .O(\gaxi_full_sm.present_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBABAAABABABAAA)) 
    \gaxi_full_sm.present_state[1]_i_1__0 
       (.I0(\gaxi_full_sm.present_state[1]_i_2__0_n_0 ),
        .I1(s_axi4_rready),
        .I2(s_axi4_rvalid),
        .I3(present_state[0]),
        .I4(present_state[1]),
        .I5(\gaxi_full_sm.r_last_r_i_2_n_0 ),
        .O(\gaxi_full_sm.present_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h50FF500050115000)) 
    \gaxi_full_sm.present_state[1]_i_2__0 
       (.I0(present_state[0]),
        .I1(s_axi4_rready),
        .I2(outstanding_read_r),
        .I3(present_state[1]),
        .I4(\gaxi_full_sm.arready_int_reg_rep__1_n_0 ),
        .I5(\gaxi_full_sm.present_state[0]_i_2__0_n_0 ),
        .O(\gaxi_full_sm.present_state[1]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.present_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.present_state[0]_i_1__0_n_0 ),
        .Q(present_state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.present_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.present_state[1]_i_1__0_n_0 ),
        .Q(present_state[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \gaxi_full_sm.r_last_r_i_1 
       (.I0(\gaxi_full_sm.r_last_r_i_2_n_0 ),
        .I1(present_state[0]),
        .I2(present_state[1]),
        .I3(\gaxi_full_sm.r_last_r_i_3_n_0 ),
        .I4(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .I5(s_axi4_rlast),
        .O(\gaxi_full_sm.r_last_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gaxi_full_sm.r_last_r_i_2 
       (.I0(Q[7]),
        .I1(\gaxi_full_sm.arlen_cntr_reg[6] ),
        .I2(Q[6]),
        .I3(s_axi4_rready),
        .O(\gaxi_full_sm.r_last_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40404040404040FF)) 
    \gaxi_full_sm.r_last_r_i_3 
       (.I0(\gaxi_full_sm.r_last_r_i_4_n_0 ),
        .I1(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .I2(outstanding_read_r),
        .I3(\gaxi_full_sm.arlen_cntr[4]_i_3_n_0 ),
        .I4(\gaxi_full_sm.arlen_cntr_reg[2] ),
        .I5(\gaxi_full_sm.arlen_cntr[7]_i_5_n_0 ),
        .O(\gaxi_full_sm.r_last_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gaxi_full_sm.r_last_r_i_4 
       (.I0(present_state[0]),
        .I1(present_state[1]),
        .O(\gaxi_full_sm.r_last_r_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxi_full_sm.r_last_r_i_5 
       (.I0(s_axi4_arlen[5]),
        .I1(s_axi4_arlen[4]),
        .I2(s_axi4_arlen[7]),
        .I3(s_axi4_arlen[6]),
        .O(\gaxi_full_sm.arlen_cntr_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.r_last_r_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.r_last_r_i_1_n_0 ),
        .Q(s_axi4_rlast),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \gaxi_full_sm.r_valid_r1_i_1 
       (.I0(s_axi4_rready),
        .I1(s_axi4_rvalid),
        .O(\gaxi_full_sm.r_valid_r1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC8CFC800C8FFC800)) 
    \gaxi_full_sm.r_valid_r1_i_2 
       (.I0(outstanding_read_r),
        .I1(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .I2(present_state[0]),
        .I3(present_state[1]),
        .I4(\gaxi_full_sm.arready_int_reg_rep__0_n_0 ),
        .I5(\gaxi_full_sm.present_state[0]_i_2__0_n_0 ),
        .O(r_valid_c));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.r_valid_r1_reg 
       (.C(s_axi_aclk),
        .CE(\gaxi_full_sm.r_valid_r1_i_1_n_0 ),
        .D(r_valid_c),
        .Q(r_valid_r1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gaxi_full_sm.r_valid_r_i_1 
       (.I0(r_valid_c),
        .I1(s_axi4_rready),
        .I2(s_axi4_rvalid),
        .O(\gaxi_full_sm.r_valid_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.r_valid_r_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.r_valid_r_i_1_n_0 ),
        .Q(s_axi4_rvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \sig_register_array[0][1]_i_5 
       (.I0(s_axi4_rready),
        .I1(r_valid_r1),
        .I2(sig_rx_channel_reset_reg),
        .O(\sig_register_array_reg[0][1] ));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_register_array[0][2]_i_3 
       (.I0(r_valid_r1),
        .I1(s_axi4_rready),
        .O(\sig_register_array_reg[0][2] ));
endmodule

(* ORIG_REF_NAME = "axi_read_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_axi_read_wrapper
   (s_axi4_arready,
    out,
    SR,
    s_axi4_rvalid,
    s_axi4_rlast,
    \sig_register_array_reg[0][1] ,
    \sig_register_array_reg[0][2] ,
    s_axi4_rid,
    s_axi_aclk,
    s_axi4_rready,
    sig_rx_channel_reset_reg,
    s_axi_aresetn,
    s_axi4_arlen,
    s_axi4_araddr,
    s_axi4_arvalid,
    s_axi4_arid);
  output s_axi4_arready;
  output out;
  output [0:0]SR;
  output s_axi4_rvalid;
  output s_axi4_rlast;
  output \sig_register_array_reg[0][1] ;
  output \sig_register_array_reg[0][2] ;
  output [11:0]s_axi4_rid;
  input s_axi_aclk;
  input s_axi4_rready;
  input sig_rx_channel_reset_reg;
  input s_axi_aresetn;
  input [7:0]s_axi4_arlen;
  input [31:0]s_axi4_araddr;
  input s_axi4_arvalid;
  input [11:0]s_axi4_arid;

  wire [0:0]SR;
  wire [7:0]arlen_cntr;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) wire arready_int;
  wire axi_read_fsm_n_10;
  wire axi_read_fsm_n_11;
  wire axi_read_fsm_n_12;
  wire axi_read_fsm_n_13;
  wire axi_read_fsm_n_14;
  wire axi_read_fsm_n_15;
  wire axi_read_fsm_n_16;
  wire axi_read_fsm_n_17;
  wire axi_read_fsm_n_18;
  wire axi_read_fsm_n_19;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) wire axi_read_fsm_n_2;
  wire axi_read_fsm_n_9;
  wire \gaxi_full_sm.arlen_cntr[0]_i_2_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[1]_i_2_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[4]_i_2_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[5]_i_2_n_0 ;
  wire \gaxi_full_sm.arlen_cntr[7]_i_4_n_0 ;
  wire out;
  wire [31:0]s_axi4_araddr;
  wire [11:0]s_axi4_arid;
  wire [7:0]s_axi4_arlen;
  wire s_axi4_arready;
  wire s_axi4_arvalid;
  wire [11:0]s_axi4_rid;
  wire s_axi4_rlast;
  wire s_axi4_rready;
  wire s_axi4_rvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_register_array_reg[0][1] ;
  wire \sig_register_array_reg[0][2] ;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_axi_read_fsm axi_read_fsm
       (.D({axi_read_fsm_n_9,axi_read_fsm_n_10,axi_read_fsm_n_11,axi_read_fsm_n_12,axi_read_fsm_n_13,axi_read_fsm_n_14,axi_read_fsm_n_15,axi_read_fsm_n_16}),
        .E({arready_int,axi_read_fsm_n_2}),
        .Q(arlen_cntr),
        .SR(SR),
        .\gaxi_full_sm.arlen_cntr_reg[0] (axi_read_fsm_n_19),
        .\gaxi_full_sm.arlen_cntr_reg[2] (axi_read_fsm_n_17),
        .\gaxi_full_sm.arlen_cntr_reg[2]_0 (\gaxi_full_sm.arlen_cntr[4]_i_2_n_0 ),
        .\gaxi_full_sm.arlen_cntr_reg[3] (\gaxi_full_sm.arlen_cntr[5]_i_2_n_0 ),
        .\gaxi_full_sm.arlen_cntr_reg[6] (axi_read_fsm_n_18),
        .\gaxi_full_sm.arlen_cntr_reg[6]_0 (\gaxi_full_sm.arlen_cntr[7]_i_4_n_0 ),
        .out(out),
        .s_axi4_araddr(s_axi4_araddr),
        .s_axi4_arlen(s_axi4_arlen),
        .s_axi4_arlen_2_sp_1(\gaxi_full_sm.arlen_cntr[1]_i_2_n_0 ),
        .s_axi4_arlen_6_sp_1(\gaxi_full_sm.arlen_cntr[0]_i_2_n_0 ),
        .s_axi4_arready(s_axi4_arready),
        .s_axi4_arvalid(s_axi4_arvalid),
        .s_axi4_rlast(s_axi4_rlast),
        .s_axi4_rready(s_axi4_rready),
        .s_axi4_rvalid(s_axi4_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_register_array_reg[0][1] (\sig_register_array_reg[0][1] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxi_full_sm.arlen_cntr[0]_i_2 
       (.I0(axi_read_fsm_n_17),
        .I1(s_axi4_arlen[3]),
        .I2(s_axi4_arlen[1]),
        .I3(s_axi4_arlen[2]),
        .O(\gaxi_full_sm.arlen_cntr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gaxi_full_sm.arlen_cntr[1]_i_2 
       (.I0(s_axi4_arlen[3]),
        .I1(s_axi4_arlen[5]),
        .I2(s_axi4_arlen[4]),
        .I3(s_axi4_arlen[7]),
        .I4(s_axi4_arlen[6]),
        .I5(s_axi4_arlen[2]),
        .O(\gaxi_full_sm.arlen_cntr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxi_full_sm.arlen_cntr[4]_i_2 
       (.I0(arlen_cntr[2]),
        .I1(arlen_cntr[0]),
        .I2(arlen_cntr[1]),
        .I3(arlen_cntr[3]),
        .O(\gaxi_full_sm.arlen_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gaxi_full_sm.arlen_cntr[5]_i_2 
       (.I0(arlen_cntr[3]),
        .I1(arlen_cntr[1]),
        .I2(arlen_cntr[0]),
        .I3(arlen_cntr[2]),
        .I4(arlen_cntr[4]),
        .O(\gaxi_full_sm.arlen_cntr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gaxi_full_sm.arlen_cntr[7]_i_4 
       (.I0(axi_read_fsm_n_18),
        .I1(arlen_cntr[6]),
        .O(\gaxi_full_sm.arlen_cntr[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gaxi_full_sm.arlen_cntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_16),
        .Q(arlen_cntr[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_15),
        .Q(arlen_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_14),
        .Q(arlen_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_13),
        .Q(arlen_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_12),
        .Q(arlen_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_11),
        .Q(arlen_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_10),
        .Q(arlen_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.arlen_cntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_19),
        .D(axi_read_fsm_n_9),
        .Q(arlen_cntr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_2),
        .D(s_axi4_arid[0]),
        .Q(s_axi4_rid[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[10] 
       (.C(s_axi_aclk),
        .CE(arready_int),
        .D(s_axi4_arid[10]),
        .Q(s_axi4_rid[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[11] 
       (.C(s_axi_aclk),
        .CE(arready_int),
        .D(s_axi4_arid[11]),
        .Q(s_axi4_rid[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_2),
        .D(s_axi4_arid[1]),
        .Q(s_axi4_rid[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_2),
        .D(s_axi4_arid[2]),
        .Q(s_axi4_rid[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_2),
        .D(s_axi4_arid[3]),
        .Q(s_axi4_rid[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_2),
        .D(s_axi4_arid[4]),
        .Q(s_axi4_rid[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_read_fsm_n_2),
        .D(s_axi4_arid[5]),
        .Q(s_axi4_rid[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[6] 
       (.C(s_axi_aclk),
        .CE(arready_int),
        .D(s_axi4_arid[6]),
        .Q(s_axi4_rid[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[7] 
       (.C(s_axi_aclk),
        .CE(arready_int),
        .D(s_axi4_arid[7]),
        .Q(s_axi4_rid[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[8] 
       (.C(s_axi_aclk),
        .CE(arready_int),
        .D(s_axi4_arid[8]),
        .Q(s_axi4_rid[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \grid.S_AXI_RID_reg[9] 
       (.C(s_axi_aclk),
        .CE(arready_int),
        .D(s_axi4_arid[9]),
        .Q(s_axi4_rid[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_axi_wrapper
   (s_axi4_arready,
    out,
    s_axi4_awready,
    SS,
    s_axi4_wready,
    \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1] ,
    s_axi4_rvalid,
    s_axi4_rlast,
    \sig_register_array_reg[0][1] ,
    \sig_register_array_reg[0][2] ,
    s_axi4_rid,
    s_axi4_bid,
    s_axi_aclk,
    s_axi4_rready,
    sig_rx_channel_reset_reg,
    s_axi_aresetn,
    s_axi4_wvalid,
    s_axi4_bready,
    s_axi4_awlen,
    s_axi4_awaddr,
    s_axi4_awvalid,
    s_axi4_arlen,
    s_axi4_araddr,
    s_axi4_arvalid,
    s_axi4_arid,
    s_axi4_awid);
  output s_axi4_arready;
  output out;
  output s_axi4_awready;
  output [0:0]SS;
  output s_axi4_wready;
  output \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1] ;
  output s_axi4_rvalid;
  output s_axi4_rlast;
  output \sig_register_array_reg[0][1] ;
  output \sig_register_array_reg[0][2] ;
  output [11:0]s_axi4_rid;
  output [11:0]s_axi4_bid;
  input s_axi_aclk;
  input s_axi4_rready;
  input sig_rx_channel_reset_reg;
  input s_axi_aresetn;
  input s_axi4_wvalid;
  input s_axi4_bready;
  input [7:0]s_axi4_awlen;
  input [31:0]s_axi4_awaddr;
  input s_axi4_awvalid;
  input [7:0]s_axi4_arlen;
  input [31:0]s_axi4_araddr;
  input s_axi4_arvalid;
  input [11:0]s_axi4_arid;
  input [11:0]s_axi4_awid;

  wire [0:0]SS;
  wire \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1] ;
  wire out;
  wire [31:0]s_axi4_araddr;
  wire [11:0]s_axi4_arid;
  wire [7:0]s_axi4_arlen;
  wire s_axi4_arready;
  wire s_axi4_arvalid;
  wire [31:0]s_axi4_awaddr;
  wire [11:0]s_axi4_awid;
  wire [7:0]s_axi4_awlen;
  wire s_axi4_awready;
  wire s_axi4_awvalid;
  wire [11:0]s_axi4_bid;
  wire s_axi4_bready;
  wire [11:0]s_axi4_rid;
  wire s_axi4_rlast;
  wire s_axi4_rready;
  wire s_axi4_rvalid;
  wire s_axi4_wready;
  wire s_axi4_wvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_register_array_reg[0][1] ;
  wire \sig_register_array_reg[0][2] ;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_axi_read_wrapper axi_rd_sm
       (.SR(SS),
        .out(out),
        .s_axi4_araddr(s_axi4_araddr),
        .s_axi4_arid(s_axi4_arid),
        .s_axi4_arlen(s_axi4_arlen),
        .s_axi4_arready(s_axi4_arready),
        .s_axi4_arvalid(s_axi4_arvalid),
        .s_axi4_rid(s_axi4_rid),
        .s_axi4_rlast(s_axi4_rlast),
        .s_axi4_rready(s_axi4_rready),
        .s_axi4_rvalid(s_axi4_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_register_array_reg[0][1] (\sig_register_array_reg[0][1] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg));
  red_pitaya_ps_1_data_fifo_0_axi_write_wrapper axi_wr_fsm
       (.SR(SS),
        .\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 (\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1] ),
        .s_axi4_awaddr(s_axi4_awaddr),
        .s_axi4_awid(s_axi4_awid),
        .s_axi4_awlen(s_axi4_awlen),
        .s_axi4_awready(s_axi4_awready),
        .s_axi4_awvalid(s_axi4_awvalid),
        .s_axi4_bid(s_axi4_bid),
        .s_axi4_bready(s_axi4_bready),
        .s_axi4_wready(s_axi4_wready),
        .s_axi4_wvalid(s_axi4_wvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_write_fsm" *) 
module red_pitaya_ps_1_data_fifo_0_axi_write_fsm
   (s_axi4_awready,
    s_axi4_wready,
    \gaxi_full_sm.w_ready_r_reg_0 ,
    D,
    E,
    I40,
    bvalid_c,
    \bvalid_count_r_reg[0] ,
    \bvalid_count_r_reg[0]_0 ,
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1] ,
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0] ,
    SR,
    s_axi_aclk,
    s_axi4_wvalid,
    s_axi4_bready,
    Q,
    \gaxif_wlast_gen.awlen_cntr_r_reg[2] ,
    s_axi4_awlen,
    \gaxif_wlast_gen.awlen_cntr_r_reg[5] ,
    \gaxif_wlast_gen.awlen_cntr_r_reg[0] ,
    \gaxif_wlast_gen.awlen_cntr_r_reg[1] ,
    \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0 ,
    \bvalid_count_r_reg[2] ,
    \gaxif_wlast_gen.awlen_cntr_r_reg[3] ,
    \bvalid_count_r_reg[2]_0 ,
    \bvalid_count_r_reg[1] ,
    \bvalid_count_r_reg[0]_1 ,
    s_axi4_awaddr,
    s_axi4_awvalid,
    \gaxi_bvalid_id_r.bvalid_r_reg ,
    ADDRD);
  output s_axi4_awready;
  output s_axi4_wready;
  output \gaxi_full_sm.w_ready_r_reg_0 ;
  output [7:0]D;
  output [0:0]E;
  output I40;
  output bvalid_c;
  output \bvalid_count_r_reg[0] ;
  output \bvalid_count_r_reg[0]_0 ;
  output \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1] ;
  output \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0] ;
  input [0:0]SR;
  input s_axi_aclk;
  input s_axi4_wvalid;
  input s_axi4_bready;
  input [7:0]Q;
  input \gaxif_wlast_gen.awlen_cntr_r_reg[2] ;
  input [7:0]s_axi4_awlen;
  input \gaxif_wlast_gen.awlen_cntr_r_reg[5] ;
  input \gaxif_wlast_gen.awlen_cntr_r_reg[0] ;
  input \gaxif_wlast_gen.awlen_cntr_r_reg[1] ;
  input \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0 ;
  input \bvalid_count_r_reg[2] ;
  input \gaxif_wlast_gen.awlen_cntr_r_reg[3] ;
  input \bvalid_count_r_reg[2]_0 ;
  input \bvalid_count_r_reg[1] ;
  input \bvalid_count_r_reg[0]_1 ;
  input [31:0]s_axi4_awaddr;
  input s_axi4_awvalid;
  input \gaxi_bvalid_id_r.bvalid_r_reg ;
  input [1:0]ADDRD;

  wire [1:0]ADDRD;
  wire [7:0]D;
  wire [0:0]E;
  wire I40;
  wire [7:0]Q;
  wire [0:0]SR;
  wire aw_ready_c;
  wire bvalid_c;
  wire \bvalid_count_r_reg[0] ;
  wire \bvalid_count_r_reg[0]_0 ;
  wire \bvalid_count_r_reg[0]_1 ;
  wire \bvalid_count_r_reg[1] ;
  wire \bvalid_count_r_reg[2] ;
  wire \bvalid_count_r_reg[2]_0 ;
  wire \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0] ;
  wire \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1] ;
  wire \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ;
  wire \gaxi_bvalid_id_r.bvalid_r_reg ;
  wire \gaxi_full_sm.aw_ready_r_i_10_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_11_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_12_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_2_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_4_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_5_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_6_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_7_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_8_n_0 ;
  wire \gaxi_full_sm.aw_ready_r_i_9_n_0 ;
  wire \gaxi_full_sm.present_state[0]_i_1_n_0 ;
  wire \gaxi_full_sm.present_state[0]_i_2_n_0 ;
  wire \gaxi_full_sm.present_state[0]_i_3_n_0 ;
  wire \gaxi_full_sm.present_state[1]_i_1_n_0 ;
  wire \gaxi_full_sm.present_state[1]_i_2_n_0 ;
  wire \gaxi_full_sm.w_ready_r_reg_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[1]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[6]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[7]_i_5_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r_reg[0] ;
  wire \gaxif_wlast_gen.awlen_cntr_r_reg[1] ;
  wire \gaxif_wlast_gen.awlen_cntr_r_reg[2] ;
  wire \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r_reg[3] ;
  wire \gaxif_wlast_gen.awlen_cntr_r_reg[5] ;
  wire [1:0]present_state;
  wire [31:0]s_axi4_awaddr;
  wire [7:0]s_axi4_awlen;
  wire s_axi4_awready;
  wire s_axi4_awvalid;
  wire s_axi4_bready;
  wire s_axi4_wready;
  wire s_axi4_wvalid;
  wire s_axi_aclk;
  wire w_ready_c;

  LUT6 #(
    .INIT(64'h33336664CCCC6664)) 
    \bvalid_count_r[0]_i_1 
       (.I0(\bvalid_count_r_reg[0] ),
        .I1(\bvalid_count_r_reg[0]_1 ),
        .I2(\bvalid_count_r_reg[1] ),
        .I3(\bvalid_count_r_reg[2]_0 ),
        .I4(\gaxi_bvalid_id_r.bvalid_r_reg ),
        .I5(bvalid_c),
        .O(\bvalid_count_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF9FFFFFFFF)) 
    \bvalid_count_r[2]_i_2 
       (.I0(present_state[0]),
        .I1(present_state[1]),
        .I2(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(s_axi4_wvalid),
        .O(\bvalid_count_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_i_1 
       (.I0(\gaxi_full_sm.aw_ready_r_i_2_n_0 ),
        .O(I40));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1 
       (.I0(bvalid_c),
        .I1(ADDRD[0]),
        .O(\gaxi_bid_gen.bvalid_wr_cnt_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_1 
       (.I0(ADDRD[0]),
        .I1(bvalid_c),
        .I2(ADDRD[1]),
        .O(\gaxi_bid_gen.bvalid_wr_cnt_r_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000600000000)) 
    \gaxi_bvalid_id_r.bvalid_d1_c_i_1 
       (.I0(present_state[1]),
        .I1(present_state[0]),
        .I2(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(s_axi4_wvalid),
        .O(bvalid_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gaxi_bvalid_id_r.bvalid_d1_c_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC202C202FE3EC202)) 
    \gaxi_full_sm.aw_ready_r_i_1 
       (.I0(\gaxi_full_sm.aw_ready_r_i_2_n_0 ),
        .I1(present_state[1]),
        .I2(present_state[0]),
        .I3(s_axi4_bready),
        .I4(\gaxi_full_sm.w_ready_r_reg_0 ),
        .I5(\gaxi_full_sm.aw_ready_r_i_4_n_0 ),
        .O(aw_ready_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \gaxi_full_sm.aw_ready_r_i_10 
       (.I0(s_axi4_awaddr[31]),
        .I1(s_axi4_awready),
        .I2(s_axi4_awaddr[29]),
        .I3(s_axi4_awaddr[30]),
        .I4(s_axi4_awvalid),
        .I5(s_axi4_awaddr[0]),
        .O(\gaxi_full_sm.aw_ready_r_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxi_full_sm.aw_ready_r_i_11 
       (.I0(s_axi4_awaddr[26]),
        .I1(s_axi4_awaddr[25]),
        .I2(s_axi4_awaddr[28]),
        .I3(s_axi4_awaddr[27]),
        .O(\gaxi_full_sm.aw_ready_r_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gaxi_full_sm.aw_ready_r_i_12 
       (.I0(s_axi4_awaddr[18]),
        .I1(s_axi4_awaddr[17]),
        .I2(s_axi4_awaddr[20]),
        .I3(s_axi4_awaddr[19]),
        .O(\gaxi_full_sm.aw_ready_r_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxi_full_sm.aw_ready_r_i_2 
       (.I0(\gaxi_full_sm.aw_ready_r_i_5_n_0 ),
        .I1(\gaxi_full_sm.aw_ready_r_i_6_n_0 ),
        .I2(\gaxi_full_sm.aw_ready_r_i_7_n_0 ),
        .I3(\gaxi_full_sm.aw_ready_r_i_8_n_0 ),
        .O(\gaxi_full_sm.aw_ready_r_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \gaxi_full_sm.aw_ready_r_i_3 
       (.I0(\bvalid_count_r_reg[2]_0 ),
        .I1(\bvalid_count_r_reg[1] ),
        .I2(\bvalid_count_r_reg[0]_1 ),
        .O(\gaxi_full_sm.w_ready_r_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gaxi_full_sm.aw_ready_r_i_4 
       (.I0(s_axi4_wvalid),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ),
        .O(\gaxi_full_sm.aw_ready_r_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gaxi_full_sm.aw_ready_r_i_5 
       (.I0(s_axi4_awaddr[7]),
        .I1(s_axi4_awaddr[8]),
        .I2(s_axi4_awaddr[5]),
        .I3(s_axi4_awaddr[6]),
        .I4(\gaxi_full_sm.aw_ready_r_i_9_n_0 ),
        .O(\gaxi_full_sm.aw_ready_r_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gaxi_full_sm.aw_ready_r_i_6 
       (.I0(\gaxi_full_sm.aw_ready_r_i_10_n_0 ),
        .I1(s_axi4_awaddr[3]),
        .I2(s_axi4_awaddr[4]),
        .I3(s_axi4_awaddr[1]),
        .I4(s_axi4_awaddr[2]),
        .O(\gaxi_full_sm.aw_ready_r_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \gaxi_full_sm.aw_ready_r_i_7 
       (.I0(s_axi4_awaddr[23]),
        .I1(s_axi4_awaddr[24]),
        .I2(s_axi4_awaddr[21]),
        .I3(s_axi4_awaddr[22]),
        .I4(\gaxi_full_sm.aw_ready_r_i_11_n_0 ),
        .O(\gaxi_full_sm.aw_ready_r_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \gaxi_full_sm.aw_ready_r_i_8 
       (.I0(s_axi4_awaddr[15]),
        .I1(s_axi4_awaddr[16]),
        .I2(s_axi4_awaddr[13]),
        .I3(s_axi4_awaddr[14]),
        .I4(\gaxi_full_sm.aw_ready_r_i_12_n_0 ),
        .O(\gaxi_full_sm.aw_ready_r_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxi_full_sm.aw_ready_r_i_9 
       (.I0(s_axi4_awaddr[10]),
        .I1(s_axi4_awaddr[9]),
        .I2(s_axi4_awaddr[12]),
        .I3(s_axi4_awaddr[11]),
        .O(\gaxi_full_sm.aw_ready_r_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.aw_ready_r_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aw_ready_c),
        .Q(s_axi4_awready),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
    \gaxi_full_sm.present_state[0]_i_1 
       (.I0(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .I1(s_axi4_wvalid),
        .I2(s_axi4_bready),
        .I3(present_state[1]),
        .I4(present_state[0]),
        .I5(\gaxi_full_sm.present_state[0]_i_3_n_0 ),
        .O(\gaxi_full_sm.present_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gaxi_full_sm.present_state[0]_i_2 
       (.I0(\gaxi_full_sm.aw_ready_r_i_8_n_0 ),
        .I1(\gaxi_full_sm.aw_ready_r_i_7_n_0 ),
        .I2(\gaxi_full_sm.aw_ready_r_i_6_n_0 ),
        .I3(\gaxi_full_sm.aw_ready_r_i_5_n_0 ),
        .I4(present_state[1]),
        .O(\gaxi_full_sm.present_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFFFEF000000)) 
    \gaxi_full_sm.present_state[0]_i_3 
       (.I0(Q[7]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ),
        .I2(\gaxi_full_sm.w_ready_r_reg_0 ),
        .I3(s_axi4_wvalid),
        .I4(present_state[1]),
        .I5(present_state[0]),
        .O(\gaxi_full_sm.present_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F003311)) 
    \gaxi_full_sm.present_state[1]_i_1 
       (.I0(\gaxi_full_sm.aw_ready_r_i_2_n_0 ),
        .I1(s_axi4_wvalid),
        .I2(s_axi4_bready),
        .I3(present_state[1]),
        .I4(present_state[0]),
        .I5(\gaxi_full_sm.present_state[1]_i_2_n_0 ),
        .O(\gaxi_full_sm.present_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020300)) 
    \gaxi_full_sm.present_state[1]_i_2 
       (.I0(s_axi4_wvalid),
        .I1(Q[7]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ),
        .I3(present_state[1]),
        .I4(present_state[0]),
        .I5(\gaxi_full_sm.w_ready_r_reg_0 ),
        .O(\gaxi_full_sm.present_state[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.present_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.present_state[0]_i_1_n_0 ),
        .Q(present_state[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.present_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_full_sm.present_state[1]_i_1_n_0 ),
        .Q(present_state[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00BAAA33)) 
    \gaxi_full_sm.w_ready_r_i_1 
       (.I0(\gaxi_full_sm.aw_ready_r_i_4_n_0 ),
        .I1(\gaxi_full_sm.aw_ready_r_i_2_n_0 ),
        .I2(\gaxi_full_sm.w_ready_r_reg_0 ),
        .I3(present_state[1]),
        .I4(present_state[0]),
        .O(w_ready_c));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_full_sm.w_ready_r_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(w_ready_c),
        .Q(s_axi4_wready),
        .R(SR));
  LUT6 #(
    .INIT(64'h00030000FFFFFFEC)) 
    \gaxif_wlast_gen.awlen_cntr_r[0]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg[2] ),
        .I1(\gaxi_full_sm.aw_ready_r_i_2_n_0 ),
        .I2(present_state[0]),
        .I3(present_state[1]),
        .I4(s_axi4_awlen[0]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEE)) 
    \gaxif_wlast_gen.awlen_cntr_r[1]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[1]_i_2_n_0 ),
        .I1(s_axi4_awlen[1]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0000000000FE00)) 
    \gaxif_wlast_gen.awlen_cntr_r[1]_i_2 
       (.I0(Q[3]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r_reg[5] ),
        .I2(Q[2]),
        .I3(present_state[0]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEE)) 
    \gaxif_wlast_gen.awlen_cntr_r[2]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0 ),
        .I1(s_axi4_awlen[2]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg[0] ),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF000F000F00000E0)) 
    \gaxif_wlast_gen.awlen_cntr_r[2]_i_2 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg[5] ),
        .I1(Q[3]),
        .I2(present_state[0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEE)) 
    \gaxif_wlast_gen.awlen_cntr_r[3]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0 ),
        .I1(s_axi4_awlen[3]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg[1] ),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C0C008)) 
    \gaxif_wlast_gen.awlen_cntr_r[3]_i_2 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg[5] ),
        .I1(present_state[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEA)) 
    \gaxif_wlast_gen.awlen_cntr_r[4]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0 ),
        .I1(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I2(s_axi4_awlen[4]),
        .I3(Q[4]),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg[2]_0 ),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAA0000FFAA0000A8)) 
    \gaxif_wlast_gen.awlen_cntr_r[4]_i_2 
       (.I0(present_state[0]),
        .I1(Q[5]),
        .I2(\bvalid_count_r_reg[2] ),
        .I3(\gaxif_wlast_gen.awlen_cntr_r_reg[2]_0 ),
        .I4(Q[4]),
        .I5(s_axi4_awlen[4]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEA)) 
    \gaxif_wlast_gen.awlen_cntr_r[5]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0 ),
        .I1(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I2(s_axi4_awlen[5]),
        .I3(Q[5]),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg[3] ),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hA00FA008)) 
    \gaxif_wlast_gen.awlen_cntr_r[5]_i_2 
       (.I0(present_state[0]),
        .I1(\bvalid_count_r_reg[2] ),
        .I2(\gaxif_wlast_gen.awlen_cntr_r_reg[3] ),
        .I3(Q[5]),
        .I4(s_axi4_awlen[5]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEE)) 
    \gaxif_wlast_gen.awlen_cntr_r[6]_i_1 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[6]_i_2_n_0 ),
        .I1(s_axi4_awlen[6]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h9989999900000000)) 
    \gaxif_wlast_gen.awlen_cntr_r[6]_i_2 
       (.I0(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\gaxi_full_sm.w_ready_r_reg_0 ),
        .I3(Q[7]),
        .I4(s_axi4_wvalid),
        .I5(present_state[0]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0FFF0FFF0F1F0)) 
    \gaxif_wlast_gen.awlen_cntr_r[7]_i_1 
       (.I0(Q[7]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I3(s_axi4_wvalid),
        .I4(present_state[0]),
        .I5(present_state[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFEAEAFFEAEAEAEA)) 
    \gaxif_wlast_gen.awlen_cntr_r[7]_i_2 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r[7]_i_5_n_0 ),
        .I1(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ),
        .I2(s_axi4_awlen[7]),
        .I3(\gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ),
        .I4(Q[7]),
        .I5(\gaxi_full_sm.present_state[0]_i_2_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gaxif_wlast_gen.awlen_cntr_r[7]_i_3 
       (.I0(\gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0 ),
        .I1(Q[6]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gaxif_wlast_gen.awlen_cntr_r[7]_i_4 
       (.I0(present_state[1]),
        .I1(present_state[0]),
        .I2(\gaxi_full_sm.aw_ready_r_i_8_n_0 ),
        .I3(\gaxi_full_sm.aw_ready_r_i_7_n_0 ),
        .I4(\gaxi_full_sm.aw_ready_r_i_6_n_0 ),
        .I5(\gaxi_full_sm.aw_ready_r_i_5_n_0 ),
        .O(\gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA0000FFAA00002A)) 
    \gaxif_wlast_gen.awlen_cntr_r[7]_i_5 
       (.I0(present_state[0]),
        .I1(\gaxi_full_sm.w_ready_r_reg_0 ),
        .I2(s_axi4_wvalid),
        .I3(\gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0 ),
        .I4(Q[7]),
        .I5(s_axi4_awlen[7]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[7]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_write_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_axi_write_wrapper
   (s_axi4_awready,
    s_axi4_wready,
    \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ,
    s_axi4_bid,
    SR,
    s_axi_aclk,
    s_axi4_wvalid,
    s_axi4_bready,
    s_axi4_awlen,
    s_axi4_awaddr,
    s_axi4_awvalid,
    s_axi4_awid,
    s_axi_aresetn);
  output s_axi4_awready;
  output s_axi4_wready;
  output \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ;
  output [11:0]s_axi4_bid;
  input [0:0]SR;
  input s_axi_aclk;
  input s_axi4_wvalid;
  input s_axi4_bready;
  input [7:0]s_axi4_awlen;
  input [31:0]s_axi4_awaddr;
  input s_axi4_awvalid;
  input [11:0]s_axi4_awid;
  input s_axi_aresetn;

  wire [1:0]CONV_INTEGER;
  wire [0:0]SR;
  wire axi_wr_fsm_n_11;
  wire axi_wr_fsm_n_12;
  wire axi_wr_fsm_n_14;
  wire axi_wr_fsm_n_15;
  wire axi_wr_fsm_n_16;
  wire axi_wr_fsm_n_17;
  wire axi_wr_fsm_n_2;
  wire bvalid_c;
  wire \bvalid_count_r[1]_i_1_n_0 ;
  wire \bvalid_count_r[2]_i_1_n_0 ;
  wire \bvalid_count_r[2]_i_3_n_0 ;
  wire \bvalid_count_r_reg_n_0_[0] ;
  wire \bvalid_count_r_reg_n_0_[1] ;
  wire \bvalid_count_r_reg_n_0_[2] ;
  wire bvalid_d1_c;
  wire [1:0]bvalid_rd_cnt_r;
  wire [1:0]bvalid_wr_cnt_r;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_0 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_1 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_2 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_3 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_4 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_5 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_0 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_1 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_2 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_3 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_4 ;
  wire \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_5 ;
  wire \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ;
  wire \gaxi_bvalid_id_r.bvalid_r_i_1_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[0]_i_2_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[2]_i_3_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[3]_i_3_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[3]_i_4_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[4]_i_3_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[5]_i_3_n_0 ;
  wire \gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0 ;
  wire [7:0]\gaxif_wlast_gen.awlen_cntr_r_reg__0 ;
  wire [7:0]p_0_in;
  wire [31:0]s_axi4_awaddr;
  wire [11:0]s_axi4_awid;
  wire [7:0]s_axi4_awlen;
  wire s_axi4_awready;
  wire s_axi4_awvalid;
  wire [11:0]s_axi4_bid;
  wire s_axi4_bready;
  wire s_axi4_wready;
  wire s_axi4_wvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_DOD_UNCONNECTED ;

  red_pitaya_ps_1_data_fifo_0_axi_write_fsm axi_wr_fsm
       (.ADDRD(bvalid_wr_cnt_r),
        .D(p_0_in),
        .E(axi_wr_fsm_n_11),
        .I40(axi_wr_fsm_n_12),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 ),
        .SR(SR),
        .bvalid_c(bvalid_c),
        .\bvalid_count_r_reg[0] (axi_wr_fsm_n_14),
        .\bvalid_count_r_reg[0]_0 (axi_wr_fsm_n_15),
        .\bvalid_count_r_reg[0]_1 (\bvalid_count_r_reg_n_0_[0] ),
        .\bvalid_count_r_reg[1] (\bvalid_count_r_reg_n_0_[1] ),
        .\bvalid_count_r_reg[2] (\gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0 ),
        .\bvalid_count_r_reg[2]_0 (\bvalid_count_r_reg_n_0_[2] ),
        .\gaxi_bid_gen.bvalid_wr_cnt_r_reg[0] (axi_wr_fsm_n_17),
        .\gaxi_bid_gen.bvalid_wr_cnt_r_reg[1] (axi_wr_fsm_n_16),
        .\gaxi_bvalid_id_r.bvalid_r_reg (\bvalid_count_r[2]_i_3_n_0 ),
        .\gaxi_full_sm.w_ready_r_reg_0 (axi_wr_fsm_n_2),
        .\gaxif_wlast_gen.awlen_cntr_r_reg[0] (\gaxif_wlast_gen.awlen_cntr_r[2]_i_3_n_0 ),
        .\gaxif_wlast_gen.awlen_cntr_r_reg[1] (\gaxif_wlast_gen.awlen_cntr_r[3]_i_3_n_0 ),
        .\gaxif_wlast_gen.awlen_cntr_r_reg[2] (\gaxif_wlast_gen.awlen_cntr_r[0]_i_2_n_0 ),
        .\gaxif_wlast_gen.awlen_cntr_r_reg[2]_0 (\gaxif_wlast_gen.awlen_cntr_r[4]_i_3_n_0 ),
        .\gaxif_wlast_gen.awlen_cntr_r_reg[3] (\gaxif_wlast_gen.awlen_cntr_r[5]_i_3_n_0 ),
        .\gaxif_wlast_gen.awlen_cntr_r_reg[5] (\gaxif_wlast_gen.awlen_cntr_r[3]_i_4_n_0 ),
        .s_axi4_awaddr(s_axi4_awaddr),
        .s_axi4_awlen(s_axi4_awlen),
        .s_axi4_awready(s_axi4_awready),
        .s_axi4_awvalid(s_axi4_awvalid),
        .s_axi4_bready(s_axi4_bready),
        .s_axi4_wready(s_axi4_wready),
        .s_axi4_wvalid(s_axi4_wvalid),
        .s_axi_aclk(s_axi_aclk));
  LUT6 #(
    .INIT(64'hBEBEFAF8F0F0D2D0)) 
    \bvalid_count_r[1]_i_1 
       (.I0(axi_wr_fsm_n_14),
        .I1(\bvalid_count_r_reg_n_0_[0] ),
        .I2(\bvalid_count_r_reg_n_0_[1] ),
        .I3(\bvalid_count_r_reg_n_0_[2] ),
        .I4(\bvalid_count_r[2]_i_3_n_0 ),
        .I5(bvalid_c),
        .O(\bvalid_count_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFC2FF80FF00FD00)) 
    \bvalid_count_r[2]_i_1 
       (.I0(axi_wr_fsm_n_14),
        .I1(\bvalid_count_r_reg_n_0_[0] ),
        .I2(\bvalid_count_r_reg_n_0_[1] ),
        .I3(\bvalid_count_r_reg_n_0_[2] ),
        .I4(\bvalid_count_r[2]_i_3_n_0 ),
        .I5(bvalid_c),
        .O(\bvalid_count_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bvalid_count_r[2]_i_3 
       (.I0(\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ),
        .I1(s_axi4_bready),
        .O(\bvalid_count_r[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_count_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wr_fsm_n_15),
        .Q(\bvalid_count_r_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_count_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_count_r[1]_i_1_n_0 ),
        .Q(\bvalid_count_r_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_count_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_count_r[2]_i_1_n_0 ),
        .Q(\bvalid_count_r_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_1 ),
        .Q(s_axi4_bid[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_5 ),
        .Q(s_axi4_bid[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_4 ),
        .Q(s_axi4_bid[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_0 ),
        .Q(s_axi4_bid[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_3 ),
        .Q(s_axi4_bid[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_2 ),
        .Q(s_axi4_bid[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_5 ),
        .Q(s_axi4_bid[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_4 ),
        .Q(s_axi4_bid[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_1 ),
        .Q(s_axi4_bid[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_0 ),
        .Q(s_axi4_bid[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_3 ),
        .Q(s_axi4_bid[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.S_AXI_BID_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_2 ),
        .Q(s_axi4_bid[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,CONV_INTEGER}),
        .ADDRB({1'b0,1'b0,1'b0,CONV_INTEGER}),
        .ADDRC({1'b0,1'b0,1'b0,CONV_INTEGER}),
        .ADDRD({1'b0,1'b0,1'b0,bvalid_wr_cnt_r}),
        .DIA(s_axi4_awid[1:0]),
        .DIB(s_axi4_awid[3:2]),
        .DIC(s_axi4_awid[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_0 ,\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_1 }),
        .DOB({\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_2 ,\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_3 }),
        .DOC({\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_4 ,\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_5 }),
        .DOD(\NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(s_axi_aclk),
        .WE(axi_wr_fsm_n_12));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,CONV_INTEGER}),
        .ADDRB({1'b0,1'b0,1'b0,CONV_INTEGER}),
        .ADDRC({1'b0,1'b0,1'b0,CONV_INTEGER}),
        .ADDRD({1'b0,1'b0,1'b0,bvalid_wr_cnt_r}),
        .DIA(s_axi4_awid[7:6]),
        .DIB(s_axi4_awid[9:8]),
        .DIC(s_axi4_awid[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_0 ,\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_1 }),
        .DOB({\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_2 ,\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_3 }),
        .DOC({\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_4 ,\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_5 }),
        .DOD(\NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(s_axi_aclk),
        .WE(axi_wr_fsm_n_12));
  LUT3 #(
    .INIT(8'h78)) 
    \gaxi_bid_gen.bvalid_rd_cnt_r[0]_i_1 
       (.I0(s_axi4_bready),
        .I1(\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ),
        .I2(bvalid_rd_cnt_r[0]),
        .O(CONV_INTEGER[0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \gaxi_bid_gen.bvalid_rd_cnt_r[1]_i_1 
       (.I0(bvalid_rd_cnt_r[0]),
        .I1(\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ),
        .I2(s_axi4_bready),
        .I3(bvalid_rd_cnt_r[1]),
        .O(CONV_INTEGER[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.bvalid_rd_cnt_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CONV_INTEGER[0]),
        .Q(bvalid_rd_cnt_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(CONV_INTEGER[1]),
        .Q(bvalid_rd_cnt_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wr_fsm_n_17),
        .Q(bvalid_wr_cnt_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wr_fsm_n_16),
        .Q(bvalid_wr_cnt_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bvalid_id_r.bvalid_d1_c_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_c),
        .Q(bvalid_d1_c),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    \gaxi_bvalid_id_r.bvalid_r_i_1 
       (.I0(\bvalid_count_r_reg_n_0_[1] ),
        .I1(\bvalid_count_r_reg_n_0_[2] ),
        .I2(s_axi4_bready),
        .I3(bvalid_d1_c),
        .I4(\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ),
        .O(\gaxi_bvalid_id_r.bvalid_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gaxi_bvalid_id_r.bvalid_r_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gaxi_bvalid_id_r.bvalid_r_i_1_n_0 ),
        .Q(\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gaxif_wlast_gen.awlen_cntr_r[0]_i_2 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [2]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [4]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0 ),
        .I3(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [5]),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [3]),
        .I5(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [1]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gaxif_wlast_gen.awlen_cntr_r[2]_i_3 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [0]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [1]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gaxif_wlast_gen.awlen_cntr_r[3]_i_3 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [1]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [0]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [2]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \gaxif_wlast_gen.awlen_cntr_r[3]_i_4 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [5]),
        .I1(axi_wr_fsm_n_2),
        .I2(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [7]),
        .I3(s_axi4_wvalid),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [6]),
        .I5(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [4]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gaxif_wlast_gen.awlen_cntr_r[4]_i_3 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [2]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [0]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [1]),
        .I3(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [3]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gaxif_wlast_gen.awlen_cntr_r[5]_i_3 
       (.I0(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [3]),
        .I1(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [1]),
        .I2(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [0]),
        .I3(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [2]),
        .I4(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [4]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF10FFFF)) 
    \gaxif_wlast_gen.awlen_cntr_r[5]_i_4 
       (.I0(\bvalid_count_r_reg_n_0_[2] ),
        .I1(\bvalid_count_r_reg_n_0_[1] ),
        .I2(\bvalid_count_r_reg_n_0_[0] ),
        .I3(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [7]),
        .I4(s_axi4_wvalid),
        .I5(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [6]),
        .O(\gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[0]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[1]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[2]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[3]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [3]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[4]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [4]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[5]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [5]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[6] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[6]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [6]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gaxif_wlast_gen.awlen_cntr_r_reg[7] 
       (.C(s_axi_aclk),
        .CE(axi_wr_fsm_n_11),
        .D(p_0_in[7]),
        .Q(\gaxif_wlast_gen.awlen_cntr_r_reg__0 [7]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axis_fg" *) 
module red_pitaya_ps_1_data_fifo_0_axis_fg
   (s2mm_prmry_reset_out_n,
    DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_2_out,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    s_axi4_rdata,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    sig_rx_channel_reset_reg,
    rx_fg_len_empty_d1,
    out,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    \grxd.fg_rxd_wr_length_reg[2]_1 );
  output s2mm_prmry_reset_out_n;
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_2_out;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input sig_rx_channel_reset_reg;
  input rx_fg_len_empty_d1;
  input out;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;

  wire Axi_Str_TxD_AReset;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire out;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out;
  wire p_9_out;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire s2mm_prmry_reset_out_n;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_ip2bus_data_reg[14] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rx_channel_reset_reg;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sync_areset_n;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1 COMP_FIFO
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .DI(DI),
        .O(O),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .sync_areset_n(sync_areset_n));
  LUT3 #(
    .INIT(8'h10)) 
    s2mm_prmry_reset_out_n_INST_0
       (.I0(sig_rx_channel_reset_reg),
        .I1(Axi_Str_TxD_AReset),
        .I2(s_axi_aresetn),
        .O(s2mm_prmry_reset_out_n));
  FDRE sync_areset_n_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s2mm_prmry_reset_out_n),
        .Q(sync_areset_n),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module red_pitaya_ps_1_data_fifo_0_fifo
   (s2mm_prmry_reset_out_n,
    DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_2_out,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    s_axi4_rdata,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    sig_rx_channel_reset_reg,
    rx_fg_len_empty_d1,
    out,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    \grxd.fg_rxd_wr_length_reg[2]_1 );
  output s2mm_prmry_reset_out_n;
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_2_out;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input sig_rx_channel_reset_reg;
  input rx_fg_len_empty_d1;
  input out;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;

  wire Axi_Str_TxD_AReset;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire out;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out;
  wire p_9_out;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire s2mm_prmry_reset_out_n;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_ip2bus_data_reg[14] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rx_channel_reset_reg;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;

  red_pitaya_ps_1_data_fifo_0_axis_fg \gfifo_gen.COMP_AXIS_FG_FIFO 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .DI(DI),
        .O(O),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1));
endmodule

(* ORIG_REF_NAME = "ipic2axi_s" *) 
module red_pitaya_ps_1_data_fifo_0_ipic2axi_s
   (s2mm_prmry_reset_out_n,
    out,
    sig_rxd_reset,
    p_6_out,
    \sig_ip2bus_data_reg[0]_0 ,
    \sig_ip2bus_data_reg[1]_0 ,
    \sig_ip2bus_data_reg[2]_0 ,
    \sig_ip2bus_data_reg[5]_0 ,
    \sig_ip2bus_data_reg[7]_0 ,
    \sig_ip2bus_data_reg[8]_0 ,
    \sig_register_array_reg[0][11]_0 ,
    \sig_register_array_reg[0][12]_0 ,
    s_axi_wready,
    s_axi_arready,
    p_7_out,
    IPIC_STATE,
    \gc1.count_d2_reg[8]_rep__0 ,
    sig_IP2Bus_Error,
    cs_ce_clr,
    IP2Bus_Error1_in,
    axi_str_rxd_tready,
    mm2s_prmry_reset_out_n,
    Q,
    sig_str_rst_reg_0,
    sig_str_rst_reg_1,
    \sig_register_array_reg[0][1]_0 ,
    interrupt,
    \sig_ip2bus_data_reg[3]_0 ,
    \sig_register_array_reg[0][2]_0 ,
    \sig_register_array_reg[0][5]_0 ,
    \sig_register_array_reg[0][11]_1 ,
    \sig_register_array_reg[0][12]_1 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    s_axi4_rdata,
    \s_axi_rdata_i_reg[31] ,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    SS,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ,
    SR,
    sig_rd_rlen,
    \sig_register_array_reg[0][0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    \sig_register_array_reg[0][5]_1 ,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ,
    \sig_register_array_reg[0][8]_0 ,
    \sig_register_array_reg[0][11]_2 ,
    \sig_register_array_reg[0][12]_2 ,
    bus2ip_rnw_i_reg,
    bus2ip_rnw_i_reg_0,
    sig_Bus2IP_CS,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    s_axi_aresetn,
    IP2Bus_Error,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    axi_str_rxd_tvalid,
    D,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    Bus_RNW_reg_reg,
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ,
    s_axi_wdata,
    start2,
    E,
    Bus_RNW_reg_reg_0);
  output s2mm_prmry_reset_out_n;
  output out;
  output sig_rxd_reset;
  output [0:0]p_6_out;
  output \sig_ip2bus_data_reg[0]_0 ;
  output \sig_ip2bus_data_reg[1]_0 ;
  output \sig_ip2bus_data_reg[2]_0 ;
  output \sig_ip2bus_data_reg[5]_0 ;
  output \sig_ip2bus_data_reg[7]_0 ;
  output \sig_ip2bus_data_reg[8]_0 ;
  output \sig_register_array_reg[0][11]_0 ;
  output \sig_register_array_reg[0][12]_0 ;
  output s_axi_wready;
  output s_axi_arready;
  output [15:0]p_7_out;
  output IPIC_STATE;
  output \gc1.count_d2_reg[8]_rep__0 ;
  output sig_IP2Bus_Error;
  output cs_ce_clr;
  output IP2Bus_Error1_in;
  output axi_str_rxd_tready;
  output mm2s_prmry_reset_out_n;
  output [16:0]Q;
  output sig_str_rst_reg_0;
  output sig_str_rst_reg_1;
  output \sig_register_array_reg[0][1]_0 ;
  output interrupt;
  output [5:0]\sig_ip2bus_data_reg[3]_0 ;
  output \sig_register_array_reg[0][2]_0 ;
  output \sig_register_array_reg[0][5]_0 ;
  output \sig_register_array_reg[0][11]_1 ;
  output \sig_register_array_reg[0][12]_1 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output [31:0]s_axi4_rdata;
  output [31:0]\s_axi_rdata_i_reg[31] ;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input [0:0]SS;
  input \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  input [0:0]SR;
  input sig_rd_rlen;
  input \sig_register_array_reg[0][0]_0 ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  input \sig_register_array_reg[0][5]_1 ;
  input \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  input \sig_register_array_reg[0][8]_0 ;
  input \sig_register_array_reg[0][11]_2 ;
  input \sig_register_array_reg[0][12]_2 ;
  input bus2ip_rnw_i_reg;
  input bus2ip_rnw_i_reg_0;
  input sig_Bus2IP_CS;
  input \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  input s_axi_aresetn;
  input IP2Bus_Error;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input axi_str_rxd_tvalid;
  input [20:0]D;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input Bus_RNW_reg_reg;
  input \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  input [7:0]s_axi_wdata;
  input start2;
  input [0:0]E;
  input [12:0]Bus_RNW_reg_reg_0;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg_reg;
  wire [12:0]Bus_RNW_reg_reg_0;
  wire [20:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire IP2Bus_Error1_in;
  wire IP2Bus_Error_i_1_n_0;
  wire IPIC_STATE;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [16:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire bus2ip_rnw_i_reg;
  wire bus2ip_rnw_i_reg_0;
  wire cs_ce_clr;
  wire [21:1]fg_rxd_wr_length;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \gc1.count_d2_reg[8]_rep__0 ;
  wire \grxd.COMP_RX_FIFO_n_19 ;
  wire \grxd.COMP_RX_FIFO_n_27 ;
  wire \grxd.COMP_RX_FIFO_n_28 ;
  wire \grxd.fg_rxd_wr_length[10]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[11]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[12]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[13]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[14]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[15]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[16]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[17]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[18]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[19]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[1]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[20]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[21]_i_3_n_0 ;
  wire \grxd.fg_rxd_wr_length[3]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[4]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[5]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[6]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[7]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[8]_i_1_n_0 ;
  wire \grxd.fg_rxd_wr_length[9]_i_1_n_0 ;
  wire interrupt;
  wire interrupt_INST_0_i_1_n_0;
  wire interrupt_INST_0_i_2_n_0;
  wire mm2s_prmry_reset_out_n;
  wire out;
  wire p_2_out;
  wire \p_2_out_inferred__0/i__carry__0_n_0 ;
  wire \p_2_out_inferred__0/i__carry__0_n_1 ;
  wire \p_2_out_inferred__0/i__carry__0_n_2 ;
  wire \p_2_out_inferred__0/i__carry__0_n_3 ;
  wire \p_2_out_inferred__0/i__carry__0_n_4 ;
  wire \p_2_out_inferred__0/i__carry__0_n_5 ;
  wire \p_2_out_inferred__0/i__carry__0_n_6 ;
  wire \p_2_out_inferred__0/i__carry__0_n_7 ;
  wire \p_2_out_inferred__0/i__carry__1_n_0 ;
  wire \p_2_out_inferred__0/i__carry__1_n_1 ;
  wire \p_2_out_inferred__0/i__carry__1_n_2 ;
  wire \p_2_out_inferred__0/i__carry__1_n_3 ;
  wire \p_2_out_inferred__0/i__carry__1_n_4 ;
  wire \p_2_out_inferred__0/i__carry__1_n_5 ;
  wire \p_2_out_inferred__0/i__carry__1_n_6 ;
  wire \p_2_out_inferred__0/i__carry__1_n_7 ;
  wire \p_2_out_inferred__0/i__carry__2_n_0 ;
  wire \p_2_out_inferred__0/i__carry__2_n_1 ;
  wire \p_2_out_inferred__0/i__carry__2_n_2 ;
  wire \p_2_out_inferred__0/i__carry__2_n_3 ;
  wire \p_2_out_inferred__0/i__carry__2_n_4 ;
  wire \p_2_out_inferred__0/i__carry__2_n_5 ;
  wire \p_2_out_inferred__0/i__carry__2_n_6 ;
  wire \p_2_out_inferred__0/i__carry__2_n_7 ;
  wire \p_2_out_inferred__0/i__carry__3_n_1 ;
  wire \p_2_out_inferred__0/i__carry__3_n_2 ;
  wire \p_2_out_inferred__0/i__carry__3_n_3 ;
  wire \p_2_out_inferred__0/i__carry__3_n_4 ;
  wire \p_2_out_inferred__0/i__carry__3_n_5 ;
  wire \p_2_out_inferred__0/i__carry__3_n_6 ;
  wire \p_2_out_inferred__0/i__carry__3_n_7 ;
  wire \p_2_out_inferred__0/i__carry_n_0 ;
  wire \p_2_out_inferred__0/i__carry_n_1 ;
  wire \p_2_out_inferred__0/i__carry_n_2 ;
  wire \p_2_out_inferred__0/i__carry_n_3 ;
  wire \p_2_out_inferred__0/i__carry_n_4 ;
  wire \p_2_out_inferred__0/i__carry_n_5 ;
  wire \p_2_out_inferred__0/i__carry_n_6 ;
  wire \p_2_out_inferred__0/i__carry_n_7 ;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire [15:0]p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire [21:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry_i_1__1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire s2mm_prmry_reset_out_n;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [31:0]\s_axi_rdata_i_reg[31] ;
  wire [7:0]s_axi_wdata;
  wire s_axi_wready;
  wire sig_Bus2IP_CS;
  wire sig_IP2Bus_Error;
  wire [0:31]sig_ip2bus_data;
  wire \sig_ip2bus_data_reg[0]_0 ;
  wire \sig_ip2bus_data_reg[1]_0 ;
  wire \sig_ip2bus_data_reg[2]_0 ;
  wire [5:0]\sig_ip2bus_data_reg[3]_0 ;
  wire \sig_ip2bus_data_reg[5]_0 ;
  wire \sig_ip2bus_data_reg[7]_0 ;
  wire \sig_ip2bus_data_reg[8]_0 ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg_n_0;
  wire \sig_register_array_reg[0][0]_0 ;
  wire \sig_register_array_reg[0][11]_0 ;
  wire \sig_register_array_reg[0][11]_1 ;
  wire \sig_register_array_reg[0][11]_2 ;
  wire \sig_register_array_reg[0][12]_0 ;
  wire \sig_register_array_reg[0][12]_1 ;
  wire \sig_register_array_reg[0][12]_2 ;
  wire \sig_register_array_reg[0][1]_0 ;
  wire \sig_register_array_reg[0][2]_0 ;
  wire \sig_register_array_reg[0][5]_0 ;
  wire \sig_register_array_reg[0][5]_1 ;
  wire \sig_register_array_reg[0][8]_0 ;
  wire \sig_register_array_reg_n_0_[1][0] ;
  wire \sig_register_array_reg_n_0_[1][10] ;
  wire \sig_register_array_reg_n_0_[1][1] ;
  wire \sig_register_array_reg_n_0_[1][2] ;
  wire \sig_register_array_reg_n_0_[1][5] ;
  wire \sig_register_array_reg_n_0_[1][7] ;
  wire \sig_register_array_reg_n_0_[1][8] ;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sig_rxd_reset;
  wire sig_str_rst_reg_0;
  wire sig_str_rst_reg_1;
  wire start2;
  wire [3:3]\NLW_p_2_out_inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [3:0]NLW_plusOp_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1 
       (.I0(s_axi_aresetn),
        .I1(s_axi_arready),
        .I2(s_axi_wready),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h4F0F4000)) 
    IP2Bus_Error_i_1
       (.I0(IPIC_STATE),
        .I1(sig_Bus2IP_CS),
        .I2(s_axi_aresetn),
        .I3(IP2Bus_Error),
        .I4(sig_IP2Bus_Error),
        .O(IP2Bus_Error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    IP2Bus_Error_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_Error_i_1_n_0),
        .Q(sig_IP2Bus_Error),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    IP2Bus_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i_reg_0),
        .Q(s_axi_arready),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    IP2Bus_WrAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i_reg),
        .Q(s_axi_wready),
        .R(SR));
  FDRE IPIC_STATE_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_Bus2IP_CS),
        .Q(IPIC_STATE),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00005400)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(s_axi_wready),
        .I1(start2),
        .I2(sig_Bus2IP_CS),
        .I3(s_axi_aresetn),
        .I4(s_axi_arready),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0] ));
  red_pitaya_ps_1_data_fifo_0_fifo \grxd.COMP_RX_FIFO 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .DI(p_7_out[3:0]),
        .O(\p_2_out_inferred__0/i__carry_n_7 ),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .\count_reg[11] (p_7_out[11:8]),
        .\count_reg[15] (p_7_out[14:12]),
        .\count_reg[7] (p_7_out[7:4]),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.COMP_RX_FIFO_n_19 ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.COMP_RX_FIFO_n_28 ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (plusOp[2]),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (fg_rxd_wr_length[2]),
        .\grxd.rx_len_wr_en_reg (\grxd.COMP_RX_FIFO_n_27 ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[14] (p_7_out[15]),
        .sig_rd_rlen_reg(sig_rd_rlen_reg_n_0),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11]_1 ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12]_1 ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2]_0 ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5]_0 ),
        .sig_rx_channel_reset_reg(\gc1.count_d2_reg[8]_rep__0 ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1));
  red_pitaya_ps_1_data_fifo_0_sync_fifo_fg \grxd.COMP_rx_len_fifo 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg_reg(Bus_RNW_reg_reg),
        .D({sig_ip2bus_data[10],sig_ip2bus_data[14],sig_ip2bus_data[15],sig_ip2bus_data[30],sig_ip2bus_data[31]}),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .IP2Bus_Error(IP2Bus_Error),
        .Q(\sig_register_array_reg_n_0_[1][10] ),
        .SS(sig_rxd_reset),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .out(out),
        .p_7_out({p_7_out[15:14],p_7_out[1:0]}),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[11] (Q),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg_n_0),
        .sig_rx_channel_reset_reg(\gc1.count_d2_reg[8]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[10]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__1_n_7 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[10]),
        .O(\grxd.fg_rxd_wr_length[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[11]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__1_n_6 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[11]),
        .O(\grxd.fg_rxd_wr_length[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[12]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__1_n_5 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[12]),
        .O(\grxd.fg_rxd_wr_length[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[13]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__1_n_4 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[13]),
        .O(\grxd.fg_rxd_wr_length[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[14]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__2_n_7 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[14]),
        .O(\grxd.fg_rxd_wr_length[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[15]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__2_n_6 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[15]),
        .O(\grxd.fg_rxd_wr_length[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[16]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__2_n_5 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[16]),
        .O(\grxd.fg_rxd_wr_length[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[17]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__2_n_4 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[17]),
        .O(\grxd.fg_rxd_wr_length[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[18]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__3_n_7 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[18]),
        .O(\grxd.fg_rxd_wr_length[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[19]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__3_n_6 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[19]),
        .O(\grxd.fg_rxd_wr_length[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[1]_i_1 
       (.I0(fg_rxd_wr_length[1]),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[1]),
        .O(\grxd.fg_rxd_wr_length[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[20]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__3_n_5 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[20]),
        .O(\grxd.fg_rxd_wr_length[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[21]_i_3 
       (.I0(\p_2_out_inferred__0/i__carry__3_n_4 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[21]),
        .O(\grxd.fg_rxd_wr_length[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[3]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry_n_6 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[3]),
        .O(\grxd.fg_rxd_wr_length[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[4]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry_n_5 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[4]),
        .O(\grxd.fg_rxd_wr_length[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[5]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry_n_4 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[5]),
        .O(\grxd.fg_rxd_wr_length[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[6]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__0_n_7 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[6]),
        .O(\grxd.fg_rxd_wr_length[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[7]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__0_n_6 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[7]),
        .O(\grxd.fg_rxd_wr_length[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[8]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__0_n_5 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[8]),
        .O(\grxd.fg_rxd_wr_length[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grxd.fg_rxd_wr_length[9]_i_1 
       (.I0(\p_2_out_inferred__0/i__carry__0_n_4 ),
        .I1(axi_str_rxd_tlast),
        .I2(plusOp[9]),
        .O(\grxd.fg_rxd_wr_length[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[10]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[10]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[11]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[11]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[12] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[12]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[12]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[13] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[13]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[13]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[14] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[14]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[14]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[15] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[15]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[15]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[16] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[16]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[16]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[17] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[17]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[17]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[18] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[18]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[18]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[19] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[19]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[19]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[1]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[1]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[20] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[20]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[20]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[21] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[21]_i_3_n_0 ),
        .Q(fg_rxd_wr_length[21]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.COMP_RX_FIFO_n_28 ),
        .Q(fg_rxd_wr_length[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[3]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[3]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[4]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[4]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[5]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[5]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[6]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[6]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[7]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[7]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[8]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[8]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.fg_rxd_wr_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(rx_str_wr_en),
        .D(\grxd.fg_rxd_wr_length[9]_i_1_n_0 ),
        .Q(fg_rxd_wr_length[9]),
        .R(\grxd.COMP_RX_FIFO_n_19 ));
  FDSE #(
    .INIT(1'b0)) 
    \grxd.rx_fg_len_empty_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(rx_fg_len_empty_d1),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.rx_len_wr_en_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grxd.COMP_RX_FIFO_n_27 ),
        .Q(rx_len_wr_en),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \grxd.sig_rxd_prog_empty_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_9_out),
        .Q(sig_rxd_prog_empty_d1),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.sig_rxd_prog_full_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(sig_rxd_prog_full_d1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \grxd.sig_rxd_rd_data[32]_i_2 
       (.I0(Axi_Str_TxD_AReset),
        .I1(s_axi_aresetn),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \grxd.sig_rxd_rd_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_6_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    interrupt_INST_0
       (.I0(\sig_register_array_reg[0][11]_0 ),
        .I1(\sig_ip2bus_data_reg[3]_0 [1]),
        .I2(\sig_register_array_reg[0][12]_0 ),
        .I3(\sig_ip2bus_data_reg[3]_0 [0]),
        .I4(interrupt_INST_0_i_1_n_0),
        .I5(interrupt_INST_0_i_2_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    interrupt_INST_0_i_1
       (.I0(\sig_ip2bus_data_reg[0]_0 ),
        .I1(\sig_register_array_reg_n_0_[1][0] ),
        .I2(\sig_ip2bus_data_reg[1]_0 ),
        .I3(\sig_register_array_reg_n_0_[1][1] ),
        .I4(\sig_register_array_reg_n_0_[1][2] ),
        .I5(\sig_ip2bus_data_reg[2]_0 ),
        .O(interrupt_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    interrupt_INST_0_i_2
       (.I0(\sig_ip2bus_data_reg[5]_0 ),
        .I1(\sig_register_array_reg_n_0_[1][5] ),
        .I2(\sig_ip2bus_data_reg[7]_0 ),
        .I3(\sig_register_array_reg_n_0_[1][7] ),
        .I4(\sig_register_array_reg_n_0_[1][8] ),
        .I5(\sig_ip2bus_data_reg[8]_0 ),
        .O(interrupt_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    mm2s_prmry_reset_out_n_INST_0
       (.I0(Axi_Str_TxD_AReset),
        .O(mm2s_prmry_reset_out_n));
  CARRY4 \p_2_out_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\p_2_out_inferred__0/i__carry_n_0 ,\p_2_out_inferred__0/i__carry_n_1 ,\p_2_out_inferred__0/i__carry_n_2 ,\p_2_out_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_2_out_inferred__0/i__carry_n_4 ,\p_2_out_inferred__0/i__carry_n_5 ,\p_2_out_inferred__0/i__carry_n_6 ,\p_2_out_inferred__0/i__carry_n_7 }),
        .S(fg_rxd_wr_length[5:2]));
  CARRY4 \p_2_out_inferred__0/i__carry__0 
       (.CI(\p_2_out_inferred__0/i__carry_n_0 ),
        .CO({\p_2_out_inferred__0/i__carry__0_n_0 ,\p_2_out_inferred__0/i__carry__0_n_1 ,\p_2_out_inferred__0/i__carry__0_n_2 ,\p_2_out_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_2_out_inferred__0/i__carry__0_n_4 ,\p_2_out_inferred__0/i__carry__0_n_5 ,\p_2_out_inferred__0/i__carry__0_n_6 ,\p_2_out_inferred__0/i__carry__0_n_7 }),
        .S(fg_rxd_wr_length[9:6]));
  CARRY4 \p_2_out_inferred__0/i__carry__1 
       (.CI(\p_2_out_inferred__0/i__carry__0_n_0 ),
        .CO({\p_2_out_inferred__0/i__carry__1_n_0 ,\p_2_out_inferred__0/i__carry__1_n_1 ,\p_2_out_inferred__0/i__carry__1_n_2 ,\p_2_out_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_2_out_inferred__0/i__carry__1_n_4 ,\p_2_out_inferred__0/i__carry__1_n_5 ,\p_2_out_inferred__0/i__carry__1_n_6 ,\p_2_out_inferred__0/i__carry__1_n_7 }),
        .S(fg_rxd_wr_length[13:10]));
  CARRY4 \p_2_out_inferred__0/i__carry__2 
       (.CI(\p_2_out_inferred__0/i__carry__1_n_0 ),
        .CO({\p_2_out_inferred__0/i__carry__2_n_0 ,\p_2_out_inferred__0/i__carry__2_n_1 ,\p_2_out_inferred__0/i__carry__2_n_2 ,\p_2_out_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_2_out_inferred__0/i__carry__2_n_4 ,\p_2_out_inferred__0/i__carry__2_n_5 ,\p_2_out_inferred__0/i__carry__2_n_6 ,\p_2_out_inferred__0/i__carry__2_n_7 }),
        .S(fg_rxd_wr_length[17:14]));
  CARRY4 \p_2_out_inferred__0/i__carry__3 
       (.CI(\p_2_out_inferred__0/i__carry__2_n_0 ),
        .CO({\NLW_p_2_out_inferred__0/i__carry__3_CO_UNCONNECTED [3],\p_2_out_inferred__0/i__carry__3_n_1 ,\p_2_out_inferred__0/i__carry__3_n_2 ,\p_2_out_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_2_out_inferred__0/i__carry__3_n_4 ,\p_2_out_inferred__0/i__carry__3_n_5 ,\p_2_out_inferred__0/i__carry__3_n_6 ,\p_2_out_inferred__0/i__carry__3_n_7 }),
        .S(fg_rxd_wr_length[21:18]));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fg_rxd_wr_length[2],1'b0}),
        .O(plusOp[4:1]),
        .S({fg_rxd_wr_length[4:3],plusOp_carry_i_1__1_n_0,fg_rxd_wr_length[1]}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(fg_rxd_wr_length[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(fg_rxd_wr_length[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(fg_rxd_wr_length[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(fg_rxd_wr_length[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO(NLW_plusOp_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__4_O_UNCONNECTED[3:1],plusOp[21]}),
        .S({1'b0,1'b0,1'b0,fg_rxd_wr_length[21]}));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1__1
       (.I0(fg_rxd_wr_length[2]),
        .O(plusOp_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[0]_i_1 
       (.I0(\sig_register_array_reg_n_0_[1][0] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(\sig_ip2bus_data_reg[0]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(sig_ip2bus_data[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[1]_i_1 
       (.I0(\sig_register_array_reg_n_0_[1][1] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(\sig_ip2bus_data_reg[1]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(sig_ip2bus_data[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[2]_i_1 
       (.I0(\sig_register_array_reg_n_0_[1][2] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(\sig_ip2bus_data_reg[2]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(sig_ip2bus_data[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[5]_i_1 
       (.I0(\sig_register_array_reg_n_0_[1][5] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(\sig_ip2bus_data_reg[5]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(sig_ip2bus_data[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[7]_i_1 
       (.I0(\sig_register_array_reg_n_0_[1][7] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(\sig_ip2bus_data_reg[7]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(sig_ip2bus_data[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[8]_i_1 
       (.I0(\sig_register_array_reg_n_0_[1][8] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(\sig_ip2bus_data_reg[8]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1 ),
        .O(sig_ip2bus_data[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[0]),
        .Q(\s_axi_rdata_i_reg[31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[10]),
        .Q(\s_axi_rdata_i_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\s_axi_rdata_i_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\s_axi_rdata_i_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\s_axi_rdata_i_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[14]),
        .Q(\s_axi_rdata_i_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[15]),
        .Q(\s_axi_rdata_i_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\s_axi_rdata_i_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\s_axi_rdata_i_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\s_axi_rdata_i_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\s_axi_rdata_i_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[1]),
        .Q(\s_axi_rdata_i_reg[31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\s_axi_rdata_i_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\s_axi_rdata_i_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\s_axi_rdata_i_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\s_axi_rdata_i_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\s_axi_rdata_i_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\s_axi_rdata_i_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\s_axi_rdata_i_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\s_axi_rdata_i_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\s_axi_rdata_i_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\s_axi_rdata_i_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[2]),
        .Q(\s_axi_rdata_i_reg[31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[30]),
        .Q(\s_axi_rdata_i_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[31]),
        .Q(\s_axi_rdata_i_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\s_axi_rdata_i_reg[31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\s_axi_rdata_i_reg[31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[5]),
        .Q(\s_axi_rdata_i_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\s_axi_rdata_i_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[7]),
        .Q(\s_axi_rdata_i_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_ip2bus_data[8]),
        .Q(\s_axi_rdata_i_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ip2bus_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\s_axi_rdata_i_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_rlen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sig_rd_rlen),
        .Q(sig_rd_rlen_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_register_array[0][1]_i_12 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wdata[1]),
        .I2(s_axi_wdata[2]),
        .I3(s_axi_wdata[3]),
        .O(\sig_register_array_reg[0][1]_0 ));
  FDRE \sig_register_array_reg[0][0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array_reg[0][0]_0 ),
        .Q(\sig_ip2bus_data_reg[0]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array_reg[0][11]_2 ),
        .Q(\sig_register_array_reg[0][11]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array_reg[0][12]_2 ),
        .Q(\sig_register_array_reg[0][12]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .Q(\sig_ip2bus_data_reg[1]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .Q(\sig_ip2bus_data_reg[2]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array_reg[0][5]_1 ),
        .Q(\sig_ip2bus_data_reg[5]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0 ),
        .Q(\sig_ip2bus_data_reg[7]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[0][8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sig_register_array_reg[0][8]_0 ),
        .Q(\sig_ip2bus_data_reg[8]_0 ),
        .R(SS));
  FDRE \sig_register_array_reg[1][0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[12]),
        .Q(\sig_register_array_reg_n_0_[1][0] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[2]),
        .Q(\sig_register_array_reg_n_0_[1][10] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[1]),
        .Q(\sig_ip2bus_data_reg[3]_0 [1]),
        .R(SS));
  FDRE \sig_register_array_reg[1][12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[0]),
        .Q(\sig_ip2bus_data_reg[3]_0 [0]),
        .R(SS));
  FDRE \sig_register_array_reg[1][1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[11]),
        .Q(\sig_register_array_reg_n_0_[1][1] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[10]),
        .Q(\sig_register_array_reg_n_0_[1][2] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[9]),
        .Q(\sig_ip2bus_data_reg[3]_0 [5]),
        .R(SS));
  FDRE \sig_register_array_reg[1][4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[8]),
        .Q(\sig_ip2bus_data_reg[3]_0 [4]),
        .R(SS));
  FDRE \sig_register_array_reg[1][5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[7]),
        .Q(\sig_register_array_reg_n_0_[1][5] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[6]),
        .Q(\sig_ip2bus_data_reg[3]_0 [3]),
        .R(SS));
  FDRE \sig_register_array_reg[1][7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[5]),
        .Q(\sig_register_array_reg_n_0_[1][7] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[4]),
        .Q(\sig_register_array_reg_n_0_[1][8] ),
        .R(SS));
  FDRE \sig_register_array_reg[1][9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Bus_RNW_reg_reg_0[3]),
        .Q(\sig_ip2bus_data_reg[3]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_rx_channel_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .Q(\gc1.count_d2_reg[8]_rep__0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    sig_str_rst_i_3
       (.I0(s_axi_wdata[3]),
        .I1(s_axi_wdata[2]),
        .I2(s_axi_wdata[1]),
        .I3(s_axi_wdata[0]),
        .I4(sig_str_rst_reg_1),
        .O(sig_str_rst_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_str_rst_i_4
       (.I0(IPIC_STATE),
        .I1(sig_Bus2IP_CS),
        .O(IP2Bus_Error1_in));
  LUT4 #(
    .INIT(16'hFFDF)) 
    sig_str_rst_i_7
       (.I0(s_axi_wdata[5]),
        .I1(s_axi_wdata[4]),
        .I2(s_axi_wdata[7]),
        .I3(s_axi_wdata[6]),
        .O(sig_str_rst_reg_1));
  FDSE #(
    .INIT(1'b0)) 
    sig_str_rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] ),
        .Q(Axi_Str_TxD_AReset),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f
   (ce_expnd_i_12,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_12;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_12;

  LUT4 #(
    .INIT(16'h0001)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [2]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [1]),
        .O(ce_expnd_i_12));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0
   (ce_expnd_i_11,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_11;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_11;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [2]),
        .I2(\bus2ip_addr_i_reg[5] [1]),
        .I3(\bus2ip_addr_i_reg[5] [0]),
        .O(ce_expnd_i_11));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1
   (ce_expnd_i_10,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_10;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_10;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [2]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [1]),
        .O(ce_expnd_i_10));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10
   (ce_expnd_i_1,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_1;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_1;

  LUT4 #(
    .INIT(16'h4000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [2]),
        .I1(\bus2ip_addr_i_reg[5] [3]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [1]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11
   (ce_expnd_i_0,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_0;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_0;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [1]),
        .I1(\bus2ip_addr_i_reg[5] [0]),
        .I2(\bus2ip_addr_i_reg[5] [3]),
        .I3(\bus2ip_addr_i_reg[5] [2]),
        .O(ce_expnd_i_0));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3
   (ce_expnd_i_8,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_8;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_8;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [1]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [2]),
        .O(ce_expnd_i_8));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4
   (ce_expnd_i_7,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_7;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_7;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [1]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [2]),
        .O(ce_expnd_i_7));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5
   (ce_expnd_i_6,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_6;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_6;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [0]),
        .I2(\bus2ip_addr_i_reg[5] [1]),
        .I3(\bus2ip_addr_i_reg[5] [2]),
        .O(ce_expnd_i_6));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6
   (ce_expnd_i_5,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_5;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_5;

  LUT4 #(
    .INIT(16'h4000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [3]),
        .I1(\bus2ip_addr_i_reg[5] [2]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [1]),
        .O(ce_expnd_i_5));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7
   (ce_expnd_i_4,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_4;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_4;

  LUT4 #(
    .INIT(16'h0100)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [2]),
        .I1(\bus2ip_addr_i_reg[5] [1]),
        .I2(\bus2ip_addr_i_reg[5] [0]),
        .I3(\bus2ip_addr_i_reg[5] [3]),
        .O(ce_expnd_i_4));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8
   (ce_expnd_i_3,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_3;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_3;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [2]),
        .I1(\bus2ip_addr_i_reg[5] [1]),
        .I2(\bus2ip_addr_i_reg[5] [3]),
        .I3(\bus2ip_addr_i_reg[5] [0]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9
   (ce_expnd_i_2,
    \bus2ip_addr_i_reg[5] );
  output ce_expnd_i_2;
  input [3:0]\bus2ip_addr_i_reg[5] ;

  wire [3:0]\bus2ip_addr_i_reg[5] ;
  wire ce_expnd_i_2;

  LUT4 #(
    .INIT(16'h1000)) 
    CS
       (.I0(\bus2ip_addr_i_reg[5] [2]),
        .I1(\bus2ip_addr_i_reg[5] [0]),
        .I2(\bus2ip_addr_i_reg[5] [3]),
        .I3(\bus2ip_addr_i_reg[5] [1]),
        .O(ce_expnd_i_2));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module red_pitaya_ps_1_data_fifo_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ,
    s_axi_rresp,
    IPIC_STATE_reg,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    \sig_register_array_reg[0][0] ,
    \sig_register_array_reg[0][0]_0 ,
    \sig_register_array_reg[0][1] ,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][7] ,
    \sig_register_array_reg[0][8] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    SR,
    E,
    sig_rx_channel_reset_reg,
    IP2Bus_RdAck_reg,
    IP2Bus_WrAck_reg,
    D,
    sig_rd_rlen_reg,
    \sig_ip2bus_data_reg[11] ,
    \sig_ip2bus_data_reg[11]_0 ,
    \sig_ip2bus_data_reg[16] ,
    \sig_register_array_reg[1][0] ,
    sig_str_rst_reg,
    s_axi_rdata,
    SS,
    s_axi_aclk,
    cs_ce_clr,
    sig_IP2Bus_Error,
    s_axi_arvalid,
    IP2Bus_WrAck_reg_0,
    IP2Bus_Error1_in,
    \sig_register_array_reg[0][0]_1 ,
    s_axi_wdata,
    \sig_register_array_reg[0][1]_0 ,
    \sig_register_array_reg[0][2]_0 ,
    \grxd.rx_fg_len_empty_d1_reg ,
    \sig_register_array_reg[0][5]_0 ,
    \sig_register_array_reg[0][7]_0 ,
    sig_rxd_reset,
    \sig_register_array_reg[0][8]_0 ,
    \gpfs.prog_full_i_reg ,
    \sig_register_array_reg[0][11]_0 ,
    \gpes.prog_empty_i_reg ,
    \sig_register_array_reg[0][12]_0 ,
    s_axi_wready,
    s_axi_bready,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arready,
    \count_reg[5] ,
    \gaxi_full_sm.r_valid_r1_reg ,
    sig_rx_channel_reset_reg_0,
    \gaxi_full_sm.r_valid_r1_reg_0 ,
    p_6_out,
    IPIC_STATE,
    s_axi_aresetn,
    s_axi_wdata_6_sp_1,
    Q,
    \sig_register_array_reg[1][3] ,
    p_7_out,
    out,
    \s_axi_wdata[6]_0 ,
    s_axi_wdata_3_sp_1,
    s_axi_awaddr,
    s_axi_araddr,
    \sig_ip2bus_data_reg[0] );
  output \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ;
  output [0:0]s_axi_rresp;
  output IPIC_STATE_reg;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  output \sig_register_array_reg[0][0] ;
  output \sig_register_array_reg[0][0]_0 ;
  output \sig_register_array_reg[0][1] ;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][7] ;
  output \sig_register_array_reg[0][8] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output [0:0]SR;
  output [0:0]E;
  output sig_rx_channel_reset_reg;
  output IP2Bus_RdAck_reg;
  output IP2Bus_WrAck_reg;
  output [20:0]D;
  output sig_rd_rlen_reg;
  output \sig_ip2bus_data_reg[11] ;
  output \sig_ip2bus_data_reg[11]_0 ;
  output \sig_ip2bus_data_reg[16] ;
  output [12:0]\sig_register_array_reg[1][0] ;
  output sig_str_rst_reg;
  output [31:0]s_axi_rdata;
  input [0:0]SS;
  input s_axi_aclk;
  input cs_ce_clr;
  input sig_IP2Bus_Error;
  input s_axi_arvalid;
  input IP2Bus_WrAck_reg_0;
  input IP2Bus_Error1_in;
  input \sig_register_array_reg[0][0]_1 ;
  input [12:0]s_axi_wdata;
  input \sig_register_array_reg[0][1]_0 ;
  input \sig_register_array_reg[0][2]_0 ;
  input \grxd.rx_fg_len_empty_d1_reg ;
  input \sig_register_array_reg[0][5]_0 ;
  input \sig_register_array_reg[0][7]_0 ;
  input sig_rxd_reset;
  input \sig_register_array_reg[0][8]_0 ;
  input \gpfs.prog_full_i_reg ;
  input \sig_register_array_reg[0][11]_0 ;
  input \gpes.prog_empty_i_reg ;
  input \sig_register_array_reg[0][12]_0 ;
  input s_axi_wready;
  input s_axi_bready;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arready;
  input \count_reg[5] ;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input sig_rx_channel_reset_reg_0;
  input \gaxi_full_sm.r_valid_r1_reg_0 ;
  input [0:0]p_6_out;
  input IPIC_STATE;
  input s_axi_aresetn;
  input s_axi_wdata_6_sp_1;
  input [16:0]Q;
  input [5:0]\sig_register_array_reg[1][3] ;
  input [15:0]p_7_out;
  input out;
  input \s_axi_wdata[6]_0 ;
  input s_axi_wdata_3_sp_1;
  input [3:0]s_axi_awaddr;
  input [3:0]s_axi_araddr;
  input [31:0]\sig_ip2bus_data_reg[0] ;

  wire [20:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ;
  wire IP2Bus_Error1_in;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_WrAck_reg;
  wire IP2Bus_WrAck_reg_0;
  wire IPIC_STATE;
  wire IPIC_STATE_reg;
  wire [16:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i_reg_n_0_[2] ;
  wire \bus2ip_addr_i_reg_n_0_[3] ;
  wire \bus2ip_addr_i_reg_n_0_[4] ;
  wire \bus2ip_addr_i_reg_n_0_[5] ;
  wire \count_reg[5] ;
  wire cs_ce_clr;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \gaxi_full_sm.r_valid_r1_reg_0 ;
  wire \gpes.prog_empty_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grxd.rx_fg_len_empty_d1_reg ;
  wire out;
  wire [0:0]p_6_out;
  wire [15:0]p_7_out;
  wire rst;
  wire s_axi_aclk;
  wire [3:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [3:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire \s_axi_bresp_i[1]_i_1_n_0 ;
  wire s_axi_bvalid;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_rvalid_i_i_1_n_0;
  wire [12:0]s_axi_wdata;
  wire \s_axi_wdata[6]_0 ;
  wire s_axi_wdata_3_sn_1;
  wire s_axi_wdata_6_sn_1;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sig_Bus2IP_RNW;
  wire sig_IP2Bus_Error;
  wire [31:0]\sig_ip2bus_data_reg[0] ;
  wire \sig_ip2bus_data_reg[11] ;
  wire \sig_ip2bus_data_reg[11]_0 ;
  wire \sig_ip2bus_data_reg[16] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][0] ;
  wire \sig_register_array_reg[0][0]_0 ;
  wire \sig_register_array_reg[0][0]_1 ;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][11]_0 ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][12]_0 ;
  wire \sig_register_array_reg[0][1] ;
  wire \sig_register_array_reg[0][1]_0 ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][2]_0 ;
  wire \sig_register_array_reg[0][5] ;
  wire \sig_register_array_reg[0][5]_0 ;
  wire \sig_register_array_reg[0][7] ;
  wire \sig_register_array_reg[0][7]_0 ;
  wire \sig_register_array_reg[0][8] ;
  wire \sig_register_array_reg[0][8]_0 ;
  wire [12:0]\sig_register_array_reg[1][0] ;
  wire [5:0]\sig_register_array_reg[1][3] ;
  wire sig_rx_channel_reset_reg;
  wire sig_rx_channel_reset_reg_0;
  wire sig_rxd_reset;
  wire sig_str_rst_reg;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;

  assign s_axi_wdata_3_sn_1 = s_axi_wdata_3_sp_1;
  assign s_axi_wdata_6_sn_1 = s_axi_wdata_6_sp_1;
  LUT1 #(
    .INIT(2'h1)) 
    IP2Bus_WrAck_i_2
       (.I0(sig_Bus2IP_RNW),
        .O(IP2Bus_WrAck_reg));
  red_pitaya_ps_1_data_fifo_0_address_decoder I_DECODER
       (.D(D),
        .E(E),
        .IP2Bus_Error1_in(IP2Bus_Error1_in),
        .IP2Bus_RdAck_reg(IP2Bus_RdAck_reg),
        .IP2Bus_WrAck_reg(IP2Bus_WrAck_reg_0),
        .IPIC_STATE(IPIC_STATE),
        .IPIC_STATE_reg(IPIC_STATE_reg),
        .Q(Q),
        .SR(SR),
        .\bus2ip_addr_i_reg[5] ({\bus2ip_addr_i_reg_n_0_[5] ,\bus2ip_addr_i_reg_n_0_[4] ,\bus2ip_addr_i_reg_n_0_[3] ,\bus2ip_addr_i_reg_n_0_[2] }),
        .\count_reg[5] (\count_reg[5] ),
        .cs_ce_clr(cs_ce_clr),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\gaxi_full_sm.r_valid_r1_reg_0 (\gaxi_full_sm.r_valid_r1_reg_0 ),
        .\gpes.prog_empty_i_reg (\gpes.prog_empty_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grxd.rx_fg_len_empty_d1_reg (\grxd.rx_fg_len_empty_d1_reg ),
        .out(out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[6]_0 (\s_axi_wdata[6]_0 ),
        .s_axi_wdata_3_sp_1(s_axi_wdata_3_sn_1),
        .s_axi_wdata_6_sp_1(s_axi_wdata_6_sn_1),
        .sig_Bus2IP_RNW(sig_Bus2IP_RNW),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .\sig_ip2bus_data_reg[11]_0 (\sig_ip2bus_data_reg[11]_0 ),
        .\sig_ip2bus_data_reg[16] (\sig_ip2bus_data_reg[16] ),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][0] (\sig_register_array_reg[0][0] ),
        .\sig_register_array_reg[0][0]_0 (\sig_register_array_reg[0][0]_0 ),
        .\sig_register_array_reg[0][0]_1 (\sig_register_array_reg[0][0]_1 ),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][11]_0 (\sig_register_array_reg[0][11]_0 ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][12]_0 (\sig_register_array_reg[0][12]_0 ),
        .\sig_register_array_reg[0][1] (\sig_register_array_reg[0][1] ),
        .\sig_register_array_reg[0][1]_0 (\sig_register_array_reg[0][1]_0 ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][2]_0 (\sig_register_array_reg[0][2]_0 ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .\sig_register_array_reg[0][5]_0 (\sig_register_array_reg[0][5]_0 ),
        .\sig_register_array_reg[0][7] (\sig_register_array_reg[0][7] ),
        .\sig_register_array_reg[0][7]_0 (\sig_register_array_reg[0][7]_0 ),
        .\sig_register_array_reg[0][8] (\sig_register_array_reg[0][8] ),
        .\sig_register_array_reg[0][8]_0 (\sig_register_array_reg[0][8]_0 ),
        .\sig_register_array_reg[1][0] (\sig_register_array_reg[1][0] ),
        .\sig_register_array_reg[1][3] (\sig_register_array_reg[1][3] ),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg),
        .sig_rx_channel_reset_reg_0(sig_rx_channel_reset_reg_0),
        .sig_rxd_reset(sig_rxd_reset),
        .sig_str_rst_reg(sig_str_rst_reg),
        .start2_reg(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[2]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[3]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[2] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[3] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[4] ),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(\bus2ip_addr_i_reg_n_0_[5] ),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(start2_i_1_n_0),
        .D(s_axi_arvalid),
        .Q(sig_Bus2IP_RNW),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(rst),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(sig_IP2Bus_Error),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bresp),
        .O(\s_axi_bresp_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_bresp_i[1]_i_1_n_0 ),
        .Q(s_axi_bresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    s_axi_bvalid_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_wready),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(s_axi_rdata_i));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(\sig_ip2bus_data_reg[0] [9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(sig_IP2Bus_Error),
        .Q(s_axi_rresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    s_axi_rvalid_i_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(s_axi_arready),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(rst));
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[0]),
        .I4(state[1]),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12] ),
        .R(rst));
  LUT5 #(
    .INIT(32'hCCFCFFEE)) 
    \state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state[0]_i_2_n_0 ),
        .I2(s_axi_wready),
        .I3(state[0]),
        .I4(state[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \state[0]_i_2 
       (.I0(state[0]),
        .I1(s_axi_rvalid),
        .I2(s_axi_rready),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFAAAAAAAA)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(s_axi_bvalid),
        .I2(s_axi_bready),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid),
        .I5(state[1]),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FFFF4040)) 
    \state[1]_i_2 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_arready),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module red_pitaya_ps_1_data_fifo_0_sync_fifo_fg
   (out,
    SS,
    D,
    \sig_ip2bus_data_reg[11] ,
    s_axi_aclk,
    sig_rd_rlen_reg,
    rx_len_wr_en,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    Q,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    sig_rd_rlen,
    p_7_out,
    IP2Bus_Error,
    Bus_RNW_reg_reg,
    fg_rxd_wr_length);
  output out;
  output [0:0]SS;
  output [4:0]D;
  output [16:0]\sig_ip2bus_data_reg[11] ;
  input s_axi_aclk;
  input sig_rd_rlen_reg;
  input rx_len_wr_en;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [0:0]Q;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input sig_rd_rlen;
  input [3:0]p_7_out;
  input IP2Bus_Error;
  input Bus_RNW_reg_reg;
  input [20:0]fg_rxd_wr_length;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg_reg;
  wire [4:0]D;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [20:0]fg_rxd_wr_length;
  wire out;
  wire [3:0]p_7_out;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [16:0]\sig_ip2bus_data_reg[11] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0 \legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg_reg(Bus_RNW_reg_reg),
        .D(D),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .IP2Bus_Error(IP2Bus_Error),
        .Q(Q),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .\gc1.count_d2_reg[8]_rep__0 (SS),
        .out(out),
        .p_7_out(p_7_out),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr
   (D,
    ENA_dly_D,
    ENB_dly_D,
    ENA_dly_D_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    ENB_dly_D_3,
    ENA_dly_D_4,
    ENB_dly_D_5,
    ENA_dly_D_6,
    ENB_dly_D_7,
    ENA_dly_D_8,
    ENB_dly_D_9,
    ENA_dly_D_10,
    ENB_dly_D_11,
    ENA_dly_D_12,
    ENB_dly_D_13,
    ENA_dly_D_14,
    ENB_dly_D_15,
    ENA_dly_D_16,
    ENB_dly_D_17,
    ENA_dly_D_18,
    ENB_dly_D_19,
    ENA_dly_D_20,
    ENB_dly_D_21,
    ENA_dly_D_22,
    ENB_dly_D_23,
    ENA_dly_D_24,
    ENB_dly_D_25,
    ENA_dly_D_26,
    ENB_dly_D_27,
    ENA_dly_D_28,
    ENB_dly_D_29,
    ENA_dly_D_30,
    ENB_dly_D_31,
    ENA_dly_D_32,
    ENB_dly_D_33,
    ENA_dly_D_34,
    ENB_dly_D_35,
    ENA_dly_D_36,
    ENB_dly_D_37,
    ENA_dly_D_38,
    ENB_dly_D_39,
    ENA_dly_D_40,
    ENB_dly_D_41,
    ENA_dly_D_42,
    ENB_dly_D_43,
    ENA_dly_D_44,
    ENB_dly_D_45,
    ENA_dly_D_46,
    ENB_dly_D_47,
    ENA_dly_D_48,
    ENB_dly_D_49,
    ENA_dly_D_50,
    ENB_dly_D_51,
    ENA_dly_D_52,
    ENB_dly_D_53,
    ENA_dly_D_54,
    ENB_dly_D_55,
    ENA_dly_D_56,
    ENB_dly_D_57,
    ENA_dly_D_58,
    ENB_dly_D_59,
    ENA_dly_D_60,
    ENB_dly_D_61,
    ENA_dly_D_62,
    ENB_dly_D_63,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg,
    ENA_I_64,
    ENB_I_65,
    axi_str_rxd_tdata,
    ENA_I_66,
    ENB_I_67,
    ENA_I_68,
    ENB_I_69,
    ENA_I_70,
    ENB_I_71,
    ram_full_fb_i_reg_0,
    ENA_I_72,
    ENB_I_73,
    ENA_I_74,
    ENB_I_75,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    ENA_I_76,
    ENB_I_77,
    ram_full_fb_i_reg_1,
    ENA_I_78,
    ENB_I_79,
    ENA_I_80,
    ENB_I_81,
    ENA_I_82,
    ENB_I_83,
    ENA_I_84,
    ENB_I_85,
    ENA_I_86,
    ENB_I_87,
    ENA_I_88,
    ENB_I_89,
    ENA_I_90,
    ENB_I_91,
    ram_full_fb_i_reg_2,
    ENA_I_92,
    ENB_I_93,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    ENA_I_94,
    ENB_I_95,
    ENA_I_96,
    ENB_I_97,
    ram_full_fb_i_reg_3,
    ENA_I_98,
    ENB_I_99,
    ENA_I_100,
    ENB_I_101,
    ENA_I_102,
    ENB_I_103,
    ENA_I_104,
    ENB_I_105,
    ENA_I_106,
    ENB_I_107,
    ENA_I_108,
    ENB_I_109,
    ENA_I_110,
    ENB_I_111,
    WEA,
    ENA_I_112,
    ENB_I_113,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    ENA_I_114,
    ENB_I_115,
    ENA_I_116,
    ENB_I_117,
    ram_full_fb_i_reg_4,
    ENA_I_118,
    ENB_I_119,
    ENA_I_120,
    ENB_I_121,
    ENA_I_122,
    ENB_I_123,
    ENA_I_124,
    ENB_I_125,
    ENA_I_126,
    ENB_I_127,
    p_8_out_1,
    Q);
  output [32:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output ENB_dly_D_3;
  output ENA_dly_D_4;
  output ENB_dly_D_5;
  output ENA_dly_D_6;
  output ENB_dly_D_7;
  output ENA_dly_D_8;
  output ENB_dly_D_9;
  output ENA_dly_D_10;
  output ENB_dly_D_11;
  output ENA_dly_D_12;
  output ENB_dly_D_13;
  output ENA_dly_D_14;
  output ENB_dly_D_15;
  output ENA_dly_D_16;
  output ENB_dly_D_17;
  output ENA_dly_D_18;
  output ENB_dly_D_19;
  output ENA_dly_D_20;
  output ENB_dly_D_21;
  output ENA_dly_D_22;
  output ENB_dly_D_23;
  output ENA_dly_D_24;
  output ENB_dly_D_25;
  output ENA_dly_D_26;
  output ENB_dly_D_27;
  output ENA_dly_D_28;
  output ENB_dly_D_29;
  output ENA_dly_D_30;
  output ENB_dly_D_31;
  output ENA_dly_D_32;
  output ENB_dly_D_33;
  output ENA_dly_D_34;
  output ENB_dly_D_35;
  output ENA_dly_D_36;
  output ENB_dly_D_37;
  output ENA_dly_D_38;
  output ENB_dly_D_39;
  output ENA_dly_D_40;
  output ENB_dly_D_41;
  output ENA_dly_D_42;
  output ENB_dly_D_43;
  output ENA_dly_D_44;
  output ENB_dly_D_45;
  output ENA_dly_D_46;
  output ENB_dly_D_47;
  output ENA_dly_D_48;
  output ENB_dly_D_49;
  output ENA_dly_D_50;
  output ENB_dly_D_51;
  output ENA_dly_D_52;
  output ENB_dly_D_53;
  output ENA_dly_D_54;
  output ENB_dly_D_55;
  output ENA_dly_D_56;
  output ENB_dly_D_57;
  output ENA_dly_D_58;
  output ENB_dly_D_59;
  output ENA_dly_D_60;
  output ENB_dly_D_61;
  output ENA_dly_D_62;
  output ENB_dly_D_63;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [1:0]ram_full_fb_i_reg;
  input ENA_I_64;
  input ENB_I_65;
  input [31:0]axi_str_rxd_tdata;
  input ENA_I_66;
  input ENB_I_67;
  input ENA_I_68;
  input ENB_I_69;
  input ENA_I_70;
  input ENB_I_71;
  input [1:0]ram_full_fb_i_reg_0;
  input ENA_I_72;
  input ENB_I_73;
  input ENA_I_74;
  input ENB_I_75;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input ENA_I_76;
  input ENB_I_77;
  input [1:0]ram_full_fb_i_reg_1;
  input ENA_I_78;
  input ENB_I_79;
  input ENA_I_80;
  input ENB_I_81;
  input ENA_I_82;
  input ENB_I_83;
  input ENA_I_84;
  input ENB_I_85;
  input ENA_I_86;
  input ENB_I_87;
  input ENA_I_88;
  input ENB_I_89;
  input ENA_I_90;
  input ENB_I_91;
  input [1:0]ram_full_fb_i_reg_2;
  input ENA_I_92;
  input ENB_I_93;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input ENA_I_94;
  input ENB_I_95;
  input ENA_I_96;
  input ENB_I_97;
  input [1:0]ram_full_fb_i_reg_3;
  input ENA_I_98;
  input ENB_I_99;
  input ENA_I_100;
  input ENB_I_101;
  input ENA_I_102;
  input ENB_I_103;
  input ENA_I_104;
  input ENB_I_105;
  input ENA_I_106;
  input ENB_I_107;
  input ENA_I_108;
  input ENB_I_109;
  input ENA_I_110;
  input ENB_I_111;
  input [1:0]WEA;
  input ENA_I_112;
  input ENB_I_113;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input ENA_I_114;
  input ENB_I_115;
  input ENA_I_116;
  input ENB_I_117;
  input [1:0]ram_full_fb_i_reg_4;
  input ENA_I_118;
  input ENB_I_119;
  input ENA_I_120;
  input ENB_I_121;
  input ENA_I_122;
  input ENB_I_123;
  input ENA_I_124;
  input ENB_I_125;
  input ENA_I_126;
  input ENB_I_127;
  input p_8_out_1;
  input [1:0]Q;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [32:0]D;
  wire ENA_I;
  wire ENA_I_100;
  wire ENA_I_102;
  wire ENA_I_104;
  wire ENA_I_106;
  wire ENA_I_108;
  wire ENA_I_110;
  wire ENA_I_112;
  wire ENA_I_114;
  wire ENA_I_116;
  wire ENA_I_118;
  wire ENA_I_120;
  wire ENA_I_122;
  wire ENA_I_124;
  wire ENA_I_126;
  wire ENA_I_64;
  wire ENA_I_66;
  wire ENA_I_68;
  wire ENA_I_70;
  wire ENA_I_72;
  wire ENA_I_74;
  wire ENA_I_76;
  wire ENA_I_78;
  wire ENA_I_80;
  wire ENA_I_82;
  wire ENA_I_84;
  wire ENA_I_86;
  wire ENA_I_88;
  wire ENA_I_90;
  wire ENA_I_92;
  wire ENA_I_94;
  wire ENA_I_96;
  wire ENA_I_98;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_10;
  wire ENA_dly_D_12;
  wire ENA_dly_D_14;
  wire ENA_dly_D_16;
  wire ENA_dly_D_18;
  wire ENA_dly_D_2;
  wire ENA_dly_D_20;
  wire ENA_dly_D_22;
  wire ENA_dly_D_24;
  wire ENA_dly_D_26;
  wire ENA_dly_D_28;
  wire ENA_dly_D_30;
  wire ENA_dly_D_32;
  wire ENA_dly_D_34;
  wire ENA_dly_D_36;
  wire ENA_dly_D_38;
  wire ENA_dly_D_4;
  wire ENA_dly_D_40;
  wire ENA_dly_D_42;
  wire ENA_dly_D_44;
  wire ENA_dly_D_46;
  wire ENA_dly_D_48;
  wire ENA_dly_D_50;
  wire ENA_dly_D_52;
  wire ENA_dly_D_54;
  wire ENA_dly_D_56;
  wire ENA_dly_D_58;
  wire ENA_dly_D_6;
  wire ENA_dly_D_60;
  wire ENA_dly_D_62;
  wire ENA_dly_D_8;
  wire ENB_I;
  wire ENB_I_101;
  wire ENB_I_103;
  wire ENB_I_105;
  wire ENB_I_107;
  wire ENB_I_109;
  wire ENB_I_111;
  wire ENB_I_113;
  wire ENB_I_115;
  wire ENB_I_117;
  wire ENB_I_119;
  wire ENB_I_121;
  wire ENB_I_123;
  wire ENB_I_125;
  wire ENB_I_127;
  wire ENB_I_65;
  wire ENB_I_67;
  wire ENB_I_69;
  wire ENB_I_71;
  wire ENB_I_73;
  wire ENB_I_75;
  wire ENB_I_77;
  wire ENB_I_79;
  wire ENB_I_81;
  wire ENB_I_83;
  wire ENB_I_85;
  wire ENB_I_87;
  wire ENB_I_89;
  wire ENB_I_91;
  wire ENB_I_93;
  wire ENB_I_95;
  wire ENB_I_97;
  wire ENB_I_99;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_11;
  wire ENB_dly_D_13;
  wire ENB_dly_D_15;
  wire ENB_dly_D_17;
  wire ENB_dly_D_19;
  wire ENB_dly_D_21;
  wire ENB_dly_D_23;
  wire ENB_dly_D_25;
  wire ENB_dly_D_27;
  wire ENB_dly_D_29;
  wire ENB_dly_D_3;
  wire ENB_dly_D_31;
  wire ENB_dly_D_33;
  wire ENB_dly_D_35;
  wire ENB_dly_D_37;
  wire ENB_dly_D_39;
  wire ENB_dly_D_41;
  wire ENB_dly_D_43;
  wire ENB_dly_D_45;
  wire ENB_dly_D_47;
  wire ENB_dly_D_49;
  wire ENB_dly_D_5;
  wire ENB_dly_D_51;
  wire ENB_dly_D_53;
  wire ENB_dly_D_55;
  wire ENB_dly_D_57;
  wire ENB_dly_D_59;
  wire ENB_dly_D_61;
  wire ENB_dly_D_63;
  wire ENB_dly_D_7;
  wire ENB_dly_D_9;
  wire [1:0]Q;
  wire [1:0]WEA;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire p_8_out_1;
  wire [1:0]ram_full_fb_i_reg;
  wire [1:0]ram_full_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [1:0]ram_full_fb_i_reg_3;
  wire [1:0]ram_full_fb_i_reg_4;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[16].ram.r_n_0 ;
  wire \ramloop[16].ram.r_n_1 ;
  wire \ramloop[16].ram.r_n_2 ;
  wire \ramloop[16].ram.r_n_3 ;
  wire \ramloop[16].ram.r_n_4 ;
  wire \ramloop[16].ram.r_n_5 ;
  wire \ramloop[16].ram.r_n_6 ;
  wire \ramloop[16].ram.r_n_7 ;
  wire \ramloop[16].ram.r_n_8 ;
  wire \ramloop[17].ram.r_n_0 ;
  wire \ramloop[17].ram.r_n_1 ;
  wire \ramloop[17].ram.r_n_2 ;
  wire \ramloop[17].ram.r_n_3 ;
  wire \ramloop[17].ram.r_n_4 ;
  wire \ramloop[17].ram.r_n_5 ;
  wire \ramloop[17].ram.r_n_6 ;
  wire \ramloop[17].ram.r_n_7 ;
  wire \ramloop[17].ram.r_n_8 ;
  wire \ramloop[18].ram.r_n_0 ;
  wire \ramloop[18].ram.r_n_1 ;
  wire \ramloop[18].ram.r_n_2 ;
  wire \ramloop[18].ram.r_n_3 ;
  wire \ramloop[18].ram.r_n_4 ;
  wire \ramloop[18].ram.r_n_5 ;
  wire \ramloop[18].ram.r_n_6 ;
  wire \ramloop[18].ram.r_n_7 ;
  wire \ramloop[18].ram.r_n_8 ;
  wire \ramloop[19].ram.r_n_0 ;
  wire \ramloop[19].ram.r_n_1 ;
  wire \ramloop[19].ram.r_n_2 ;
  wire \ramloop[19].ram.r_n_3 ;
  wire \ramloop[19].ram.r_n_4 ;
  wire \ramloop[19].ram.r_n_5 ;
  wire \ramloop[19].ram.r_n_6 ;
  wire \ramloop[19].ram.r_n_7 ;
  wire \ramloop[19].ram.r_n_8 ;
  wire \ramloop[20].ram.r_n_0 ;
  wire \ramloop[20].ram.r_n_1 ;
  wire \ramloop[20].ram.r_n_2 ;
  wire \ramloop[20].ram.r_n_3 ;
  wire \ramloop[20].ram.r_n_4 ;
  wire \ramloop[20].ram.r_n_5 ;
  wire \ramloop[20].ram.r_n_6 ;
  wire \ramloop[20].ram.r_n_7 ;
  wire \ramloop[20].ram.r_n_8 ;
  wire \ramloop[21].ram.r_n_0 ;
  wire \ramloop[21].ram.r_n_1 ;
  wire \ramloop[21].ram.r_n_2 ;
  wire \ramloop[21].ram.r_n_3 ;
  wire \ramloop[21].ram.r_n_4 ;
  wire \ramloop[21].ram.r_n_5 ;
  wire \ramloop[21].ram.r_n_6 ;
  wire \ramloop[21].ram.r_n_7 ;
  wire \ramloop[21].ram.r_n_8 ;
  wire \ramloop[22].ram.r_n_0 ;
  wire \ramloop[22].ram.r_n_1 ;
  wire \ramloop[22].ram.r_n_2 ;
  wire \ramloop[22].ram.r_n_3 ;
  wire \ramloop[22].ram.r_n_4 ;
  wire \ramloop[22].ram.r_n_5 ;
  wire \ramloop[22].ram.r_n_6 ;
  wire \ramloop[22].ram.r_n_7 ;
  wire \ramloop[22].ram.r_n_8 ;
  wire \ramloop[23].ram.r_n_0 ;
  wire \ramloop[23].ram.r_n_1 ;
  wire \ramloop[23].ram.r_n_2 ;
  wire \ramloop[23].ram.r_n_3 ;
  wire \ramloop[23].ram.r_n_4 ;
  wire \ramloop[23].ram.r_n_5 ;
  wire \ramloop[23].ram.r_n_6 ;
  wire \ramloop[23].ram.r_n_7 ;
  wire \ramloop[23].ram.r_n_8 ;
  wire \ramloop[24].ram.r_n_0 ;
  wire \ramloop[24].ram.r_n_1 ;
  wire \ramloop[24].ram.r_n_2 ;
  wire \ramloop[24].ram.r_n_3 ;
  wire \ramloop[24].ram.r_n_4 ;
  wire \ramloop[24].ram.r_n_5 ;
  wire \ramloop[24].ram.r_n_6 ;
  wire \ramloop[24].ram.r_n_7 ;
  wire \ramloop[24].ram.r_n_8 ;
  wire \ramloop[25].ram.r_n_0 ;
  wire \ramloop[25].ram.r_n_1 ;
  wire \ramloop[25].ram.r_n_2 ;
  wire \ramloop[25].ram.r_n_3 ;
  wire \ramloop[25].ram.r_n_4 ;
  wire \ramloop[25].ram.r_n_5 ;
  wire \ramloop[25].ram.r_n_6 ;
  wire \ramloop[25].ram.r_n_7 ;
  wire \ramloop[25].ram.r_n_8 ;
  wire \ramloop[26].ram.r_n_0 ;
  wire \ramloop[26].ram.r_n_1 ;
  wire \ramloop[26].ram.r_n_2 ;
  wire \ramloop[26].ram.r_n_3 ;
  wire \ramloop[26].ram.r_n_4 ;
  wire \ramloop[26].ram.r_n_5 ;
  wire \ramloop[26].ram.r_n_6 ;
  wire \ramloop[26].ram.r_n_7 ;
  wire \ramloop[26].ram.r_n_8 ;
  wire \ramloop[27].ram.r_n_0 ;
  wire \ramloop[27].ram.r_n_1 ;
  wire \ramloop[27].ram.r_n_2 ;
  wire \ramloop[27].ram.r_n_3 ;
  wire \ramloop[27].ram.r_n_4 ;
  wire \ramloop[27].ram.r_n_5 ;
  wire \ramloop[27].ram.r_n_6 ;
  wire \ramloop[27].ram.r_n_7 ;
  wire \ramloop[27].ram.r_n_8 ;
  wire \ramloop[28].ram.r_n_0 ;
  wire \ramloop[28].ram.r_n_1 ;
  wire \ramloop[28].ram.r_n_2 ;
  wire \ramloop[28].ram.r_n_3 ;
  wire \ramloop[28].ram.r_n_4 ;
  wire \ramloop[28].ram.r_n_5 ;
  wire \ramloop[28].ram.r_n_6 ;
  wire \ramloop[28].ram.r_n_7 ;
  wire \ramloop[28].ram.r_n_8 ;
  wire \ramloop[29].ram.r_n_0 ;
  wire \ramloop[29].ram.r_n_1 ;
  wire \ramloop[29].ram.r_n_2 ;
  wire \ramloop[29].ram.r_n_3 ;
  wire \ramloop[29].ram.r_n_4 ;
  wire \ramloop[29].ram.r_n_5 ;
  wire \ramloop[29].ram.r_n_6 ;
  wire \ramloop[29].ram.r_n_7 ;
  wire \ramloop[29].ram.r_n_8 ;
  wire \ramloop[30].ram.r_n_0 ;
  wire \ramloop[30].ram.r_n_1 ;
  wire \ramloop[30].ram.r_n_2 ;
  wire \ramloop[30].ram.r_n_3 ;
  wire \ramloop[30].ram.r_n_4 ;
  wire \ramloop[30].ram.r_n_5 ;
  wire \ramloop[30].ram.r_n_6 ;
  wire \ramloop[30].ram.r_n_7 ;
  wire \ramloop[30].ram.r_n_8 ;
  wire \ramloop[31].ram.r_n_0 ;
  wire \ramloop[31].ram.r_n_1 ;
  wire \ramloop[31].ram.r_n_2 ;
  wire \ramloop[31].ram.r_n_3 ;
  wire \ramloop[31].ram.r_n_4 ;
  wire \ramloop[31].ram.r_n_5 ;
  wire \ramloop[31].ram.r_n_6 ;
  wire \ramloop[31].ram.r_n_7 ;
  wire \ramloop[31].ram.r_n_8 ;
  wire \ramloop[32].ram.r_n_0 ;
  wire \ramloop[32].ram.r_n_1 ;
  wire \ramloop[32].ram.r_n_2 ;
  wire \ramloop[32].ram.r_n_3 ;
  wire \ramloop[32].ram.r_n_4 ;
  wire \ramloop[32].ram.r_n_5 ;
  wire \ramloop[32].ram.r_n_6 ;
  wire \ramloop[32].ram.r_n_7 ;
  wire \ramloop[32].ram.r_n_8 ;
  wire \ramloop[33].ram.r_n_0 ;
  wire \ramloop[33].ram.r_n_1 ;
  wire \ramloop[33].ram.r_n_2 ;
  wire \ramloop[33].ram.r_n_3 ;
  wire \ramloop[33].ram.r_n_4 ;
  wire \ramloop[33].ram.r_n_5 ;
  wire \ramloop[33].ram.r_n_6 ;
  wire \ramloop[33].ram.r_n_7 ;
  wire \ramloop[33].ram.r_n_8 ;
  wire \ramloop[34].ram.r_n_0 ;
  wire \ramloop[34].ram.r_n_1 ;
  wire \ramloop[34].ram.r_n_2 ;
  wire \ramloop[34].ram.r_n_3 ;
  wire \ramloop[34].ram.r_n_4 ;
  wire \ramloop[34].ram.r_n_5 ;
  wire \ramloop[34].ram.r_n_6 ;
  wire \ramloop[34].ram.r_n_7 ;
  wire \ramloop[34].ram.r_n_8 ;
  wire \ramloop[35].ram.r_n_0 ;
  wire \ramloop[35].ram.r_n_1 ;
  wire \ramloop[35].ram.r_n_2 ;
  wire \ramloop[35].ram.r_n_3 ;
  wire \ramloop[35].ram.r_n_4 ;
  wire \ramloop[35].ram.r_n_5 ;
  wire \ramloop[35].ram.r_n_6 ;
  wire \ramloop[35].ram.r_n_7 ;
  wire \ramloop[35].ram.r_n_8 ;
  wire \ramloop[36].ram.r_n_0 ;
  wire \ramloop[36].ram.r_n_1 ;
  wire \ramloop[36].ram.r_n_2 ;
  wire \ramloop[36].ram.r_n_3 ;
  wire \ramloop[36].ram.r_n_4 ;
  wire \ramloop[36].ram.r_n_5 ;
  wire \ramloop[36].ram.r_n_6 ;
  wire \ramloop[36].ram.r_n_7 ;
  wire \ramloop[36].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire s_axi_aclk;

  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.ADDRBWRADDR(ADDRBWRADDR[14:12]),
        .D(D[32:1]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[11].ram.r_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[10].ram.r_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[9].ram.r_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ({\ramloop[16].ram.r_n_0 ,\ramloop[16].ram.r_n_1 ,\ramloop[16].ram.r_n_2 ,\ramloop[16].ram.r_n_3 ,\ramloop[16].ram.r_n_4 ,\ramloop[16].ram.r_n_5 ,\ramloop[16].ram.r_n_6 ,\ramloop[16].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ({\ramloop[20].ram.r_n_0 ,\ramloop[20].ram.r_n_1 ,\ramloop[20].ram.r_n_2 ,\ramloop[20].ram.r_n_3 ,\ramloop[20].ram.r_n_4 ,\ramloop[20].ram.r_n_5 ,\ramloop[20].ram.r_n_6 ,\ramloop[20].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ({\ramloop[19].ram.r_n_0 ,\ramloop[19].ram.r_n_1 ,\ramloop[19].ram.r_n_2 ,\ramloop[19].ram.r_n_3 ,\ramloop[19].ram.r_n_4 ,\ramloop[19].ram.r_n_5 ,\ramloop[19].ram.r_n_6 ,\ramloop[19].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ({\ramloop[18].ram.r_n_0 ,\ramloop[18].ram.r_n_1 ,\ramloop[18].ram.r_n_2 ,\ramloop[18].ram.r_n_3 ,\ramloop[18].ram.r_n_4 ,\ramloop[18].ram.r_n_5 ,\ramloop[18].ram.r_n_6 ,\ramloop[18].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ({\ramloop[17].ram.r_n_0 ,\ramloop[17].ram.r_n_1 ,\ramloop[17].ram.r_n_2 ,\ramloop[17].ram.r_n_3 ,\ramloop[17].ram.r_n_4 ,\ramloop[17].ram.r_n_5 ,\ramloop[17].ram.r_n_6 ,\ramloop[17].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 (\ramloop[16].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 (\ramloop[20].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 (\ramloop[19].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27 (\ramloop[18].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28 (\ramloop[17].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 ({\ramloop[24].ram.r_n_0 ,\ramloop[24].ram.r_n_1 ,\ramloop[24].ram.r_n_2 ,\ramloop[24].ram.r_n_3 ,\ramloop[24].ram.r_n_4 ,\ramloop[24].ram.r_n_5 ,\ramloop[24].ram.r_n_6 ,\ramloop[24].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 ({\ramloop[23].ram.r_n_0 ,\ramloop[23].ram.r_n_1 ,\ramloop[23].ram.r_n_2 ,\ramloop[23].ram.r_n_3 ,\ramloop[23].ram.r_n_4 ,\ramloop[23].ram.r_n_5 ,\ramloop[23].ram.r_n_6 ,\ramloop[23].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 ({\ramloop[22].ram.r_n_0 ,\ramloop[22].ram.r_n_1 ,\ramloop[22].ram.r_n_2 ,\ramloop[22].ram.r_n_3 ,\ramloop[22].ram.r_n_4 ,\ramloop[22].ram.r_n_5 ,\ramloop[22].ram.r_n_6 ,\ramloop[22].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 ({\ramloop[21].ram.r_n_0 ,\ramloop[21].ram.r_n_1 ,\ramloop[21].ram.r_n_2 ,\ramloop[21].ram.r_n_3 ,\ramloop[21].ram.r_n_4 ,\ramloop[21].ram.r_n_5 ,\ramloop[21].ram.r_n_6 ,\ramloop[21].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 ({\ramloop[28].ram.r_n_0 ,\ramloop[28].ram.r_n_1 ,\ramloop[28].ram.r_n_2 ,\ramloop[28].ram.r_n_3 ,\ramloop[28].ram.r_n_4 ,\ramloop[28].ram.r_n_5 ,\ramloop[28].ram.r_n_6 ,\ramloop[28].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 ({\ramloop[27].ram.r_n_0 ,\ramloop[27].ram.r_n_1 ,\ramloop[27].ram.r_n_2 ,\ramloop[27].ram.r_n_3 ,\ramloop[27].ram.r_n_4 ,\ramloop[27].ram.r_n_5 ,\ramloop[27].ram.r_n_6 ,\ramloop[27].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 ({\ramloop[26].ram.r_n_0 ,\ramloop[26].ram.r_n_1 ,\ramloop[26].ram.r_n_2 ,\ramloop[26].ram.r_n_3 ,\ramloop[26].ram.r_n_4 ,\ramloop[26].ram.r_n_5 ,\ramloop[26].ram.r_n_6 ,\ramloop[26].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 ({\ramloop[25].ram.r_n_0 ,\ramloop[25].ram.r_n_1 ,\ramloop[25].ram.r_n_2 ,\ramloop[25].ram.r_n_3 ,\ramloop[25].ram.r_n_4 ,\ramloop[25].ram.r_n_5 ,\ramloop[25].ram.r_n_6 ,\ramloop[25].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37 (\ramloop[24].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38 (\ramloop[23].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39 (\ramloop[22].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40 (\ramloop[21].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41 (\ramloop[28].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42 (\ramloop[27].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43 (\ramloop[26].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44 (\ramloop[25].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 ({\ramloop[32].ram.r_n_0 ,\ramloop[32].ram.r_n_1 ,\ramloop[32].ram.r_n_2 ,\ramloop[32].ram.r_n_3 ,\ramloop[32].ram.r_n_4 ,\ramloop[32].ram.r_n_5 ,\ramloop[32].ram.r_n_6 ,\ramloop[32].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 ({\ramloop[31].ram.r_n_0 ,\ramloop[31].ram.r_n_1 ,\ramloop[31].ram.r_n_2 ,\ramloop[31].ram.r_n_3 ,\ramloop[31].ram.r_n_4 ,\ramloop[31].ram.r_n_5 ,\ramloop[31].ram.r_n_6 ,\ramloop[31].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 ({\ramloop[30].ram.r_n_0 ,\ramloop[30].ram.r_n_1 ,\ramloop[30].ram.r_n_2 ,\ramloop[30].ram.r_n_3 ,\ramloop[30].ram.r_n_4 ,\ramloop[30].ram.r_n_5 ,\ramloop[30].ram.r_n_6 ,\ramloop[30].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 ({\ramloop[29].ram.r_n_0 ,\ramloop[29].ram.r_n_1 ,\ramloop[29].ram.r_n_2 ,\ramloop[29].ram.r_n_3 ,\ramloop[29].ram.r_n_4 ,\ramloop[29].ram.r_n_5 ,\ramloop[29].ram.r_n_6 ,\ramloop[29].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 ({\ramloop[36].ram.r_n_0 ,\ramloop[36].ram.r_n_1 ,\ramloop[36].ram.r_n_2 ,\ramloop[36].ram.r_n_3 ,\ramloop[36].ram.r_n_4 ,\ramloop[36].ram.r_n_5 ,\ramloop[36].ram.r_n_6 ,\ramloop[36].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 ({\ramloop[35].ram.r_n_0 ,\ramloop[35].ram.r_n_1 ,\ramloop[35].ram.r_n_2 ,\ramloop[35].ram.r_n_3 ,\ramloop[35].ram.r_n_4 ,\ramloop[35].ram.r_n_5 ,\ramloop[35].ram.r_n_6 ,\ramloop[35].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 ({\ramloop[34].ram.r_n_0 ,\ramloop[34].ram.r_n_1 ,\ramloop[34].ram.r_n_2 ,\ramloop[34].ram.r_n_3 ,\ramloop[34].ram.r_n_4 ,\ramloop[34].ram.r_n_5 ,\ramloop[34].ram.r_n_6 ,\ramloop[34].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 ({\ramloop[33].ram.r_n_0 ,\ramloop[33].ram.r_n_1 ,\ramloop[33].ram.r_n_2 ,\ramloop[33].ram.r_n_3 ,\ramloop[33].ram.r_n_4 ,\ramloop[33].ram.r_n_5 ,\ramloop[33].ram.r_n_6 ,\ramloop[33].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53 (\ramloop[32].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54 (\ramloop[31].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55 (\ramloop[30].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56 (\ramloop[29].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57 (\ramloop[36].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58 (\ramloop[35].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59 (\ramloop[34].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 (\ramloop[7].ram.r_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60 (\ramloop[33].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (\ramloop[6].ram.r_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[5].ram.r_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[12].ram.r_n_4 ),
        .DOBDO({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 }),
        .DOPBDOP(\ramloop[8].ram.r_n_4 ),
        .Q(Q),
        .p_8_out_1(p_8_out_1),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D[0]),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .ram_full_fb_i_reg(ram_full_fb_i_reg[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.ENA_I_74(ENA_I_74),
        .ENA_dly_D_10(ENA_dly_D_10),
        .ENB_I_75(ENB_I_75),
        .ENB_dly_D_11(ENB_dly_D_11),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[10].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_76(ENA_I_76),
        .ENA_dly_D_12(ENA_dly_D_12),
        .ENB_I_77(ENB_I_77),
        .ENB_dly_D_13(ENB_dly_D_13),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[11].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_1[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.ENA_I_78(ENA_I_78),
        .ENA_dly_D_14(ENA_dly_D_14),
        .ENB_I_79(ENB_I_79),
        .ENB_dly_D_15(ENB_dly_D_15),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[12].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_80(ENA_I_80),
        .ENA_dly_D_16(ENA_dly_D_16),
        .ENB_I_81(ENB_I_81),
        .ENB_dly_D_17(ENB_dly_D_17),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[13].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_1[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.ENA_I_82(ENA_I_82),
        .ENA_dly_D_18(ENA_dly_D_18),
        .ENB_I_83(ENB_I_83),
        .ENB_dly_D_19(ENB_dly_D_19),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[14].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14 \ramloop[15].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_84(ENA_I_84),
        .ENA_dly_D_20(ENA_dly_D_20),
        .ENB_I_85(ENB_I_85),
        .ENB_dly_D_21(ENB_dly_D_21),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[15].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_1),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15 \ramloop[16].ram.r 
       (.ENA_I_86(ENA_I_86),
        .ENA_dly_D_22(ENA_dly_D_22),
        .ENB_I_87(ENB_I_87),
        .ENB_dly_D_23(ENB_dly_D_23),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[16].ram.r_n_0 ,\ramloop[16].ram.r_n_1 ,\ramloop[16].ram.r_n_2 ,\ramloop[16].ram.r_n_3 ,\ramloop[16].ram.r_n_4 ,\ramloop[16].ram.r_n_5 ,\ramloop[16].ram.r_n_6 ,\ramloop[16].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[16].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16 \ramloop[17].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_88(ENA_I_88),
        .ENA_dly_D_24(ENA_dly_D_24),
        .ENB_I_89(ENB_I_89),
        .ENB_dly_D_25(ENB_dly_D_25),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[17].ram.r_n_0 ,\ramloop[17].ram.r_n_1 ,\ramloop[17].ram.r_n_2 ,\ramloop[17].ram.r_n_3 ,\ramloop[17].ram.r_n_4 ,\ramloop[17].ram.r_n_5 ,\ramloop[17].ram.r_n_6 ,\ramloop[17].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[17].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_1[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17 \ramloop[18].ram.r 
       (.ENA_I_90(ENA_I_90),
        .ENA_dly_D_26(ENA_dly_D_26),
        .ENB_I_91(ENB_I_91),
        .ENB_dly_D_27(ENB_dly_D_27),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[18].ram.r_n_0 ,\ramloop[18].ram.r_n_1 ,\ramloop[18].ram.r_n_2 ,\ramloop[18].ram.r_n_3 ,\ramloop[18].ram.r_n_4 ,\ramloop[18].ram.r_n_5 ,\ramloop[18].ram.r_n_6 ,\ramloop[18].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[18].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_2[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18 \ramloop[19].ram.r 
       (.ENA_I_92(ENA_I_92),
        .ENA_dly_D_28(ENA_dly_D_28),
        .ENB_I_93(ENB_I_93),
        .ENB_dly_D_29(ENB_dly_D_29),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[19].ram.r_n_0 ,\ramloop[19].ram.r_n_1 ,\ramloop[19].ram.r_n_2 ,\ramloop[19].ram.r_n_3 ,\ramloop[19].ram.r_n_4 ,\ramloop[19].ram.r_n_5 ,\ramloop[19].ram.r_n_6 ,\ramloop[19].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[19].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_1[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19 \ramloop[20].ram.r 
       (.ENA_I_94(ENA_I_94),
        .ENA_dly_D_30(ENA_dly_D_30),
        .ENB_I_95(ENB_I_95),
        .ENB_dly_D_31(ENB_dly_D_31),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[13:5]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] ({\ramloop[20].ram.r_n_0 ,\ramloop[20].ram.r_n_1 ,\ramloop[20].ram.r_n_2 ,\ramloop[20].ram.r_n_3 ,\ramloop[20].ram.r_n_4 ,\ramloop[20].ram.r_n_5 ,\ramloop[20].ram.r_n_6 ,\ramloop[20].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[22] (\ramloop[20].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_2[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20 \ramloop[21].ram.r 
       (.ENA_I_96(ENA_I_96),
        .ENA_dly_D_32(ENA_dly_D_32),
        .ENB_I_97(ENB_I_97),
        .ENB_dly_D_33(ENB_dly_D_33),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[21].ram.r_n_0 ,\ramloop[21].ram.r_n_1 ,\ramloop[21].ram.r_n_2 ,\ramloop[21].ram.r_n_3 ,\ramloop[21].ram.r_n_4 ,\ramloop[21].ram.r_n_5 ,\ramloop[21].ram.r_n_6 ,\ramloop[21].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[21].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_3[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21 \ramloop[22].ram.r 
       (.ENA_I_98(ENA_I_98),
        .ENA_dly_D_34(ENA_dly_D_34),
        .ENB_I_99(ENB_I_99),
        .ENB_dly_D_35(ENB_dly_D_35),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[22].ram.r_n_0 ,\ramloop[22].ram.r_n_1 ,\ramloop[22].ram.r_n_2 ,\ramloop[22].ram.r_n_3 ,\ramloop[22].ram.r_n_4 ,\ramloop[22].ram.r_n_5 ,\ramloop[22].ram.r_n_6 ,\ramloop[22].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[22].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_2),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22 \ramloop[23].ram.r 
       (.ENA_I_100(ENA_I_100),
        .ENA_dly_D_36(ENA_dly_D_36),
        .ENB_I_101(ENB_I_101),
        .ENB_dly_D_37(ENB_dly_D_37),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[23].ram.r_n_0 ,\ramloop[23].ram.r_n_1 ,\ramloop[23].ram.r_n_2 ,\ramloop[23].ram.r_n_3 ,\ramloop[23].ram.r_n_4 ,\ramloop[23].ram.r_n_5 ,\ramloop[23].ram.r_n_6 ,\ramloop[23].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[23].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_3[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23 \ramloop[24].ram.r 
       (.ENA_I_102(ENA_I_102),
        .ENA_dly_D_38(ENA_dly_D_38),
        .ENB_I_103(ENB_I_103),
        .ENB_dly_D_39(ENB_dly_D_39),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[24].ram.r_n_0 ,\ramloop[24].ram.r_n_1 ,\ramloop[24].ram.r_n_2 ,\ramloop[24].ram.r_n_3 ,\ramloop[24].ram.r_n_4 ,\ramloop[24].ram.r_n_5 ,\ramloop[24].ram.r_n_6 ,\ramloop[24].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[24].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_2[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24 \ramloop[25].ram.r 
       (.ENA_I_104(ENA_I_104),
        .ENA_dly_D_40(ENA_dly_D_40),
        .ENB_I_105(ENB_I_105),
        .ENB_dly_D_41(ENB_dly_D_41),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[25].ram.r_n_0 ,\ramloop[25].ram.r_n_1 ,\ramloop[25].ram.r_n_2 ,\ramloop[25].ram.r_n_3 ,\ramloop[25].ram.r_n_4 ,\ramloop[25].ram.r_n_5 ,\ramloop[25].ram.r_n_6 ,\ramloop[25].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[25].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_3),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25 \ramloop[26].ram.r 
       (.ENA_I_106(ENA_I_106),
        .ENA_dly_D_42(ENA_dly_D_42),
        .ENB_I_107(ENB_I_107),
        .ENB_dly_D_43(ENB_dly_D_43),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[26].ram.r_n_0 ,\ramloop[26].ram.r_n_1 ,\ramloop[26].ram.r_n_2 ,\ramloop[26].ram.r_n_3 ,\ramloop[26].ram.r_n_4 ,\ramloop[26].ram.r_n_5 ,\ramloop[26].ram.r_n_6 ,\ramloop[26].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[26].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_2[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26 \ramloop[27].ram.r 
       (.ENA_I_108(ENA_I_108),
        .ENA_dly_D_44(ENA_dly_D_44),
        .ENB_I_109(ENB_I_109),
        .ENB_dly_D_45(ENB_dly_D_45),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[27].ram.r_n_0 ,\ramloop[27].ram.r_n_1 ,\ramloop[27].ram.r_n_2 ,\ramloop[27].ram.r_n_3 ,\ramloop[27].ram.r_n_4 ,\ramloop[27].ram.r_n_5 ,\ramloop[27].ram.r_n_6 ,\ramloop[27].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[27].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_3[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27 \ramloop[28].ram.r 
       (.ENA_I_110(ENA_I_110),
        .ENA_dly_D_46(ENA_dly_D_46),
        .ENB_I_111(ENB_I_111),
        .ENB_dly_D_47(ENB_dly_D_47),
        .WEA(WEA[1]),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[22:14]),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] ({\ramloop[28].ram.r_n_0 ,\ramloop[28].ram.r_n_1 ,\ramloop[28].ram.r_n_2 ,\ramloop[28].ram.r_n_3 ,\ramloop[28].ram.r_n_4 ,\ramloop[28].ram.r_n_5 ,\ramloop[28].ram.r_n_6 ,\ramloop[28].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[31] (\ramloop[28].ram.r_n_8 ),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28 \ramloop[29].ram.r 
       (.ENA_I_112(ENA_I_112),
        .ENA_dly_D_48(ENA_dly_D_48),
        .ENB_I_113(ENB_I_113),
        .ENB_dly_D_49(ENB_dly_D_49),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[29].ram.r_n_0 ,\ramloop[29].ram.r_n_1 ,\ramloop[29].ram.r_n_2 ,\ramloop[29].ram.r_n_3 ,\ramloop[29].ram.r_n_4 ,\ramloop[29].ram.r_n_5 ,\ramloop[29].ram.r_n_6 ,\ramloop[29].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[29].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_3[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29 \ramloop[30].ram.r 
       (.ENA_I_114(ENA_I_114),
        .ENA_dly_D_50(ENA_dly_D_50),
        .ENB_I_115(ENB_I_115),
        .ENB_dly_D_51(ENB_dly_D_51),
        .WEA(WEA[1]),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[30].ram.r_n_0 ,\ramloop[30].ram.r_n_1 ,\ramloop[30].ram.r_n_2 ,\ramloop[30].ram.r_n_3 ,\ramloop[30].ram.r_n_4 ,\ramloop[30].ram.r_n_5 ,\ramloop[30].ram.r_n_6 ,\ramloop[30].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[30].ram.r_n_8 ),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30 \ramloop[31].ram.r 
       (.ENA_I_116(ENA_I_116),
        .ENA_dly_D_52(ENA_dly_D_52),
        .ENB_I_117(ENB_I_117),
        .ENB_dly_D_53(ENB_dly_D_53),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[31].ram.r_n_0 ,\ramloop[31].ram.r_n_1 ,\ramloop[31].ram.r_n_2 ,\ramloop[31].ram.r_n_3 ,\ramloop[31].ram.r_n_4 ,\ramloop[31].ram.r_n_5 ,\ramloop[31].ram.r_n_6 ,\ramloop[31].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[31].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_4[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31 \ramloop[32].ram.r 
       (.ENA_I_118(ENA_I_118),
        .ENA_dly_D_54(ENA_dly_D_54),
        .ENB_I_119(ENB_I_119),
        .ENB_dly_D_55(ENB_dly_D_55),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[32].ram.r_n_0 ,\ramloop[32].ram.r_n_1 ,\ramloop[32].ram.r_n_2 ,\ramloop[32].ram.r_n_3 ,\ramloop[32].ram.r_n_4 ,\ramloop[32].ram.r_n_5 ,\ramloop[32].ram.r_n_6 ,\ramloop[32].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[32].ram.r_n_8 ),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32 \ramloop[33].ram.r 
       (.ENA_I_120(ENA_I_120),
        .ENA_dly_D_56(ENA_dly_D_56),
        .ENB_I_121(ENB_I_121),
        .ENB_dly_D_57(ENB_dly_D_57),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[33].ram.r_n_0 ,\ramloop[33].ram.r_n_1 ,\ramloop[33].ram.r_n_2 ,\ramloop[33].ram.r_n_3 ,\ramloop[33].ram.r_n_4 ,\ramloop[33].ram.r_n_5 ,\ramloop[33].ram.r_n_6 ,\ramloop[33].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[33].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_4[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33 \ramloop[34].ram.r 
       (.ENA_I_122(ENA_I_122),
        .ENA_dly_D_58(ENA_dly_D_58),
        .ENB_I_123(ENB_I_123),
        .ENB_dly_D_59(ENB_dly_D_59),
        .WEA(WEA[0]),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[34].ram.r_n_0 ,\ramloop[34].ram.r_n_1 ,\ramloop[34].ram.r_n_2 ,\ramloop[34].ram.r_n_3 ,\ramloop[34].ram.r_n_4 ,\ramloop[34].ram.r_n_5 ,\ramloop[34].ram.r_n_6 ,\ramloop[34].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[34].ram.r_n_8 ),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34 \ramloop[35].ram.r 
       (.ENA_I_124(ENA_I_124),
        .ENA_dly_D_60(ENA_dly_D_60),
        .ENB_I_125(ENB_I_125),
        .ENB_dly_D_61(ENB_dly_D_61),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[35].ram.r_n_0 ,\ramloop[35].ram.r_n_1 ,\ramloop[35].ram.r_n_2 ,\ramloop[35].ram.r_n_3 ,\ramloop[35].ram.r_n_4 ,\ramloop[35].ram.r_n_5 ,\ramloop[35].ram.r_n_6 ,\ramloop[35].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[35].ram.r_n_8 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_4),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35 \ramloop[36].ram.r 
       (.ENA_I_126(ENA_I_126),
        .ENA_dly_D_62(ENA_dly_D_62),
        .ENB_I_127(ENB_I_127),
        .ENB_dly_D_63(ENB_dly_D_63),
        .WEA(WEA[0]),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[31:23]),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] ({\ramloop[36].ram.r_n_0 ,\ramloop[36].ram.r_n_1 ,\ramloop[36].ram.r_n_2 ,\ramloop[36].ram.r_n_3 ,\ramloop[36].ram.r_n_4 ,\ramloop[36].ram.r_n_5 ,\ramloop[36].ram.r_n_6 ,\ramloop[36].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[40] (\ramloop[36].ram.r_n_8 ),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_64(ENA_I_64),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENB_I_65(ENB_I_65),
        .ENB_dly_D_1(ENB_dly_D_1),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[5].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_66(ENA_I_66),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENB_I_67(ENB_I_67),
        .ENB_dly_D_3(ENB_dly_D_3),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[6].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_68(ENA_I_68),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENB_I_69(ENB_I_69),
        .ENB_dly_D_5(ENB_dly_D_5),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[7].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg[0]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .DOBDO({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 }),
        .DOPBDOP(\ramloop[8].ram.r_n_4 ),
        .ENA_I_70(ENA_I_70),
        .ENA_dly_D_6(ENA_dly_D_6),
        .ENB_I_71(ENB_I_71),
        .ENB_dly_D_7(ENB_dly_D_7),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0[1]),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.ADDRARDADDR(ADDRARDADDR[11:0]),
        .ADDRBWRADDR(ADDRBWRADDR[11:0]),
        .ENA_I_72(ENA_I_72),
        .ENA_dly_D_8(ENA_dly_D_8),
        .ENB_I_73(ENB_I_73),
        .ENB_dly_D_9(ENB_dly_D_9),
        .axi_str_rxd_tdata(axi_str_rxd_tdata[4:0]),
        .\goreg_bm.dout_i_reg[12] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 }),
        .\goreg_bm.dout_i_reg[13] (\ramloop[9].ram.r_n_4 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg[0]),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0
   (D,
    ADDRBWRADDR,
    p_8_out_1,
    Q,
    s_axi_aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60 );
  output [31:0]D;
  input [2:0]ADDRBWRADDR;
  input p_8_out_1;
  input [1:0]Q;
  input s_axi_aclk;
  input [3:0]DOBDO;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60 ;

  wire [2:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [3:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [1:0]Q;
  wire \goreg_bm.dout_i[10]_i_2_n_0 ;
  wire \goreg_bm.dout_i[10]_i_3_n_0 ;
  wire \goreg_bm.dout_i[11]_i_2_n_0 ;
  wire \goreg_bm.dout_i[11]_i_3_n_0 ;
  wire \goreg_bm.dout_i[12]_i_2_n_0 ;
  wire \goreg_bm.dout_i[12]_i_3_n_0 ;
  wire \goreg_bm.dout_i[13]_i_2_n_0 ;
  wire \goreg_bm.dout_i[13]_i_3_n_0 ;
  wire \goreg_bm.dout_i[14]_i_2_n_0 ;
  wire \goreg_bm.dout_i[14]_i_3_n_0 ;
  wire \goreg_bm.dout_i[15]_i_2_n_0 ;
  wire \goreg_bm.dout_i[15]_i_3_n_0 ;
  wire \goreg_bm.dout_i[16]_i_2_n_0 ;
  wire \goreg_bm.dout_i[16]_i_3_n_0 ;
  wire \goreg_bm.dout_i[17]_i_2_n_0 ;
  wire \goreg_bm.dout_i[17]_i_3_n_0 ;
  wire \goreg_bm.dout_i[18]_i_2_n_0 ;
  wire \goreg_bm.dout_i[18]_i_3_n_0 ;
  wire \goreg_bm.dout_i[19]_i_2_n_0 ;
  wire \goreg_bm.dout_i[19]_i_3_n_0 ;
  wire \goreg_bm.dout_i[20]_i_2_n_0 ;
  wire \goreg_bm.dout_i[20]_i_3_n_0 ;
  wire \goreg_bm.dout_i[21]_i_2_n_0 ;
  wire \goreg_bm.dout_i[21]_i_3_n_0 ;
  wire \goreg_bm.dout_i[22]_i_2_n_0 ;
  wire \goreg_bm.dout_i[22]_i_3_n_0 ;
  wire \goreg_bm.dout_i[23]_i_2_n_0 ;
  wire \goreg_bm.dout_i[23]_i_3_n_0 ;
  wire \goreg_bm.dout_i[24]_i_2_n_0 ;
  wire \goreg_bm.dout_i[24]_i_3_n_0 ;
  wire \goreg_bm.dout_i[25]_i_2_n_0 ;
  wire \goreg_bm.dout_i[25]_i_3_n_0 ;
  wire \goreg_bm.dout_i[26]_i_2_n_0 ;
  wire \goreg_bm.dout_i[26]_i_3_n_0 ;
  wire \goreg_bm.dout_i[27]_i_2_n_0 ;
  wire \goreg_bm.dout_i[27]_i_3_n_0 ;
  wire \goreg_bm.dout_i[28]_i_2_n_0 ;
  wire \goreg_bm.dout_i[28]_i_3_n_0 ;
  wire \goreg_bm.dout_i[29]_i_2_n_0 ;
  wire \goreg_bm.dout_i[29]_i_3_n_0 ;
  wire \goreg_bm.dout_i[30]_i_2_n_0 ;
  wire \goreg_bm.dout_i[30]_i_3_n_0 ;
  wire \goreg_bm.dout_i[31]_i_2_n_0 ;
  wire \goreg_bm.dout_i[31]_i_3_n_0 ;
  wire \goreg_bm.dout_i[32]_i_2_n_0 ;
  wire \goreg_bm.dout_i[32]_i_3_n_0 ;
  wire \goreg_bm.dout_i[33]_i_2_n_0 ;
  wire \goreg_bm.dout_i[33]_i_3_n_0 ;
  wire \goreg_bm.dout_i[34]_i_2_n_0 ;
  wire \goreg_bm.dout_i[34]_i_3_n_0 ;
  wire \goreg_bm.dout_i[35]_i_2_n_0 ;
  wire \goreg_bm.dout_i[35]_i_3_n_0 ;
  wire \goreg_bm.dout_i[36]_i_2_n_0 ;
  wire \goreg_bm.dout_i[36]_i_3_n_0 ;
  wire \goreg_bm.dout_i[37]_i_2_n_0 ;
  wire \goreg_bm.dout_i[37]_i_3_n_0 ;
  wire \goreg_bm.dout_i[38]_i_2_n_0 ;
  wire \goreg_bm.dout_i[38]_i_3_n_0 ;
  wire \goreg_bm.dout_i[39]_i_2_n_0 ;
  wire \goreg_bm.dout_i[39]_i_3_n_0 ;
  wire \goreg_bm.dout_i[40]_i_3_n_0 ;
  wire \goreg_bm.dout_i[40]_i_4_n_0 ;
  wire \goreg_bm.dout_i[9]_i_2_n_0 ;
  wire \goreg_bm.dout_i[9]_i_3_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ;
  wire p_8_out_1;
  wire s_axi_aclk;
  wire [2:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[10]_i_2 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .O(\goreg_bm.dout_i[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .O(\goreg_bm.dout_i[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[11]_i_2 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .O(\goreg_bm.dout_i[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .O(\goreg_bm.dout_i[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[12]_i_2 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .O(\goreg_bm.dout_i[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[12]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .O(\goreg_bm.dout_i[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[13]_i_2 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(\goreg_bm.dout_i[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[13]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .O(\goreg_bm.dout_i[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[14]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [0]),
        .O(\goreg_bm.dout_i[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[14]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [0]),
        .O(\goreg_bm.dout_i[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[15]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [1]),
        .O(\goreg_bm.dout_i[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[15]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [1]),
        .O(\goreg_bm.dout_i[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[16]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [2]),
        .O(\goreg_bm.dout_i[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[16]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [2]),
        .O(\goreg_bm.dout_i[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[17]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [3]),
        .O(\goreg_bm.dout_i[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[17]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [3]),
        .O(\goreg_bm.dout_i[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[18]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [4]),
        .O(\goreg_bm.dout_i[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[18]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [4]),
        .O(\goreg_bm.dout_i[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[19]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [5]),
        .O(\goreg_bm.dout_i[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[19]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [5]),
        .O(\goreg_bm.dout_i[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[20]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [6]),
        .O(\goreg_bm.dout_i[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[20]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [6]),
        .O(\goreg_bm.dout_i[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[21]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 [7]),
        .O(\goreg_bm.dout_i[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[21]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20 [7]),
        .O(\goreg_bm.dout_i[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[22]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24 ),
        .O(\goreg_bm.dout_i[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[22]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28 ),
        .O(\goreg_bm.dout_i[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[23]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [0]),
        .O(\goreg_bm.dout_i[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[23]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [0]),
        .O(\goreg_bm.dout_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[24]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [1]),
        .O(\goreg_bm.dout_i[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[24]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [1]),
        .O(\goreg_bm.dout_i[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[25]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [2]),
        .O(\goreg_bm.dout_i[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[25]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [2]),
        .O(\goreg_bm.dout_i[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[26]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [3]),
        .O(\goreg_bm.dout_i[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[26]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [3]),
        .O(\goreg_bm.dout_i[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[27]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [4]),
        .O(\goreg_bm.dout_i[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[27]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [4]),
        .O(\goreg_bm.dout_i[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[28]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [5]),
        .O(\goreg_bm.dout_i[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[28]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [5]),
        .O(\goreg_bm.dout_i[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[29]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [6]),
        .O(\goreg_bm.dout_i[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[29]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [6]),
        .O(\goreg_bm.dout_i[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[30]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32 [7]),
        .O(\goreg_bm.dout_i[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[30]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36 [7]),
        .O(\goreg_bm.dout_i[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[31]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40 ),
        .O(\goreg_bm.dout_i[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[31]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44 ),
        .O(\goreg_bm.dout_i[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[32]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [0]),
        .O(\goreg_bm.dout_i[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[32]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [0]),
        .O(\goreg_bm.dout_i[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[33]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [1]),
        .O(\goreg_bm.dout_i[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[33]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [1]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [1]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [1]),
        .O(\goreg_bm.dout_i[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[34]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [2]),
        .O(\goreg_bm.dout_i[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[34]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [2]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [2]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [2]),
        .O(\goreg_bm.dout_i[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[35]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [3]),
        .O(\goreg_bm.dout_i[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[35]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [3]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [3]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [3]),
        .O(\goreg_bm.dout_i[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[36]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [4]),
        .O(\goreg_bm.dout_i[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[36]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [4]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [4]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [4]),
        .O(\goreg_bm.dout_i[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[37]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [5]),
        .O(\goreg_bm.dout_i[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[37]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [5]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [5]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [5]),
        .O(\goreg_bm.dout_i[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[38]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [6]),
        .O(\goreg_bm.dout_i[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[38]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [6]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [6]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [6]),
        .O(\goreg_bm.dout_i[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[39]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48 [7]),
        .O(\goreg_bm.dout_i[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[39]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50 [7]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51 [7]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52 [7]),
        .O(\goreg_bm.dout_i[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[40]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56 ),
        .O(\goreg_bm.dout_i[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[40]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58 ),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59 ),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60 ),
        .O(\goreg_bm.dout_i[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[9]_i_2 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .O(\goreg_bm.dout_i[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \goreg_bm.dout_i[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I2(sel_pipe[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I4(sel_pipe[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .O(\goreg_bm.dout_i[9]_i_3_n_0 ));
  MUXF7 \goreg_bm.dout_i_reg[10]_i_1 
       (.I0(\goreg_bm.dout_i[10]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[10]_i_3_n_0 ),
        .O(D[1]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[11]_i_1 
       (.I0(\goreg_bm.dout_i[11]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[11]_i_3_n_0 ),
        .O(D[2]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[12]_i_1 
       (.I0(\goreg_bm.dout_i[12]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[12]_i_3_n_0 ),
        .O(D[3]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[13]_i_1 
       (.I0(\goreg_bm.dout_i[13]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[13]_i_3_n_0 ),
        .O(D[4]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[14]_i_1 
       (.I0(\goreg_bm.dout_i[14]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[14]_i_3_n_0 ),
        .O(D[5]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[15]_i_1 
       (.I0(\goreg_bm.dout_i[15]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[15]_i_3_n_0 ),
        .O(D[6]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[16]_i_1 
       (.I0(\goreg_bm.dout_i[16]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[16]_i_3_n_0 ),
        .O(D[7]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[17]_i_1 
       (.I0(\goreg_bm.dout_i[17]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[17]_i_3_n_0 ),
        .O(D[8]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[18]_i_1 
       (.I0(\goreg_bm.dout_i[18]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[18]_i_3_n_0 ),
        .O(D[9]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[19]_i_1 
       (.I0(\goreg_bm.dout_i[19]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[19]_i_3_n_0 ),
        .O(D[10]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[20]_i_1 
       (.I0(\goreg_bm.dout_i[20]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[20]_i_3_n_0 ),
        .O(D[11]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[21]_i_1 
       (.I0(\goreg_bm.dout_i[21]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[21]_i_3_n_0 ),
        .O(D[12]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[22]_i_1 
       (.I0(\goreg_bm.dout_i[22]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[22]_i_3_n_0 ),
        .O(D[13]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[23]_i_1 
       (.I0(\goreg_bm.dout_i[23]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[23]_i_3_n_0 ),
        .O(D[14]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[24]_i_1 
       (.I0(\goreg_bm.dout_i[24]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[24]_i_3_n_0 ),
        .O(D[15]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[25]_i_1 
       (.I0(\goreg_bm.dout_i[25]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[25]_i_3_n_0 ),
        .O(D[16]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[26]_i_1 
       (.I0(\goreg_bm.dout_i[26]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[26]_i_3_n_0 ),
        .O(D[17]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[27]_i_1 
       (.I0(\goreg_bm.dout_i[27]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[27]_i_3_n_0 ),
        .O(D[18]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[28]_i_1 
       (.I0(\goreg_bm.dout_i[28]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[28]_i_3_n_0 ),
        .O(D[19]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[29]_i_1 
       (.I0(\goreg_bm.dout_i[29]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[29]_i_3_n_0 ),
        .O(D[20]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[30]_i_1 
       (.I0(\goreg_bm.dout_i[30]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[30]_i_3_n_0 ),
        .O(D[21]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[31]_i_1 
       (.I0(\goreg_bm.dout_i[31]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[31]_i_3_n_0 ),
        .O(D[22]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[32]_i_1 
       (.I0(\goreg_bm.dout_i[32]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[32]_i_3_n_0 ),
        .O(D[23]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[33]_i_1 
       (.I0(\goreg_bm.dout_i[33]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[33]_i_3_n_0 ),
        .O(D[24]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[34]_i_1 
       (.I0(\goreg_bm.dout_i[34]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[34]_i_3_n_0 ),
        .O(D[25]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[35]_i_1 
       (.I0(\goreg_bm.dout_i[35]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[35]_i_3_n_0 ),
        .O(D[26]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[36]_i_1 
       (.I0(\goreg_bm.dout_i[36]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[36]_i_3_n_0 ),
        .O(D[27]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[37]_i_1 
       (.I0(\goreg_bm.dout_i[37]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[37]_i_3_n_0 ),
        .O(D[28]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[38]_i_1 
       (.I0(\goreg_bm.dout_i[38]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[38]_i_3_n_0 ),
        .O(D[29]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[39]_i_1 
       (.I0(\goreg_bm.dout_i[39]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[39]_i_3_n_0 ),
        .O(D[30]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[40]_i_2 
       (.I0(\goreg_bm.dout_i[40]_i_3_n_0 ),
        .I1(\goreg_bm.dout_i[40]_i_4_n_0 ),
        .O(D[31]),
        .S(sel_pipe[2]));
  MUXF7 \goreg_bm.dout_i_reg[9]_i_1 
       (.I0(\goreg_bm.dout_i[9]_i_2_n_0 ),
        .I1(\goreg_bm.dout_i[9]_i_3_n_0 ),
        .O(D[0]),
        .S(sel_pipe[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(ADDRBWRADDR[0]),
        .I1(p_8_out_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sel_pipe[0]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1 
       (.I0(ADDRBWRADDR[1]),
        .I1(p_8_out_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sel_pipe[1]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1 
       (.I0(ADDRBWRADDR[2]),
        .I1(p_8_out_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sel_pipe[2]),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0 ),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width
   (D,
    ENA_dly_D,
    ENB_dly_D,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg);
  output [0:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [0:0]ram_full_fb_i_reg;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [0:0]D;
  wire ENA_I;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [4:0]RSTA_SHFT_REG;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire axi_str_rxd_tlast;
  wire p_1_out;
  wire p_3_out;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(RSTA_SHFT_REG[4]),
        .I1(RSTA_SHFT_REG[0]),
        .O(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTA_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(RSTA_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTA_SHFT_REG[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_12,
    ENB_dly_D_13,
    s_axi_aclk,
    ENA_I_76,
    ENB_I_77,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_12;
  output ENB_dly_D_13;
  input s_axi_aclk;
  input ENA_I_76;
  input ENB_I_77;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_76;
  wire ENA_dly;
  wire ENA_dly_D_12;
  wire ENB_I_77;
  wire ENB_dly;
  wire ENB_dly_D_13;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__6_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__6_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_12),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_13),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__6 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__6_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__6 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__6_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_76(ENA_I_76),
        .ENB_I_77(ENB_I_77),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_14,
    ENB_dly_D_15,
    s_axi_aclk,
    ENA_I_78,
    ENB_I_79,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_14;
  output ENB_dly_D_15;
  input s_axi_aclk;
  input ENA_I_78;
  input ENB_I_79;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [4:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_78;
  wire ENA_dly;
  wire ENA_dly_D_14;
  wire ENB_I_79;
  wire ENB_dly;
  wire ENB_dly_D_15;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__7_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__7_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_14),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_15),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__7 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__7_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__7 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__7_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.ENA_I_78(ENA_I_78),
        .ENB_I_79(ENB_I_79),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_16,
    ENB_dly_D_17,
    s_axi_aclk,
    ENA_I_80,
    ENB_I_81,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_16;
  output ENB_dly_D_17;
  input s_axi_aclk;
  input ENA_I_80;
  input ENB_I_81;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_80;
  wire ENA_dly;
  wire ENA_dly_D_16;
  wire ENB_I_81;
  wire ENB_dly;
  wire ENB_dly_D_17;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__8_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__8_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_16),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_17),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__8 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__8_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__8 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__8_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_80(ENA_I_80),
        .ENB_I_81(ENB_I_81),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_18,
    ENB_dly_D_19,
    s_axi_aclk,
    ENA_I_82,
    ENB_I_83,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_18;
  output ENB_dly_D_19;
  input s_axi_aclk;
  input ENA_I_82;
  input ENB_I_83;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_82;
  wire ENA_dly;
  wire ENA_dly_D_18;
  wire ENB_I_83;
  wire ENB_dly;
  wire ENB_dly_D_19;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__9_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__9_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_18),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_19),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__9 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__9_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__9 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__9_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.ENA_I_82(ENA_I_82),
        .ENB_I_83(ENB_I_83),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_20,
    ENB_dly_D_21,
    s_axi_aclk,
    ENA_I_84,
    ENB_I_85,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_20;
  output ENB_dly_D_21;
  input s_axi_aclk;
  input ENA_I_84;
  input ENB_I_85;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_84;
  wire ENA_dly;
  wire ENA_dly_D_20;
  wire ENB_I_85;
  wire ENB_dly;
  wire ENB_dly_D_21;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__10_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__10_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_20),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_21),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__10 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__10_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__10 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__10_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_84(ENA_I_84),
        .ENB_I_85(ENB_I_85),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_22,
    ENB_dly_D_23,
    s_axi_aclk,
    ENA_I_86,
    ENB_I_87,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_22;
  output ENB_dly_D_23;
  input s_axi_aclk;
  input ENA_I_86;
  input ENB_I_87;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_86;
  wire ENA_dly;
  wire ENA_dly_D_22;
  wire ENB_I_87;
  wire ENB_dly;
  wire ENB_dly_D_23;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__11_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__11_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_22),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_23),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__11 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__11_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__11 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__11_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.ENA_I_86(ENA_I_86),
        .ENB_I_87(ENB_I_87),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_24,
    ENB_dly_D_25,
    s_axi_aclk,
    ENA_I_88,
    ENB_I_89,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_24;
  output ENB_dly_D_25;
  input s_axi_aclk;
  input ENA_I_88;
  input ENB_I_89;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_88;
  wire ENA_dly;
  wire ENA_dly_D_24;
  wire ENB_I_89;
  wire ENB_dly;
  wire ENB_dly_D_25;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__12_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__12_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_24),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_25),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__12 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__12_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__12 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__12_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_88(ENA_I_88),
        .ENB_I_89(ENB_I_89),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_26,
    ENB_dly_D_27,
    s_axi_aclk,
    ENA_I_90,
    ENB_I_91,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_26;
  output ENB_dly_D_27;
  input s_axi_aclk;
  input ENA_I_90;
  input ENB_I_91;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_90;
  wire ENA_dly;
  wire ENA_dly_D_26;
  wire ENB_I_91;
  wire ENB_dly;
  wire ENB_dly_D_27;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__13_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__13_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_26),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_27),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__13 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__13_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__13 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__13_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.ENA_I_90(ENA_I_90),
        .ENB_I_91(ENB_I_91),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_28,
    ENB_dly_D_29,
    s_axi_aclk,
    ENA_I_92,
    ENB_I_93,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_28;
  output ENB_dly_D_29;
  input s_axi_aclk;
  input ENA_I_92;
  input ENB_I_93;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_92;
  wire ENA_dly;
  wire ENA_dly_D_28;
  wire ENB_I_93;
  wire ENB_dly;
  wire ENB_dly_D_29;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__14_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__14_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_28),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_29),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__14 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__14_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__14 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__14_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.ENA_I_92(ENA_I_92),
        .ENB_I_93(ENB_I_93),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    ENA_dly_D_30,
    ENB_dly_D_31,
    s_axi_aclk,
    ENA_I_94,
    ENB_I_95,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  output ENA_dly_D_30;
  output ENB_dly_D_31;
  input s_axi_aclk;
  input ENA_I_94;
  input ENB_I_95;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_94;
  wire ENA_dly;
  wire ENA_dly_D_30;
  wire ENB_I_95;
  wire ENB_dly;
  wire ENB_dly_D_31;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__15_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__15_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_31),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__15 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__15_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__15 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__15_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__15_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.ENA_I_94(ENA_I_94),
        .ENB_I_95(ENB_I_95),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[21] (\goreg_bm.dout_i_reg[21] ),
        .\goreg_bm.dout_i_reg[22] (\goreg_bm.dout_i_reg[22] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_32,
    ENB_dly_D_33,
    s_axi_aclk,
    ENA_I_96,
    ENB_I_97,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_32;
  output ENB_dly_D_33;
  input s_axi_aclk;
  input ENA_I_96;
  input ENB_I_97;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_96;
  wire ENA_dly;
  wire ENA_dly_D_32;
  wire ENB_I_97;
  wire ENB_dly;
  wire ENB_dly_D_33;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__16_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__16_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_32),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_33),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__16 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__16_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__16 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__16_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.ENA_I_96(ENA_I_96),
        .ENB_I_97(ENB_I_97),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_34,
    ENB_dly_D_35,
    s_axi_aclk,
    ENA_I_98,
    ENB_I_99,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_34;
  output ENB_dly_D_35;
  input s_axi_aclk;
  input ENA_I_98;
  input ENB_I_99;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_98;
  wire ENA_dly;
  wire ENA_dly_D_34;
  wire ENB_I_99;
  wire ENB_dly;
  wire ENB_dly_D_35;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__17_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__17_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_34),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_35),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__17 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__17_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__17 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__17_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.ENA_I_98(ENA_I_98),
        .ENB_I_99(ENB_I_99),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_36,
    ENB_dly_D_37,
    s_axi_aclk,
    ENA_I_100,
    ENB_I_101,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_36;
  output ENB_dly_D_37;
  input s_axi_aclk;
  input ENA_I_100;
  input ENB_I_101;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_100;
  wire ENA_dly;
  wire ENA_dly_D_36;
  wire ENB_I_101;
  wire ENB_dly;
  wire ENB_dly_D_37;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__18_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__18_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_36),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_37),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__18 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__18_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__18 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__18_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__18_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.ENA_I_100(ENA_I_100),
        .ENB_I_101(ENB_I_101),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_38,
    ENB_dly_D_39,
    s_axi_aclk,
    ENA_I_102,
    ENB_I_103,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_38;
  output ENB_dly_D_39;
  input s_axi_aclk;
  input ENA_I_102;
  input ENB_I_103;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_102;
  wire ENA_dly;
  wire ENA_dly_D_38;
  wire ENB_I_103;
  wire ENB_dly;
  wire ENB_dly_D_39;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__19_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__19_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_38),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_39),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__19 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__19_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__19 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__19_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.ENA_I_102(ENA_I_102),
        .ENB_I_103(ENB_I_103),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_40,
    ENB_dly_D_41,
    s_axi_aclk,
    ENA_I_104,
    ENB_I_105,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_40;
  output ENB_dly_D_41;
  input s_axi_aclk;
  input ENA_I_104;
  input ENB_I_105;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_104;
  wire ENA_dly;
  wire ENA_dly_D_40;
  wire ENB_I_105;
  wire ENB_dly;
  wire ENB_dly_D_41;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__20_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__20_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_40),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_41),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__20 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__20_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__20 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__20_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.ENA_I_104(ENA_I_104),
        .ENB_I_105(ENB_I_105),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_42,
    ENB_dly_D_43,
    s_axi_aclk,
    ENA_I_106,
    ENB_I_107,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_42;
  output ENB_dly_D_43;
  input s_axi_aclk;
  input ENA_I_106;
  input ENB_I_107;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_106;
  wire ENA_dly;
  wire ENA_dly_D_42;
  wire ENB_I_107;
  wire ENB_dly;
  wire ENB_dly_D_43;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__21_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__21_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_42),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_43),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__21 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__21_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__21 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__21_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.ENA_I_106(ENA_I_106),
        .ENB_I_107(ENB_I_107),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_44,
    ENB_dly_D_45,
    s_axi_aclk,
    ENA_I_108,
    ENB_I_109,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_44;
  output ENB_dly_D_45;
  input s_axi_aclk;
  input ENA_I_108;
  input ENB_I_109;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_108;
  wire ENA_dly;
  wire ENA_dly_D_44;
  wire ENB_I_109;
  wire ENB_dly;
  wire ENB_dly_D_45;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__22_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__22_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_44),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_45),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__22 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__22_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__22 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__22_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__22_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.ENA_I_108(ENA_I_108),
        .ENB_I_109(ENB_I_109),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    ENA_dly_D_46,
    ENB_dly_D_47,
    s_axi_aclk,
    ENA_I_110,
    ENB_I_111,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  output ENA_dly_D_46;
  output ENB_dly_D_47;
  input s_axi_aclk;
  input ENA_I_110;
  input ENB_I_111;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_110;
  wire ENA_dly;
  wire ENA_dly_D_46;
  wire ENB_I_111;
  wire ENB_dly;
  wire ENB_dly_D_47;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__23_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__23_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_46),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_47),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__23 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__23_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__23 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__23_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.ENA_I_110(ENA_I_110),
        .ENB_I_111(ENB_I_111),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[30] (\goreg_bm.dout_i_reg[30] ),
        .\goreg_bm.dout_i_reg[31] (\goreg_bm.dout_i_reg[31] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_48,
    ENB_dly_D_49,
    s_axi_aclk,
    ENA_I_112,
    ENB_I_113,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_48;
  output ENB_dly_D_49;
  input s_axi_aclk;
  input ENA_I_112;
  input ENB_I_113;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_112;
  wire ENA_dly;
  wire ENA_dly_D_48;
  wire ENB_I_113;
  wire ENB_dly;
  wire ENB_dly_D_49;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__24_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__24_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_48),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_49),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__24 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__24_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__24 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__24_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.ENA_I_112(ENA_I_112),
        .ENB_I_113(ENB_I_113),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_50,
    ENB_dly_D_51,
    s_axi_aclk,
    ENA_I_114,
    ENB_I_115,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_50;
  output ENB_dly_D_51;
  input s_axi_aclk;
  input ENA_I_114;
  input ENB_I_115;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_114;
  wire ENA_dly;
  wire ENA_dly_D_50;
  wire ENB_I_115;
  wire ENB_dly;
  wire ENB_dly_D_51;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__25_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__25_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_50),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_51),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__25 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__25_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__25 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__25_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.ENA_I_114(ENA_I_114),
        .ENB_I_115(ENB_I_115),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_52,
    ENB_dly_D_53,
    s_axi_aclk,
    ENA_I_116,
    ENB_I_117,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_52;
  output ENB_dly_D_53;
  input s_axi_aclk;
  input ENA_I_116;
  input ENB_I_117;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_116;
  wire ENA_dly;
  wire ENA_dly_D_52;
  wire ENB_I_117;
  wire ENB_dly;
  wire ENB_dly_D_53;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__26_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__26_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_52),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_53),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__26 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__26_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__26 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__26_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__26_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.ENA_I_116(ENA_I_116),
        .ENB_I_117(ENB_I_117),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_54,
    ENB_dly_D_55,
    s_axi_aclk,
    ENA_I_118,
    ENB_I_119,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_54;
  output ENB_dly_D_55;
  input s_axi_aclk;
  input ENA_I_118;
  input ENB_I_119;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]WEA;

  wire ENA_I_118;
  wire ENA_dly;
  wire ENA_dly_D_54;
  wire ENB_I_119;
  wire ENB_dly;
  wire ENB_dly_D_55;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__27_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__27_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [1:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_54),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_55),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__27 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__27_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__27 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__27_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__27_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.ENA_I_118(ENA_I_118),
        .ENB_I_119(ENB_I_119),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_56,
    ENB_dly_D_57,
    s_axi_aclk,
    ENA_I_120,
    ENB_I_121,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_56;
  output ENB_dly_D_57;
  input s_axi_aclk;
  input ENA_I_120;
  input ENB_I_121;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_120;
  wire ENA_dly;
  wire ENA_dly_D_56;
  wire ENB_I_121;
  wire ENB_dly;
  wire ENB_dly_D_57;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__28_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__28_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_56),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_57),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__28 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__28_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__28_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__28 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__28_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__28_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32 \prim_noinit.ram 
       (.ENA_I_120(ENA_I_120),
        .ENB_I_121(ENB_I_121),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_58,
    ENB_dly_D_59,
    s_axi_aclk,
    ENA_I_122,
    ENB_I_123,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_58;
  output ENB_dly_D_59;
  input s_axi_aclk;
  input ENA_I_122;
  input ENB_I_123;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_122;
  wire ENA_dly;
  wire ENA_dly_D_58;
  wire ENB_I_123;
  wire ENB_dly;
  wire ENB_dly_D_59;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__29_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__29_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_58),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_59),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__29 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__29_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__29 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__29_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__29_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33 \prim_noinit.ram 
       (.ENA_I_122(ENA_I_122),
        .ENB_I_123(ENB_I_123),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_60,
    ENB_dly_D_61,
    s_axi_aclk,
    ENA_I_124,
    ENB_I_125,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_60;
  output ENB_dly_D_61;
  input s_axi_aclk;
  input ENA_I_124;
  input ENB_I_125;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_124;
  wire ENA_dly;
  wire ENA_dly_D_60;
  wire ENB_I_125;
  wire ENB_dly;
  wire ENB_dly_D_61;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__30_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__30_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_60),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_61),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__30 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__30_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__30 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__30_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__30_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34 \prim_noinit.ram 
       (.ENA_I_124(ENA_I_124),
        .ENB_I_125(ENB_I_125),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    ENA_dly_D_62,
    ENB_dly_D_63,
    s_axi_aclk,
    ENA_I_126,
    ENB_I_127,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  output ENA_dly_D_62;
  output ENB_dly_D_63;
  input s_axi_aclk;
  input ENA_I_126;
  input ENB_I_127;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_126;
  wire ENA_dly;
  wire ENA_dly_D_62;
  wire ENB_I_127;
  wire ENB_dly;
  wire ENB_dly_D_63;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__31_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__31_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_62),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_63),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__31 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__31_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__31 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__31_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__31_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35 \prim_noinit.ram 
       (.ENA_I_126(ENA_I_126),
        .ENB_I_127(ENB_I_127),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\goreg_bm.dout_i_reg[39] (\goreg_bm.dout_i_reg[39] ),
        .\goreg_bm.dout_i_reg[40] (\goreg_bm.dout_i_reg[40] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_0,
    ENB_dly_D_1,
    s_axi_aclk,
    ENA_I_64,
    ENB_I_65,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_0;
  output ENB_dly_D_1;
  input s_axi_aclk;
  input ENA_I_64;
  input ENB_I_65;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_64;
  wire ENA_dly;
  wire ENA_dly_D_0;
  wire ENB_I_65;
  wire ENB_dly;
  wire ENB_dly_D_1;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__0_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__0_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__0_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__0_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_64(ENA_I_64),
        .ENB_I_65(ENB_I_65),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_2,
    ENB_dly_D_3,
    s_axi_aclk,
    ENA_I_66,
    ENB_I_67,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_2;
  output ENB_dly_D_3;
  input s_axi_aclk;
  input ENA_I_66;
  input ENB_I_67;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_66;
  wire ENA_dly;
  wire ENA_dly_D_2;
  wire ENB_I_67;
  wire ENB_dly;
  wire ENB_dly_D_3;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__1_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__1_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__1_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__1 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__1_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_66(ENA_I_66),
        .ENB_I_67(ENB_I_67),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_4,
    ENB_dly_D_5,
    s_axi_aclk,
    ENA_I_68,
    ENB_I_69,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_4;
  output ENB_dly_D_5;
  input s_axi_aclk;
  input ENA_I_68;
  input ENB_I_69;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_68;
  wire ENA_dly;
  wire ENA_dly_D_4;
  wire ENB_I_69;
  wire ENB_dly;
  wire ENB_dly_D_5;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__2_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__2_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__2 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__2_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__2 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__2_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_68(ENA_I_68),
        .ENB_I_69(ENB_I_69),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7
   (DOBDO,
    DOPBDOP,
    ENA_dly_D_6,
    ENB_dly_D_7,
    s_axi_aclk,
    ENA_I_70,
    ENB_I_71,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]DOBDO;
  output [0:0]DOPBDOP;
  output ENA_dly_D_6;
  output ENB_dly_D_7;
  input s_axi_aclk;
  input ENA_I_70;
  input ENB_I_71;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire [3:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_70;
  wire ENA_dly;
  wire ENA_dly_D_6;
  wire ENB_I_71;
  wire ENB_dly;
  wire ENB_dly_D_7;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__3_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__3 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__3_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__3 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__3_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_70(ENA_I_70),
        .ENB_I_71(ENB_I_71),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_8,
    ENB_dly_D_9,
    s_axi_aclk,
    ENA_I_72,
    ENB_I_73,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_8;
  output ENB_dly_D_9;
  input s_axi_aclk;
  input ENA_I_72;
  input ENB_I_73;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_72;
  wire ENA_dly;
  wire ENA_dly_D_8;
  wire ENB_I_73;
  wire ENB_dly;
  wire ENB_dly_D_9;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__4_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__4_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_9),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__4 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__4_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__4 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__4_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ENA_I_72(ENA_I_72),
        .ENB_I_73(ENB_I_73),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    ENA_dly_D_10,
    ENB_dly_D_11,
    s_axi_aclk,
    ENA_I_74,
    ENB_I_75,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output ENA_dly_D_10;
  output ENB_dly_D_11;
  input s_axi_aclk;
  input ENA_I_74;
  input ENB_I_75;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_74;
  wire ENA_dly;
  wire ENA_dly_D_10;
  wire ENB_I_75;
  wire ENB_dly;
  wire ENB_dly_D_11;
  wire POR_A;
  wire POR_B;
  wire \SAFETY_CKT_GEN.POR_A_i_1__5_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1__5_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [4:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D_10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D_11),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__5 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1__5_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__5 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1__5_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_aclk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.ENA_I_74(ENA_I_74),
        .ENB_I_75(ENB_I_75),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper
   (D,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg);
  output [0:0]D;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input POR_B;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [0:0]ram_full_fb_i_reg;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [0:0]D;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire POR_B;
  wire axi_str_rxd_tlast;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tlast}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_76,
    ENB_I_77,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_76;
  input ENB_I_77;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_76;
  wire ENB_I_77;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_76),
        .ENBWREN(ENB_I_77),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_78,
    ENB_I_79,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_78;
  input ENB_I_79;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [4:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_78;
  wire ENB_I_79;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_78),
        .ENBWREN(ENB_I_79),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg[1],ram_full_fb_i_reg,ram_full_fb_i_reg[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_80,
    ENB_I_81,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_80;
  input ENB_I_81;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_80;
  wire ENB_I_81;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_80),
        .ENBWREN(ENB_I_81),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_82,
    ENB_I_83,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_82;
  input ENB_I_83;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_82;
  wire ENB_I_83;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_82),
        .ENBWREN(ENB_I_83),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_84,
    ENB_I_85,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_84;
  input ENB_I_85;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_84;
  wire ENB_I_85;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_84),
        .ENBWREN(ENB_I_85),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg[1],ram_full_fb_i_reg,ram_full_fb_i_reg[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_86,
    ENB_I_87,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_86;
  input ENB_I_87;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_86;
  wire ENB_I_87;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_86),
        .ENBWREN(ENB_I_87),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_88,
    ENB_I_89,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_88;
  input ENB_I_89;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire ENA_I_88;
  wire ENB_I_89;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_88),
        .ENBWREN(ENB_I_89),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_90,
    ENB_I_91,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_90;
  input ENB_I_91;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_90;
  wire ENB_I_91;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_90),
        .ENBWREN(ENB_I_91),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_92,
    ENB_I_93,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_92;
  input ENB_I_93;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_92;
  wire ENB_I_93;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__3 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_92),
        .ENBWREN(ENB_I_93),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19
   (\goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[22] ,
    s_axi_aclk,
    ENA_I_94,
    ENB_I_95,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[21] ;
  output [0:0]\goreg_bm.dout_i_reg[22] ;
  input s_axi_aclk;
  input ENA_I_94;
  input ENB_I_95;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_94;
  wire ENB_I_95;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[22] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[21] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[22] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_94),
        .ENBWREN(ENB_I_95),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_96,
    ENB_I_97,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_96;
  input ENB_I_97;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_96;
  wire ENB_I_97;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__3 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_96),
        .ENBWREN(ENB_I_97),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_98,
    ENB_I_99,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_98;
  input ENB_I_99;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_98;
  wire ENB_I_99;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_98),
        .ENBWREN(ENB_I_99),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg[1],ram_full_fb_i_reg,ram_full_fb_i_reg[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_100,
    ENB_I_101,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_100;
  input ENB_I_101;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_100;
  wire ENB_I_101;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__3 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_100),
        .ENBWREN(ENB_I_101),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_102,
    ENB_I_103,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_102;
  input ENB_I_103;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_102;
  wire ENB_I_103;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_102),
        .ENBWREN(ENB_I_103),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_104,
    ENB_I_105,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_104;
  input ENB_I_105;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_104;
  wire ENB_I_105;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__3 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_104),
        .ENBWREN(ENB_I_105),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg[1],ram_full_fb_i_reg,ram_full_fb_i_reg[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_106,
    ENB_I_107,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_106;
  input ENB_I_107;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_106;
  wire ENB_I_107;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_106),
        .ENBWREN(ENB_I_107),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_108,
    ENB_I_109,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_108;
  input ENB_I_109;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_108;
  wire ENB_I_109;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__3 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_108),
        .ENBWREN(ENB_I_109),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27
   (\goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[31] ,
    s_axi_aclk,
    ENA_I_110,
    ENB_I_111,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[30] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input s_axi_aclk;
  input ENA_I_110;
  input ENB_I_111;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_110;
  wire ENB_I_111;
  wire POR_A;
  wire POR_B;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [7:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[30] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[31] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_110),
        .ENBWREN(ENB_I_111),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_112,
    ENB_I_113,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_112;
  input ENB_I_113;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_112;
  wire ENB_I_113;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_112),
        .ENBWREN(ENB_I_113),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_114,
    ENB_I_115,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_114;
  input ENB_I_115;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_114;
  wire ENB_I_115;
  wire POR_A;
  wire POR_B;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_114),
        .ENBWREN(ENB_I_115),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_116,
    ENB_I_117,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_116;
  input ENB_I_117;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_116;
  wire ENB_I_117;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_116),
        .ENBWREN(ENB_I_117),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_118,
    ENB_I_119,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_118;
  input ENB_I_119;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]WEA;

  wire ENA_I_118;
  wire ENB_I_119;
  wire POR_A;
  wire POR_B;
  wire [1:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_118),
        .ENBWREN(ENB_I_119),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_120,
    ENB_I_121,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_120;
  input ENB_I_121;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire ENA_I_120;
  wire ENB_I_121;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_120),
        .ENBWREN(ENB_I_121),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_122,
    ENB_I_123,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_122;
  input ENB_I_123;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_122;
  wire ENB_I_123;
  wire POR_A;
  wire POR_B;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_122),
        .ENBWREN(ENB_I_123),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_124,
    ENB_I_125,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_124;
  input ENB_I_125;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire ENA_I_124;
  wire ENB_I_125;
  wire POR_A;
  wire POR_B;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_124),
        .ENBWREN(ENB_I_125),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg[1],ram_full_fb_i_reg,ram_full_fb_i_reg[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35
   (\goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[40] ,
    s_axi_aclk,
    ENA_I_126,
    ENB_I_127,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    axi_str_rxd_tdata,
    WEA);
  output [7:0]\goreg_bm.dout_i_reg[39] ;
  output [0:0]\goreg_bm.dout_i_reg[40] ;
  input s_axi_aclk;
  input ENA_I_126;
  input ENB_I_127;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input [8:0]axi_str_rxd_tdata;
  input [0:0]WEA;

  wire ENA_I_126;
  wire ENB_I_127;
  wire POR_A;
  wire POR_B;
  wire [0:0]WEA;
  wire [8:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [7:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[40] ;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[39] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[40] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_126),
        .ENBWREN(ENB_I_127),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_64,
    ENB_I_65,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_64;
  input ENB_I_65;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [1:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_64;
  wire ENB_I_65;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [1:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_64),
        .ENBWREN(ENB_I_65),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg[1],ram_full_fb_i_reg,ram_full_fb_i_reg[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_66,
    ENB_I_67,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_66;
  input ENB_I_67;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_66;
  wire ENB_I_67;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_66),
        .ENBWREN(ENB_I_67),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_68,
    ENB_I_69,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_68;
  input ENB_I_69;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_68;
  wire ENB_I_69;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_68),
        .ENBWREN(ENB_I_69),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7
   (DOBDO,
    DOPBDOP,
    s_axi_aclk,
    ENA_I_70,
    ENB_I_71,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]DOBDO;
  output [0:0]DOPBDOP;
  input s_axi_aclk;
  input ENA_I_70;
  input ENB_I_71;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire [3:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_70;
  wire ENB_I_71;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_70),
        .ENBWREN(ENB_I_71),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_72,
    ENB_I_73,
    POR_A,
    POR_B,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_72;
  input ENB_I_73;
  input POR_A;
  input POR_B;
  input [11:0]ADDRARDADDR;
  input [11:0]ADDRBWRADDR;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire [11:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_72;
  wire ENB_I_73;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_72),
        .ENBWREN(ENB_I_73),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9
   (\goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[13] ,
    s_axi_aclk,
    ENA_I_74,
    ENB_I_75,
    POR_A,
    POR_B,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    axi_str_rxd_tdata,
    ram_full_fb_i_reg);
  output [3:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  input s_axi_aclk;
  input ENA_I_74;
  input ENB_I_75;
  input POR_A;
  input POR_B;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input [4:0]axi_str_rxd_tdata;
  input [0:0]ram_full_fb_i_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 ;
  wire ENA_I_74;
  wire ENB_I_75;
  wire POR_A;
  wire POR_B;
  wire [4:0]axi_str_rxd_tdata;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [3:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\gcc0.gc0.count_d1_reg[11]_rep__1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gc0.count_d1_reg[11]_rep__0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_axi_aclk),
        .CLKBWRCLK(s_axi_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxd_tdata[3:0],1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,axi_str_rxd_tdata[4]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\goreg_bm.dout_i_reg[12] ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\goreg_bm.dout_i_reg[13] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_74),
        .ENBWREN(ENB_I_75),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(POR_B),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg,ram_full_fb_i_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top
   (D,
    ENA_dly_D,
    ENB_dly_D,
    ENA_dly_D_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    ENB_dly_D_3,
    ENA_dly_D_4,
    ENB_dly_D_5,
    ENA_dly_D_6,
    ENB_dly_D_7,
    ENA_dly_D_8,
    ENB_dly_D_9,
    ENA_dly_D_10,
    ENB_dly_D_11,
    ENA_dly_D_12,
    ENB_dly_D_13,
    ENA_dly_D_14,
    ENB_dly_D_15,
    ENA_dly_D_16,
    ENB_dly_D_17,
    ENA_dly_D_18,
    ENB_dly_D_19,
    ENA_dly_D_20,
    ENB_dly_D_21,
    ENA_dly_D_22,
    ENB_dly_D_23,
    ENA_dly_D_24,
    ENB_dly_D_25,
    ENA_dly_D_26,
    ENB_dly_D_27,
    ENA_dly_D_28,
    ENB_dly_D_29,
    ENA_dly_D_30,
    ENB_dly_D_31,
    ENA_dly_D_32,
    ENB_dly_D_33,
    ENA_dly_D_34,
    ENB_dly_D_35,
    ENA_dly_D_36,
    ENB_dly_D_37,
    ENA_dly_D_38,
    ENB_dly_D_39,
    ENA_dly_D_40,
    ENB_dly_D_41,
    ENA_dly_D_42,
    ENB_dly_D_43,
    ENA_dly_D_44,
    ENB_dly_D_45,
    ENA_dly_D_46,
    ENB_dly_D_47,
    ENA_dly_D_48,
    ENB_dly_D_49,
    ENA_dly_D_50,
    ENB_dly_D_51,
    ENA_dly_D_52,
    ENB_dly_D_53,
    ENA_dly_D_54,
    ENB_dly_D_55,
    ENA_dly_D_56,
    ENB_dly_D_57,
    ENA_dly_D_58,
    ENB_dly_D_59,
    ENA_dly_D_60,
    ENB_dly_D_61,
    ENA_dly_D_62,
    ENB_dly_D_63,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg,
    ENA_I_64,
    ENB_I_65,
    axi_str_rxd_tdata,
    ENA_I_66,
    ENB_I_67,
    ENA_I_68,
    ENB_I_69,
    ENA_I_70,
    ENB_I_71,
    ram_full_fb_i_reg_0,
    ENA_I_72,
    ENB_I_73,
    ENA_I_74,
    ENB_I_75,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    ENA_I_76,
    ENB_I_77,
    ram_full_fb_i_reg_1,
    ENA_I_78,
    ENB_I_79,
    ENA_I_80,
    ENB_I_81,
    ENA_I_82,
    ENB_I_83,
    ENA_I_84,
    ENB_I_85,
    ENA_I_86,
    ENB_I_87,
    ENA_I_88,
    ENB_I_89,
    ENA_I_90,
    ENB_I_91,
    ram_full_fb_i_reg_2,
    ENA_I_92,
    ENB_I_93,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    ENA_I_94,
    ENB_I_95,
    ENA_I_96,
    ENB_I_97,
    ram_full_fb_i_reg_3,
    ENA_I_98,
    ENB_I_99,
    ENA_I_100,
    ENB_I_101,
    ENA_I_102,
    ENB_I_103,
    ENA_I_104,
    ENB_I_105,
    ENA_I_106,
    ENB_I_107,
    ENA_I_108,
    ENB_I_109,
    ENA_I_110,
    ENB_I_111,
    WEA,
    ENA_I_112,
    ENB_I_113,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    ENA_I_114,
    ENB_I_115,
    ENA_I_116,
    ENB_I_117,
    ram_full_fb_i_reg_4,
    ENA_I_118,
    ENB_I_119,
    ENA_I_120,
    ENB_I_121,
    ENA_I_122,
    ENB_I_123,
    ENA_I_124,
    ENB_I_125,
    ENA_I_126,
    ENB_I_127,
    p_8_out_1,
    Q);
  output [32:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output ENB_dly_D_3;
  output ENA_dly_D_4;
  output ENB_dly_D_5;
  output ENA_dly_D_6;
  output ENB_dly_D_7;
  output ENA_dly_D_8;
  output ENB_dly_D_9;
  output ENA_dly_D_10;
  output ENB_dly_D_11;
  output ENA_dly_D_12;
  output ENB_dly_D_13;
  output ENA_dly_D_14;
  output ENB_dly_D_15;
  output ENA_dly_D_16;
  output ENB_dly_D_17;
  output ENA_dly_D_18;
  output ENB_dly_D_19;
  output ENA_dly_D_20;
  output ENB_dly_D_21;
  output ENA_dly_D_22;
  output ENB_dly_D_23;
  output ENA_dly_D_24;
  output ENB_dly_D_25;
  output ENA_dly_D_26;
  output ENB_dly_D_27;
  output ENA_dly_D_28;
  output ENB_dly_D_29;
  output ENA_dly_D_30;
  output ENB_dly_D_31;
  output ENA_dly_D_32;
  output ENB_dly_D_33;
  output ENA_dly_D_34;
  output ENB_dly_D_35;
  output ENA_dly_D_36;
  output ENB_dly_D_37;
  output ENA_dly_D_38;
  output ENB_dly_D_39;
  output ENA_dly_D_40;
  output ENB_dly_D_41;
  output ENA_dly_D_42;
  output ENB_dly_D_43;
  output ENA_dly_D_44;
  output ENB_dly_D_45;
  output ENA_dly_D_46;
  output ENB_dly_D_47;
  output ENA_dly_D_48;
  output ENB_dly_D_49;
  output ENA_dly_D_50;
  output ENB_dly_D_51;
  output ENA_dly_D_52;
  output ENB_dly_D_53;
  output ENA_dly_D_54;
  output ENB_dly_D_55;
  output ENA_dly_D_56;
  output ENB_dly_D_57;
  output ENA_dly_D_58;
  output ENB_dly_D_59;
  output ENA_dly_D_60;
  output ENB_dly_D_61;
  output ENA_dly_D_62;
  output ENB_dly_D_63;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [1:0]ram_full_fb_i_reg;
  input ENA_I_64;
  input ENB_I_65;
  input [31:0]axi_str_rxd_tdata;
  input ENA_I_66;
  input ENB_I_67;
  input ENA_I_68;
  input ENB_I_69;
  input ENA_I_70;
  input ENB_I_71;
  input [1:0]ram_full_fb_i_reg_0;
  input ENA_I_72;
  input ENB_I_73;
  input ENA_I_74;
  input ENB_I_75;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input ENA_I_76;
  input ENB_I_77;
  input [1:0]ram_full_fb_i_reg_1;
  input ENA_I_78;
  input ENB_I_79;
  input ENA_I_80;
  input ENB_I_81;
  input ENA_I_82;
  input ENB_I_83;
  input ENA_I_84;
  input ENB_I_85;
  input ENA_I_86;
  input ENB_I_87;
  input ENA_I_88;
  input ENB_I_89;
  input ENA_I_90;
  input ENB_I_91;
  input [1:0]ram_full_fb_i_reg_2;
  input ENA_I_92;
  input ENB_I_93;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input ENA_I_94;
  input ENB_I_95;
  input ENA_I_96;
  input ENB_I_97;
  input [1:0]ram_full_fb_i_reg_3;
  input ENA_I_98;
  input ENB_I_99;
  input ENA_I_100;
  input ENB_I_101;
  input ENA_I_102;
  input ENB_I_103;
  input ENA_I_104;
  input ENB_I_105;
  input ENA_I_106;
  input ENB_I_107;
  input ENA_I_108;
  input ENB_I_109;
  input ENA_I_110;
  input ENB_I_111;
  input [1:0]WEA;
  input ENA_I_112;
  input ENB_I_113;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input ENA_I_114;
  input ENB_I_115;
  input ENA_I_116;
  input ENB_I_117;
  input [1:0]ram_full_fb_i_reg_4;
  input ENA_I_118;
  input ENB_I_119;
  input ENA_I_120;
  input ENB_I_121;
  input ENA_I_122;
  input ENB_I_123;
  input ENA_I_124;
  input ENB_I_125;
  input ENA_I_126;
  input ENB_I_127;
  input p_8_out_1;
  input [1:0]Q;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [32:0]D;
  wire ENA_I;
  wire ENA_I_100;
  wire ENA_I_102;
  wire ENA_I_104;
  wire ENA_I_106;
  wire ENA_I_108;
  wire ENA_I_110;
  wire ENA_I_112;
  wire ENA_I_114;
  wire ENA_I_116;
  wire ENA_I_118;
  wire ENA_I_120;
  wire ENA_I_122;
  wire ENA_I_124;
  wire ENA_I_126;
  wire ENA_I_64;
  wire ENA_I_66;
  wire ENA_I_68;
  wire ENA_I_70;
  wire ENA_I_72;
  wire ENA_I_74;
  wire ENA_I_76;
  wire ENA_I_78;
  wire ENA_I_80;
  wire ENA_I_82;
  wire ENA_I_84;
  wire ENA_I_86;
  wire ENA_I_88;
  wire ENA_I_90;
  wire ENA_I_92;
  wire ENA_I_94;
  wire ENA_I_96;
  wire ENA_I_98;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_10;
  wire ENA_dly_D_12;
  wire ENA_dly_D_14;
  wire ENA_dly_D_16;
  wire ENA_dly_D_18;
  wire ENA_dly_D_2;
  wire ENA_dly_D_20;
  wire ENA_dly_D_22;
  wire ENA_dly_D_24;
  wire ENA_dly_D_26;
  wire ENA_dly_D_28;
  wire ENA_dly_D_30;
  wire ENA_dly_D_32;
  wire ENA_dly_D_34;
  wire ENA_dly_D_36;
  wire ENA_dly_D_38;
  wire ENA_dly_D_4;
  wire ENA_dly_D_40;
  wire ENA_dly_D_42;
  wire ENA_dly_D_44;
  wire ENA_dly_D_46;
  wire ENA_dly_D_48;
  wire ENA_dly_D_50;
  wire ENA_dly_D_52;
  wire ENA_dly_D_54;
  wire ENA_dly_D_56;
  wire ENA_dly_D_58;
  wire ENA_dly_D_6;
  wire ENA_dly_D_60;
  wire ENA_dly_D_62;
  wire ENA_dly_D_8;
  wire ENB_I;
  wire ENB_I_101;
  wire ENB_I_103;
  wire ENB_I_105;
  wire ENB_I_107;
  wire ENB_I_109;
  wire ENB_I_111;
  wire ENB_I_113;
  wire ENB_I_115;
  wire ENB_I_117;
  wire ENB_I_119;
  wire ENB_I_121;
  wire ENB_I_123;
  wire ENB_I_125;
  wire ENB_I_127;
  wire ENB_I_65;
  wire ENB_I_67;
  wire ENB_I_69;
  wire ENB_I_71;
  wire ENB_I_73;
  wire ENB_I_75;
  wire ENB_I_77;
  wire ENB_I_79;
  wire ENB_I_81;
  wire ENB_I_83;
  wire ENB_I_85;
  wire ENB_I_87;
  wire ENB_I_89;
  wire ENB_I_91;
  wire ENB_I_93;
  wire ENB_I_95;
  wire ENB_I_97;
  wire ENB_I_99;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_11;
  wire ENB_dly_D_13;
  wire ENB_dly_D_15;
  wire ENB_dly_D_17;
  wire ENB_dly_D_19;
  wire ENB_dly_D_21;
  wire ENB_dly_D_23;
  wire ENB_dly_D_25;
  wire ENB_dly_D_27;
  wire ENB_dly_D_29;
  wire ENB_dly_D_3;
  wire ENB_dly_D_31;
  wire ENB_dly_D_33;
  wire ENB_dly_D_35;
  wire ENB_dly_D_37;
  wire ENB_dly_D_39;
  wire ENB_dly_D_41;
  wire ENB_dly_D_43;
  wire ENB_dly_D_45;
  wire ENB_dly_D_47;
  wire ENB_dly_D_49;
  wire ENB_dly_D_5;
  wire ENB_dly_D_51;
  wire ENB_dly_D_53;
  wire ENB_dly_D_55;
  wire ENB_dly_D_57;
  wire ENB_dly_D_59;
  wire ENB_dly_D_61;
  wire ENB_dly_D_63;
  wire ENB_dly_D_7;
  wire ENB_dly_D_9;
  wire [1:0]Q;
  wire [1:0]WEA;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire p_8_out_1;
  wire [1:0]ram_full_fb_i_reg;
  wire [1:0]ram_full_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [1:0]ram_full_fb_i_reg_3;
  wire [1:0]ram_full_fb_i_reg_4;
  wire s_axi_aclk;

  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .ENA_I(ENA_I),
        .ENA_I_100(ENA_I_100),
        .ENA_I_102(ENA_I_102),
        .ENA_I_104(ENA_I_104),
        .ENA_I_106(ENA_I_106),
        .ENA_I_108(ENA_I_108),
        .ENA_I_110(ENA_I_110),
        .ENA_I_112(ENA_I_112),
        .ENA_I_114(ENA_I_114),
        .ENA_I_116(ENA_I_116),
        .ENA_I_118(ENA_I_118),
        .ENA_I_120(ENA_I_120),
        .ENA_I_122(ENA_I_122),
        .ENA_I_124(ENA_I_124),
        .ENA_I_126(ENA_I_126),
        .ENA_I_64(ENA_I_64),
        .ENA_I_66(ENA_I_66),
        .ENA_I_68(ENA_I_68),
        .ENA_I_70(ENA_I_70),
        .ENA_I_72(ENA_I_72),
        .ENA_I_74(ENA_I_74),
        .ENA_I_76(ENA_I_76),
        .ENA_I_78(ENA_I_78),
        .ENA_I_80(ENA_I_80),
        .ENA_I_82(ENA_I_82),
        .ENA_I_84(ENA_I_84),
        .ENA_I_86(ENA_I_86),
        .ENA_I_88(ENA_I_88),
        .ENA_I_90(ENA_I_90),
        .ENA_I_92(ENA_I_92),
        .ENA_I_94(ENA_I_94),
        .ENA_I_96(ENA_I_96),
        .ENA_I_98(ENA_I_98),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_10(ENA_dly_D_10),
        .ENA_dly_D_12(ENA_dly_D_12),
        .ENA_dly_D_14(ENA_dly_D_14),
        .ENA_dly_D_16(ENA_dly_D_16),
        .ENA_dly_D_18(ENA_dly_D_18),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENA_dly_D_20(ENA_dly_D_20),
        .ENA_dly_D_22(ENA_dly_D_22),
        .ENA_dly_D_24(ENA_dly_D_24),
        .ENA_dly_D_26(ENA_dly_D_26),
        .ENA_dly_D_28(ENA_dly_D_28),
        .ENA_dly_D_30(ENA_dly_D_30),
        .ENA_dly_D_32(ENA_dly_D_32),
        .ENA_dly_D_34(ENA_dly_D_34),
        .ENA_dly_D_36(ENA_dly_D_36),
        .ENA_dly_D_38(ENA_dly_D_38),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_40(ENA_dly_D_40),
        .ENA_dly_D_42(ENA_dly_D_42),
        .ENA_dly_D_44(ENA_dly_D_44),
        .ENA_dly_D_46(ENA_dly_D_46),
        .ENA_dly_D_48(ENA_dly_D_48),
        .ENA_dly_D_50(ENA_dly_D_50),
        .ENA_dly_D_52(ENA_dly_D_52),
        .ENA_dly_D_54(ENA_dly_D_54),
        .ENA_dly_D_56(ENA_dly_D_56),
        .ENA_dly_D_58(ENA_dly_D_58),
        .ENA_dly_D_6(ENA_dly_D_6),
        .ENA_dly_D_60(ENA_dly_D_60),
        .ENA_dly_D_62(ENA_dly_D_62),
        .ENA_dly_D_8(ENA_dly_D_8),
        .ENB_I(ENB_I),
        .ENB_I_101(ENB_I_101),
        .ENB_I_103(ENB_I_103),
        .ENB_I_105(ENB_I_105),
        .ENB_I_107(ENB_I_107),
        .ENB_I_109(ENB_I_109),
        .ENB_I_111(ENB_I_111),
        .ENB_I_113(ENB_I_113),
        .ENB_I_115(ENB_I_115),
        .ENB_I_117(ENB_I_117),
        .ENB_I_119(ENB_I_119),
        .ENB_I_121(ENB_I_121),
        .ENB_I_123(ENB_I_123),
        .ENB_I_125(ENB_I_125),
        .ENB_I_127(ENB_I_127),
        .ENB_I_65(ENB_I_65),
        .ENB_I_67(ENB_I_67),
        .ENB_I_69(ENB_I_69),
        .ENB_I_71(ENB_I_71),
        .ENB_I_73(ENB_I_73),
        .ENB_I_75(ENB_I_75),
        .ENB_I_77(ENB_I_77),
        .ENB_I_79(ENB_I_79),
        .ENB_I_81(ENB_I_81),
        .ENB_I_83(ENB_I_83),
        .ENB_I_85(ENB_I_85),
        .ENB_I_87(ENB_I_87),
        .ENB_I_89(ENB_I_89),
        .ENB_I_91(ENB_I_91),
        .ENB_I_93(ENB_I_93),
        .ENB_I_95(ENB_I_95),
        .ENB_I_97(ENB_I_97),
        .ENB_I_99(ENB_I_99),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_11(ENB_dly_D_11),
        .ENB_dly_D_13(ENB_dly_D_13),
        .ENB_dly_D_15(ENB_dly_D_15),
        .ENB_dly_D_17(ENB_dly_D_17),
        .ENB_dly_D_19(ENB_dly_D_19),
        .ENB_dly_D_21(ENB_dly_D_21),
        .ENB_dly_D_23(ENB_dly_D_23),
        .ENB_dly_D_25(ENB_dly_D_25),
        .ENB_dly_D_27(ENB_dly_D_27),
        .ENB_dly_D_29(ENB_dly_D_29),
        .ENB_dly_D_3(ENB_dly_D_3),
        .ENB_dly_D_31(ENB_dly_D_31),
        .ENB_dly_D_33(ENB_dly_D_33),
        .ENB_dly_D_35(ENB_dly_D_35),
        .ENB_dly_D_37(ENB_dly_D_37),
        .ENB_dly_D_39(ENB_dly_D_39),
        .ENB_dly_D_41(ENB_dly_D_41),
        .ENB_dly_D_43(ENB_dly_D_43),
        .ENB_dly_D_45(ENB_dly_D_45),
        .ENB_dly_D_47(ENB_dly_D_47),
        .ENB_dly_D_49(ENB_dly_D_49),
        .ENB_dly_D_5(ENB_dly_D_5),
        .ENB_dly_D_51(ENB_dly_D_51),
        .ENB_dly_D_53(ENB_dly_D_53),
        .ENB_dly_D_55(ENB_dly_D_55),
        .ENB_dly_D_57(ENB_dly_D_57),
        .ENB_dly_D_59(ENB_dly_D_59),
        .ENB_dly_D_61(ENB_dly_D_61),
        .ENB_dly_D_63(ENB_dly_D_63),
        .ENB_dly_D_7(ENB_dly_D_7),
        .ENB_dly_D_9(ENB_dly_D_9),
        .Q(Q),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .p_8_out_1(p_8_out_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_1),
        .ram_full_fb_i_reg_2(ram_full_fb_i_reg_2),
        .ram_full_fb_i_reg_3(ram_full_fb_i_reg_3),
        .ram_full_fb_i_reg_4(ram_full_fb_i_reg_4),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1
   (D,
    ENA_dly_D,
    ENB_dly_D,
    ENA_dly_D_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    ENB_dly_D_3,
    ENA_dly_D_4,
    ENB_dly_D_5,
    ENA_dly_D_6,
    ENB_dly_D_7,
    ENA_dly_D_8,
    ENB_dly_D_9,
    ENA_dly_D_10,
    ENB_dly_D_11,
    ENA_dly_D_12,
    ENB_dly_D_13,
    ENA_dly_D_14,
    ENB_dly_D_15,
    ENA_dly_D_16,
    ENB_dly_D_17,
    ENA_dly_D_18,
    ENB_dly_D_19,
    ENA_dly_D_20,
    ENB_dly_D_21,
    ENA_dly_D_22,
    ENB_dly_D_23,
    ENA_dly_D_24,
    ENB_dly_D_25,
    ENA_dly_D_26,
    ENB_dly_D_27,
    ENA_dly_D_28,
    ENB_dly_D_29,
    ENA_dly_D_30,
    ENB_dly_D_31,
    ENA_dly_D_32,
    ENB_dly_D_33,
    ENA_dly_D_34,
    ENB_dly_D_35,
    ENA_dly_D_36,
    ENB_dly_D_37,
    ENA_dly_D_38,
    ENB_dly_D_39,
    ENA_dly_D_40,
    ENB_dly_D_41,
    ENA_dly_D_42,
    ENB_dly_D_43,
    ENA_dly_D_44,
    ENB_dly_D_45,
    ENA_dly_D_46,
    ENB_dly_D_47,
    ENA_dly_D_48,
    ENB_dly_D_49,
    ENA_dly_D_50,
    ENB_dly_D_51,
    ENA_dly_D_52,
    ENB_dly_D_53,
    ENA_dly_D_54,
    ENB_dly_D_55,
    ENA_dly_D_56,
    ENB_dly_D_57,
    ENA_dly_D_58,
    ENB_dly_D_59,
    ENA_dly_D_60,
    ENB_dly_D_61,
    ENA_dly_D_62,
    ENB_dly_D_63,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg,
    ENA_I_64,
    ENB_I_65,
    axi_str_rxd_tdata,
    ENA_I_66,
    ENB_I_67,
    ENA_I_68,
    ENB_I_69,
    ENA_I_70,
    ENB_I_71,
    ram_full_fb_i_reg_0,
    ENA_I_72,
    ENB_I_73,
    ENA_I_74,
    ENB_I_75,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    ENA_I_76,
    ENB_I_77,
    ram_full_fb_i_reg_1,
    ENA_I_78,
    ENB_I_79,
    ENA_I_80,
    ENB_I_81,
    ENA_I_82,
    ENB_I_83,
    ENA_I_84,
    ENB_I_85,
    ENA_I_86,
    ENB_I_87,
    ENA_I_88,
    ENB_I_89,
    ENA_I_90,
    ENB_I_91,
    ram_full_fb_i_reg_2,
    ENA_I_92,
    ENB_I_93,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    ENA_I_94,
    ENB_I_95,
    ENA_I_96,
    ENB_I_97,
    ram_full_fb_i_reg_3,
    ENA_I_98,
    ENB_I_99,
    ENA_I_100,
    ENB_I_101,
    ENA_I_102,
    ENB_I_103,
    ENA_I_104,
    ENB_I_105,
    ENA_I_106,
    ENB_I_107,
    ENA_I_108,
    ENB_I_109,
    ENA_I_110,
    ENB_I_111,
    WEA,
    ENA_I_112,
    ENB_I_113,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    ENA_I_114,
    ENB_I_115,
    ENA_I_116,
    ENB_I_117,
    ram_full_fb_i_reg_4,
    ENA_I_118,
    ENB_I_119,
    ENA_I_120,
    ENB_I_121,
    ENA_I_122,
    ENB_I_123,
    ENA_I_124,
    ENB_I_125,
    ENA_I_126,
    ENB_I_127,
    p_8_out_1,
    Q);
  output [32:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output ENB_dly_D_3;
  output ENA_dly_D_4;
  output ENB_dly_D_5;
  output ENA_dly_D_6;
  output ENB_dly_D_7;
  output ENA_dly_D_8;
  output ENB_dly_D_9;
  output ENA_dly_D_10;
  output ENB_dly_D_11;
  output ENA_dly_D_12;
  output ENB_dly_D_13;
  output ENA_dly_D_14;
  output ENB_dly_D_15;
  output ENA_dly_D_16;
  output ENB_dly_D_17;
  output ENA_dly_D_18;
  output ENB_dly_D_19;
  output ENA_dly_D_20;
  output ENB_dly_D_21;
  output ENA_dly_D_22;
  output ENB_dly_D_23;
  output ENA_dly_D_24;
  output ENB_dly_D_25;
  output ENA_dly_D_26;
  output ENB_dly_D_27;
  output ENA_dly_D_28;
  output ENB_dly_D_29;
  output ENA_dly_D_30;
  output ENB_dly_D_31;
  output ENA_dly_D_32;
  output ENB_dly_D_33;
  output ENA_dly_D_34;
  output ENB_dly_D_35;
  output ENA_dly_D_36;
  output ENB_dly_D_37;
  output ENA_dly_D_38;
  output ENB_dly_D_39;
  output ENA_dly_D_40;
  output ENB_dly_D_41;
  output ENA_dly_D_42;
  output ENB_dly_D_43;
  output ENA_dly_D_44;
  output ENB_dly_D_45;
  output ENA_dly_D_46;
  output ENB_dly_D_47;
  output ENA_dly_D_48;
  output ENB_dly_D_49;
  output ENA_dly_D_50;
  output ENB_dly_D_51;
  output ENA_dly_D_52;
  output ENB_dly_D_53;
  output ENA_dly_D_54;
  output ENB_dly_D_55;
  output ENA_dly_D_56;
  output ENB_dly_D_57;
  output ENA_dly_D_58;
  output ENB_dly_D_59;
  output ENA_dly_D_60;
  output ENB_dly_D_61;
  output ENA_dly_D_62;
  output ENB_dly_D_63;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [1:0]ram_full_fb_i_reg;
  input ENA_I_64;
  input ENB_I_65;
  input [31:0]axi_str_rxd_tdata;
  input ENA_I_66;
  input ENB_I_67;
  input ENA_I_68;
  input ENB_I_69;
  input ENA_I_70;
  input ENB_I_71;
  input [1:0]ram_full_fb_i_reg_0;
  input ENA_I_72;
  input ENB_I_73;
  input ENA_I_74;
  input ENB_I_75;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input ENA_I_76;
  input ENB_I_77;
  input [1:0]ram_full_fb_i_reg_1;
  input ENA_I_78;
  input ENB_I_79;
  input ENA_I_80;
  input ENB_I_81;
  input ENA_I_82;
  input ENB_I_83;
  input ENA_I_84;
  input ENB_I_85;
  input ENA_I_86;
  input ENB_I_87;
  input ENA_I_88;
  input ENB_I_89;
  input ENA_I_90;
  input ENB_I_91;
  input [1:0]ram_full_fb_i_reg_2;
  input ENA_I_92;
  input ENB_I_93;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input ENA_I_94;
  input ENB_I_95;
  input ENA_I_96;
  input ENB_I_97;
  input [1:0]ram_full_fb_i_reg_3;
  input ENA_I_98;
  input ENB_I_99;
  input ENA_I_100;
  input ENB_I_101;
  input ENA_I_102;
  input ENB_I_103;
  input ENA_I_104;
  input ENB_I_105;
  input ENA_I_106;
  input ENB_I_107;
  input ENA_I_108;
  input ENB_I_109;
  input ENA_I_110;
  input ENB_I_111;
  input [1:0]WEA;
  input ENA_I_112;
  input ENB_I_113;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input ENA_I_114;
  input ENB_I_115;
  input ENA_I_116;
  input ENB_I_117;
  input [1:0]ram_full_fb_i_reg_4;
  input ENA_I_118;
  input ENB_I_119;
  input ENA_I_120;
  input ENB_I_121;
  input ENA_I_122;
  input ENB_I_123;
  input ENA_I_124;
  input ENB_I_125;
  input ENA_I_126;
  input ENB_I_127;
  input p_8_out_1;
  input [1:0]Q;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [32:0]D;
  wire ENA_I;
  wire ENA_I_100;
  wire ENA_I_102;
  wire ENA_I_104;
  wire ENA_I_106;
  wire ENA_I_108;
  wire ENA_I_110;
  wire ENA_I_112;
  wire ENA_I_114;
  wire ENA_I_116;
  wire ENA_I_118;
  wire ENA_I_120;
  wire ENA_I_122;
  wire ENA_I_124;
  wire ENA_I_126;
  wire ENA_I_64;
  wire ENA_I_66;
  wire ENA_I_68;
  wire ENA_I_70;
  wire ENA_I_72;
  wire ENA_I_74;
  wire ENA_I_76;
  wire ENA_I_78;
  wire ENA_I_80;
  wire ENA_I_82;
  wire ENA_I_84;
  wire ENA_I_86;
  wire ENA_I_88;
  wire ENA_I_90;
  wire ENA_I_92;
  wire ENA_I_94;
  wire ENA_I_96;
  wire ENA_I_98;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_10;
  wire ENA_dly_D_12;
  wire ENA_dly_D_14;
  wire ENA_dly_D_16;
  wire ENA_dly_D_18;
  wire ENA_dly_D_2;
  wire ENA_dly_D_20;
  wire ENA_dly_D_22;
  wire ENA_dly_D_24;
  wire ENA_dly_D_26;
  wire ENA_dly_D_28;
  wire ENA_dly_D_30;
  wire ENA_dly_D_32;
  wire ENA_dly_D_34;
  wire ENA_dly_D_36;
  wire ENA_dly_D_38;
  wire ENA_dly_D_4;
  wire ENA_dly_D_40;
  wire ENA_dly_D_42;
  wire ENA_dly_D_44;
  wire ENA_dly_D_46;
  wire ENA_dly_D_48;
  wire ENA_dly_D_50;
  wire ENA_dly_D_52;
  wire ENA_dly_D_54;
  wire ENA_dly_D_56;
  wire ENA_dly_D_58;
  wire ENA_dly_D_6;
  wire ENA_dly_D_60;
  wire ENA_dly_D_62;
  wire ENA_dly_D_8;
  wire ENB_I;
  wire ENB_I_101;
  wire ENB_I_103;
  wire ENB_I_105;
  wire ENB_I_107;
  wire ENB_I_109;
  wire ENB_I_111;
  wire ENB_I_113;
  wire ENB_I_115;
  wire ENB_I_117;
  wire ENB_I_119;
  wire ENB_I_121;
  wire ENB_I_123;
  wire ENB_I_125;
  wire ENB_I_127;
  wire ENB_I_65;
  wire ENB_I_67;
  wire ENB_I_69;
  wire ENB_I_71;
  wire ENB_I_73;
  wire ENB_I_75;
  wire ENB_I_77;
  wire ENB_I_79;
  wire ENB_I_81;
  wire ENB_I_83;
  wire ENB_I_85;
  wire ENB_I_87;
  wire ENB_I_89;
  wire ENB_I_91;
  wire ENB_I_93;
  wire ENB_I_95;
  wire ENB_I_97;
  wire ENB_I_99;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_11;
  wire ENB_dly_D_13;
  wire ENB_dly_D_15;
  wire ENB_dly_D_17;
  wire ENB_dly_D_19;
  wire ENB_dly_D_21;
  wire ENB_dly_D_23;
  wire ENB_dly_D_25;
  wire ENB_dly_D_27;
  wire ENB_dly_D_29;
  wire ENB_dly_D_3;
  wire ENB_dly_D_31;
  wire ENB_dly_D_33;
  wire ENB_dly_D_35;
  wire ENB_dly_D_37;
  wire ENB_dly_D_39;
  wire ENB_dly_D_41;
  wire ENB_dly_D_43;
  wire ENB_dly_D_45;
  wire ENB_dly_D_47;
  wire ENB_dly_D_49;
  wire ENB_dly_D_5;
  wire ENB_dly_D_51;
  wire ENB_dly_D_53;
  wire ENB_dly_D_55;
  wire ENB_dly_D_57;
  wire ENB_dly_D_59;
  wire ENB_dly_D_61;
  wire ENB_dly_D_63;
  wire ENB_dly_D_7;
  wire ENB_dly_D_9;
  wire [1:0]Q;
  wire [1:0]WEA;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire p_8_out_1;
  wire [1:0]ram_full_fb_i_reg;
  wire [1:0]ram_full_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [1:0]ram_full_fb_i_reg_3;
  wire [1:0]ram_full_fb_i_reg_4;
  wire s_axi_aclk;

  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .ENA_I(ENA_I),
        .ENA_I_100(ENA_I_100),
        .ENA_I_102(ENA_I_102),
        .ENA_I_104(ENA_I_104),
        .ENA_I_106(ENA_I_106),
        .ENA_I_108(ENA_I_108),
        .ENA_I_110(ENA_I_110),
        .ENA_I_112(ENA_I_112),
        .ENA_I_114(ENA_I_114),
        .ENA_I_116(ENA_I_116),
        .ENA_I_118(ENA_I_118),
        .ENA_I_120(ENA_I_120),
        .ENA_I_122(ENA_I_122),
        .ENA_I_124(ENA_I_124),
        .ENA_I_126(ENA_I_126),
        .ENA_I_64(ENA_I_64),
        .ENA_I_66(ENA_I_66),
        .ENA_I_68(ENA_I_68),
        .ENA_I_70(ENA_I_70),
        .ENA_I_72(ENA_I_72),
        .ENA_I_74(ENA_I_74),
        .ENA_I_76(ENA_I_76),
        .ENA_I_78(ENA_I_78),
        .ENA_I_80(ENA_I_80),
        .ENA_I_82(ENA_I_82),
        .ENA_I_84(ENA_I_84),
        .ENA_I_86(ENA_I_86),
        .ENA_I_88(ENA_I_88),
        .ENA_I_90(ENA_I_90),
        .ENA_I_92(ENA_I_92),
        .ENA_I_94(ENA_I_94),
        .ENA_I_96(ENA_I_96),
        .ENA_I_98(ENA_I_98),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_10(ENA_dly_D_10),
        .ENA_dly_D_12(ENA_dly_D_12),
        .ENA_dly_D_14(ENA_dly_D_14),
        .ENA_dly_D_16(ENA_dly_D_16),
        .ENA_dly_D_18(ENA_dly_D_18),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENA_dly_D_20(ENA_dly_D_20),
        .ENA_dly_D_22(ENA_dly_D_22),
        .ENA_dly_D_24(ENA_dly_D_24),
        .ENA_dly_D_26(ENA_dly_D_26),
        .ENA_dly_D_28(ENA_dly_D_28),
        .ENA_dly_D_30(ENA_dly_D_30),
        .ENA_dly_D_32(ENA_dly_D_32),
        .ENA_dly_D_34(ENA_dly_D_34),
        .ENA_dly_D_36(ENA_dly_D_36),
        .ENA_dly_D_38(ENA_dly_D_38),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_40(ENA_dly_D_40),
        .ENA_dly_D_42(ENA_dly_D_42),
        .ENA_dly_D_44(ENA_dly_D_44),
        .ENA_dly_D_46(ENA_dly_D_46),
        .ENA_dly_D_48(ENA_dly_D_48),
        .ENA_dly_D_50(ENA_dly_D_50),
        .ENA_dly_D_52(ENA_dly_D_52),
        .ENA_dly_D_54(ENA_dly_D_54),
        .ENA_dly_D_56(ENA_dly_D_56),
        .ENA_dly_D_58(ENA_dly_D_58),
        .ENA_dly_D_6(ENA_dly_D_6),
        .ENA_dly_D_60(ENA_dly_D_60),
        .ENA_dly_D_62(ENA_dly_D_62),
        .ENA_dly_D_8(ENA_dly_D_8),
        .ENB_I(ENB_I),
        .ENB_I_101(ENB_I_101),
        .ENB_I_103(ENB_I_103),
        .ENB_I_105(ENB_I_105),
        .ENB_I_107(ENB_I_107),
        .ENB_I_109(ENB_I_109),
        .ENB_I_111(ENB_I_111),
        .ENB_I_113(ENB_I_113),
        .ENB_I_115(ENB_I_115),
        .ENB_I_117(ENB_I_117),
        .ENB_I_119(ENB_I_119),
        .ENB_I_121(ENB_I_121),
        .ENB_I_123(ENB_I_123),
        .ENB_I_125(ENB_I_125),
        .ENB_I_127(ENB_I_127),
        .ENB_I_65(ENB_I_65),
        .ENB_I_67(ENB_I_67),
        .ENB_I_69(ENB_I_69),
        .ENB_I_71(ENB_I_71),
        .ENB_I_73(ENB_I_73),
        .ENB_I_75(ENB_I_75),
        .ENB_I_77(ENB_I_77),
        .ENB_I_79(ENB_I_79),
        .ENB_I_81(ENB_I_81),
        .ENB_I_83(ENB_I_83),
        .ENB_I_85(ENB_I_85),
        .ENB_I_87(ENB_I_87),
        .ENB_I_89(ENB_I_89),
        .ENB_I_91(ENB_I_91),
        .ENB_I_93(ENB_I_93),
        .ENB_I_95(ENB_I_95),
        .ENB_I_97(ENB_I_97),
        .ENB_I_99(ENB_I_99),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_11(ENB_dly_D_11),
        .ENB_dly_D_13(ENB_dly_D_13),
        .ENB_dly_D_15(ENB_dly_D_15),
        .ENB_dly_D_17(ENB_dly_D_17),
        .ENB_dly_D_19(ENB_dly_D_19),
        .ENB_dly_D_21(ENB_dly_D_21),
        .ENB_dly_D_23(ENB_dly_D_23),
        .ENB_dly_D_25(ENB_dly_D_25),
        .ENB_dly_D_27(ENB_dly_D_27),
        .ENB_dly_D_29(ENB_dly_D_29),
        .ENB_dly_D_3(ENB_dly_D_3),
        .ENB_dly_D_31(ENB_dly_D_31),
        .ENB_dly_D_33(ENB_dly_D_33),
        .ENB_dly_D_35(ENB_dly_D_35),
        .ENB_dly_D_37(ENB_dly_D_37),
        .ENB_dly_D_39(ENB_dly_D_39),
        .ENB_dly_D_41(ENB_dly_D_41),
        .ENB_dly_D_43(ENB_dly_D_43),
        .ENB_dly_D_45(ENB_dly_D_45),
        .ENB_dly_D_47(ENB_dly_D_47),
        .ENB_dly_D_49(ENB_dly_D_49),
        .ENB_dly_D_5(ENB_dly_D_5),
        .ENB_dly_D_51(ENB_dly_D_51),
        .ENB_dly_D_53(ENB_dly_D_53),
        .ENB_dly_D_55(ENB_dly_D_55),
        .ENB_dly_D_57(ENB_dly_D_57),
        .ENB_dly_D_59(ENB_dly_D_59),
        .ENB_dly_D_61(ENB_dly_D_61),
        .ENB_dly_D_63(ENB_dly_D_63),
        .ENB_dly_D_7(ENB_dly_D_7),
        .ENB_dly_D_9(ENB_dly_D_9),
        .Q(Q),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .p_8_out_1(p_8_out_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_1),
        .ram_full_fb_i_reg_2(ram_full_fb_i_reg_2),
        .ram_full_fb_i_reg_3(ram_full_fb_i_reg_3),
        .ram_full_fb_i_reg_4(ram_full_fb_i_reg_4),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth
   (D,
    ENA_dly_D,
    ENB_dly_D,
    ENA_dly_D_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    ENB_dly_D_3,
    ENA_dly_D_4,
    ENB_dly_D_5,
    ENA_dly_D_6,
    ENB_dly_D_7,
    ENA_dly_D_8,
    ENB_dly_D_9,
    ENA_dly_D_10,
    ENB_dly_D_11,
    ENA_dly_D_12,
    ENB_dly_D_13,
    ENA_dly_D_14,
    ENB_dly_D_15,
    ENA_dly_D_16,
    ENB_dly_D_17,
    ENA_dly_D_18,
    ENB_dly_D_19,
    ENA_dly_D_20,
    ENB_dly_D_21,
    ENA_dly_D_22,
    ENB_dly_D_23,
    ENA_dly_D_24,
    ENB_dly_D_25,
    ENA_dly_D_26,
    ENB_dly_D_27,
    ENA_dly_D_28,
    ENB_dly_D_29,
    ENA_dly_D_30,
    ENB_dly_D_31,
    ENA_dly_D_32,
    ENB_dly_D_33,
    ENA_dly_D_34,
    ENB_dly_D_35,
    ENA_dly_D_36,
    ENB_dly_D_37,
    ENA_dly_D_38,
    ENB_dly_D_39,
    ENA_dly_D_40,
    ENB_dly_D_41,
    ENA_dly_D_42,
    ENB_dly_D_43,
    ENA_dly_D_44,
    ENB_dly_D_45,
    ENA_dly_D_46,
    ENB_dly_D_47,
    ENA_dly_D_48,
    ENB_dly_D_49,
    ENA_dly_D_50,
    ENB_dly_D_51,
    ENA_dly_D_52,
    ENB_dly_D_53,
    ENA_dly_D_54,
    ENB_dly_D_55,
    ENA_dly_D_56,
    ENB_dly_D_57,
    ENA_dly_D_58,
    ENB_dly_D_59,
    ENA_dly_D_60,
    ENB_dly_D_61,
    ENA_dly_D_62,
    ENB_dly_D_63,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg,
    ENA_I_64,
    ENB_I_65,
    axi_str_rxd_tdata,
    ENA_I_66,
    ENB_I_67,
    ENA_I_68,
    ENB_I_69,
    ENA_I_70,
    ENB_I_71,
    ram_full_fb_i_reg_0,
    ENA_I_72,
    ENB_I_73,
    ENA_I_74,
    ENB_I_75,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    ENA_I_76,
    ENB_I_77,
    ram_full_fb_i_reg_1,
    ENA_I_78,
    ENB_I_79,
    ENA_I_80,
    ENB_I_81,
    ENA_I_82,
    ENB_I_83,
    ENA_I_84,
    ENB_I_85,
    ENA_I_86,
    ENB_I_87,
    ENA_I_88,
    ENB_I_89,
    ENA_I_90,
    ENB_I_91,
    ram_full_fb_i_reg_2,
    ENA_I_92,
    ENB_I_93,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    ENA_I_94,
    ENB_I_95,
    ENA_I_96,
    ENB_I_97,
    ram_full_fb_i_reg_3,
    ENA_I_98,
    ENB_I_99,
    ENA_I_100,
    ENB_I_101,
    ENA_I_102,
    ENB_I_103,
    ENA_I_104,
    ENB_I_105,
    ENA_I_106,
    ENB_I_107,
    ENA_I_108,
    ENB_I_109,
    ENA_I_110,
    ENB_I_111,
    WEA,
    ENA_I_112,
    ENB_I_113,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    ENA_I_114,
    ENB_I_115,
    ENA_I_116,
    ENB_I_117,
    ram_full_fb_i_reg_4,
    ENA_I_118,
    ENB_I_119,
    ENA_I_120,
    ENB_I_121,
    ENA_I_122,
    ENB_I_123,
    ENA_I_124,
    ENB_I_125,
    ENA_I_126,
    ENB_I_127,
    p_8_out_1,
    Q);
  output [32:0]D;
  output ENA_dly_D;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output ENB_dly_D_3;
  output ENA_dly_D_4;
  output ENB_dly_D_5;
  output ENA_dly_D_6;
  output ENB_dly_D_7;
  output ENA_dly_D_8;
  output ENB_dly_D_9;
  output ENA_dly_D_10;
  output ENB_dly_D_11;
  output ENA_dly_D_12;
  output ENB_dly_D_13;
  output ENA_dly_D_14;
  output ENB_dly_D_15;
  output ENA_dly_D_16;
  output ENB_dly_D_17;
  output ENA_dly_D_18;
  output ENB_dly_D_19;
  output ENA_dly_D_20;
  output ENB_dly_D_21;
  output ENA_dly_D_22;
  output ENB_dly_D_23;
  output ENA_dly_D_24;
  output ENB_dly_D_25;
  output ENA_dly_D_26;
  output ENB_dly_D_27;
  output ENA_dly_D_28;
  output ENB_dly_D_29;
  output ENA_dly_D_30;
  output ENB_dly_D_31;
  output ENA_dly_D_32;
  output ENB_dly_D_33;
  output ENA_dly_D_34;
  output ENB_dly_D_35;
  output ENA_dly_D_36;
  output ENB_dly_D_37;
  output ENA_dly_D_38;
  output ENB_dly_D_39;
  output ENA_dly_D_40;
  output ENB_dly_D_41;
  output ENA_dly_D_42;
  output ENB_dly_D_43;
  output ENA_dly_D_44;
  output ENB_dly_D_45;
  output ENA_dly_D_46;
  output ENB_dly_D_47;
  output ENA_dly_D_48;
  output ENB_dly_D_49;
  output ENA_dly_D_50;
  output ENB_dly_D_51;
  output ENA_dly_D_52;
  output ENB_dly_D_53;
  output ENA_dly_D_54;
  output ENB_dly_D_55;
  output ENA_dly_D_56;
  output ENB_dly_D_57;
  output ENA_dly_D_58;
  output ENB_dly_D_59;
  output ENA_dly_D_60;
  output ENB_dly_D_61;
  output ENA_dly_D_62;
  output ENB_dly_D_63;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [1:0]ram_full_fb_i_reg;
  input ENA_I_64;
  input ENB_I_65;
  input [31:0]axi_str_rxd_tdata;
  input ENA_I_66;
  input ENB_I_67;
  input ENA_I_68;
  input ENB_I_69;
  input ENA_I_70;
  input ENB_I_71;
  input [1:0]ram_full_fb_i_reg_0;
  input ENA_I_72;
  input ENB_I_73;
  input ENA_I_74;
  input ENB_I_75;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input ENA_I_76;
  input ENB_I_77;
  input [1:0]ram_full_fb_i_reg_1;
  input ENA_I_78;
  input ENB_I_79;
  input ENA_I_80;
  input ENB_I_81;
  input ENA_I_82;
  input ENB_I_83;
  input ENA_I_84;
  input ENB_I_85;
  input ENA_I_86;
  input ENB_I_87;
  input ENA_I_88;
  input ENB_I_89;
  input ENA_I_90;
  input ENB_I_91;
  input [1:0]ram_full_fb_i_reg_2;
  input ENA_I_92;
  input ENB_I_93;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input ENA_I_94;
  input ENB_I_95;
  input ENA_I_96;
  input ENB_I_97;
  input [1:0]ram_full_fb_i_reg_3;
  input ENA_I_98;
  input ENB_I_99;
  input ENA_I_100;
  input ENB_I_101;
  input ENA_I_102;
  input ENB_I_103;
  input ENA_I_104;
  input ENB_I_105;
  input ENA_I_106;
  input ENB_I_107;
  input ENA_I_108;
  input ENB_I_109;
  input ENA_I_110;
  input ENB_I_111;
  input [1:0]WEA;
  input ENA_I_112;
  input ENB_I_113;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input ENA_I_114;
  input ENB_I_115;
  input ENA_I_116;
  input ENB_I_117;
  input [1:0]ram_full_fb_i_reg_4;
  input ENA_I_118;
  input ENB_I_119;
  input ENA_I_120;
  input ENB_I_121;
  input ENA_I_122;
  input ENB_I_123;
  input ENA_I_124;
  input ENB_I_125;
  input ENA_I_126;
  input ENB_I_127;
  input p_8_out_1;
  input [1:0]Q;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [32:0]D;
  wire ENA_I;
  wire ENA_I_100;
  wire ENA_I_102;
  wire ENA_I_104;
  wire ENA_I_106;
  wire ENA_I_108;
  wire ENA_I_110;
  wire ENA_I_112;
  wire ENA_I_114;
  wire ENA_I_116;
  wire ENA_I_118;
  wire ENA_I_120;
  wire ENA_I_122;
  wire ENA_I_124;
  wire ENA_I_126;
  wire ENA_I_64;
  wire ENA_I_66;
  wire ENA_I_68;
  wire ENA_I_70;
  wire ENA_I_72;
  wire ENA_I_74;
  wire ENA_I_76;
  wire ENA_I_78;
  wire ENA_I_80;
  wire ENA_I_82;
  wire ENA_I_84;
  wire ENA_I_86;
  wire ENA_I_88;
  wire ENA_I_90;
  wire ENA_I_92;
  wire ENA_I_94;
  wire ENA_I_96;
  wire ENA_I_98;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_10;
  wire ENA_dly_D_12;
  wire ENA_dly_D_14;
  wire ENA_dly_D_16;
  wire ENA_dly_D_18;
  wire ENA_dly_D_2;
  wire ENA_dly_D_20;
  wire ENA_dly_D_22;
  wire ENA_dly_D_24;
  wire ENA_dly_D_26;
  wire ENA_dly_D_28;
  wire ENA_dly_D_30;
  wire ENA_dly_D_32;
  wire ENA_dly_D_34;
  wire ENA_dly_D_36;
  wire ENA_dly_D_38;
  wire ENA_dly_D_4;
  wire ENA_dly_D_40;
  wire ENA_dly_D_42;
  wire ENA_dly_D_44;
  wire ENA_dly_D_46;
  wire ENA_dly_D_48;
  wire ENA_dly_D_50;
  wire ENA_dly_D_52;
  wire ENA_dly_D_54;
  wire ENA_dly_D_56;
  wire ENA_dly_D_58;
  wire ENA_dly_D_6;
  wire ENA_dly_D_60;
  wire ENA_dly_D_62;
  wire ENA_dly_D_8;
  wire ENB_I;
  wire ENB_I_101;
  wire ENB_I_103;
  wire ENB_I_105;
  wire ENB_I_107;
  wire ENB_I_109;
  wire ENB_I_111;
  wire ENB_I_113;
  wire ENB_I_115;
  wire ENB_I_117;
  wire ENB_I_119;
  wire ENB_I_121;
  wire ENB_I_123;
  wire ENB_I_125;
  wire ENB_I_127;
  wire ENB_I_65;
  wire ENB_I_67;
  wire ENB_I_69;
  wire ENB_I_71;
  wire ENB_I_73;
  wire ENB_I_75;
  wire ENB_I_77;
  wire ENB_I_79;
  wire ENB_I_81;
  wire ENB_I_83;
  wire ENB_I_85;
  wire ENB_I_87;
  wire ENB_I_89;
  wire ENB_I_91;
  wire ENB_I_93;
  wire ENB_I_95;
  wire ENB_I_97;
  wire ENB_I_99;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_11;
  wire ENB_dly_D_13;
  wire ENB_dly_D_15;
  wire ENB_dly_D_17;
  wire ENB_dly_D_19;
  wire ENB_dly_D_21;
  wire ENB_dly_D_23;
  wire ENB_dly_D_25;
  wire ENB_dly_D_27;
  wire ENB_dly_D_29;
  wire ENB_dly_D_3;
  wire ENB_dly_D_31;
  wire ENB_dly_D_33;
  wire ENB_dly_D_35;
  wire ENB_dly_D_37;
  wire ENB_dly_D_39;
  wire ENB_dly_D_41;
  wire ENB_dly_D_43;
  wire ENB_dly_D_45;
  wire ENB_dly_D_47;
  wire ENB_dly_D_49;
  wire ENB_dly_D_5;
  wire ENB_dly_D_51;
  wire ENB_dly_D_53;
  wire ENB_dly_D_55;
  wire ENB_dly_D_57;
  wire ENB_dly_D_59;
  wire ENB_dly_D_61;
  wire ENB_dly_D_63;
  wire ENB_dly_D_7;
  wire ENB_dly_D_9;
  wire [1:0]Q;
  wire [1:0]WEA;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire p_8_out_1;
  wire [1:0]ram_full_fb_i_reg;
  wire [1:0]ram_full_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [1:0]ram_full_fb_i_reg_3;
  wire [1:0]ram_full_fb_i_reg_4;
  wire s_axi_aclk;

  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .ENA_I(ENA_I),
        .ENA_I_100(ENA_I_100),
        .ENA_I_102(ENA_I_102),
        .ENA_I_104(ENA_I_104),
        .ENA_I_106(ENA_I_106),
        .ENA_I_108(ENA_I_108),
        .ENA_I_110(ENA_I_110),
        .ENA_I_112(ENA_I_112),
        .ENA_I_114(ENA_I_114),
        .ENA_I_116(ENA_I_116),
        .ENA_I_118(ENA_I_118),
        .ENA_I_120(ENA_I_120),
        .ENA_I_122(ENA_I_122),
        .ENA_I_124(ENA_I_124),
        .ENA_I_126(ENA_I_126),
        .ENA_I_64(ENA_I_64),
        .ENA_I_66(ENA_I_66),
        .ENA_I_68(ENA_I_68),
        .ENA_I_70(ENA_I_70),
        .ENA_I_72(ENA_I_72),
        .ENA_I_74(ENA_I_74),
        .ENA_I_76(ENA_I_76),
        .ENA_I_78(ENA_I_78),
        .ENA_I_80(ENA_I_80),
        .ENA_I_82(ENA_I_82),
        .ENA_I_84(ENA_I_84),
        .ENA_I_86(ENA_I_86),
        .ENA_I_88(ENA_I_88),
        .ENA_I_90(ENA_I_90),
        .ENA_I_92(ENA_I_92),
        .ENA_I_94(ENA_I_94),
        .ENA_I_96(ENA_I_96),
        .ENA_I_98(ENA_I_98),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_10(ENA_dly_D_10),
        .ENA_dly_D_12(ENA_dly_D_12),
        .ENA_dly_D_14(ENA_dly_D_14),
        .ENA_dly_D_16(ENA_dly_D_16),
        .ENA_dly_D_18(ENA_dly_D_18),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENA_dly_D_20(ENA_dly_D_20),
        .ENA_dly_D_22(ENA_dly_D_22),
        .ENA_dly_D_24(ENA_dly_D_24),
        .ENA_dly_D_26(ENA_dly_D_26),
        .ENA_dly_D_28(ENA_dly_D_28),
        .ENA_dly_D_30(ENA_dly_D_30),
        .ENA_dly_D_32(ENA_dly_D_32),
        .ENA_dly_D_34(ENA_dly_D_34),
        .ENA_dly_D_36(ENA_dly_D_36),
        .ENA_dly_D_38(ENA_dly_D_38),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_40(ENA_dly_D_40),
        .ENA_dly_D_42(ENA_dly_D_42),
        .ENA_dly_D_44(ENA_dly_D_44),
        .ENA_dly_D_46(ENA_dly_D_46),
        .ENA_dly_D_48(ENA_dly_D_48),
        .ENA_dly_D_50(ENA_dly_D_50),
        .ENA_dly_D_52(ENA_dly_D_52),
        .ENA_dly_D_54(ENA_dly_D_54),
        .ENA_dly_D_56(ENA_dly_D_56),
        .ENA_dly_D_58(ENA_dly_D_58),
        .ENA_dly_D_6(ENA_dly_D_6),
        .ENA_dly_D_60(ENA_dly_D_60),
        .ENA_dly_D_62(ENA_dly_D_62),
        .ENA_dly_D_8(ENA_dly_D_8),
        .ENB_I(ENB_I),
        .ENB_I_101(ENB_I_101),
        .ENB_I_103(ENB_I_103),
        .ENB_I_105(ENB_I_105),
        .ENB_I_107(ENB_I_107),
        .ENB_I_109(ENB_I_109),
        .ENB_I_111(ENB_I_111),
        .ENB_I_113(ENB_I_113),
        .ENB_I_115(ENB_I_115),
        .ENB_I_117(ENB_I_117),
        .ENB_I_119(ENB_I_119),
        .ENB_I_121(ENB_I_121),
        .ENB_I_123(ENB_I_123),
        .ENB_I_125(ENB_I_125),
        .ENB_I_127(ENB_I_127),
        .ENB_I_65(ENB_I_65),
        .ENB_I_67(ENB_I_67),
        .ENB_I_69(ENB_I_69),
        .ENB_I_71(ENB_I_71),
        .ENB_I_73(ENB_I_73),
        .ENB_I_75(ENB_I_75),
        .ENB_I_77(ENB_I_77),
        .ENB_I_79(ENB_I_79),
        .ENB_I_81(ENB_I_81),
        .ENB_I_83(ENB_I_83),
        .ENB_I_85(ENB_I_85),
        .ENB_I_87(ENB_I_87),
        .ENB_I_89(ENB_I_89),
        .ENB_I_91(ENB_I_91),
        .ENB_I_93(ENB_I_93),
        .ENB_I_95(ENB_I_95),
        .ENB_I_97(ENB_I_97),
        .ENB_I_99(ENB_I_99),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_11(ENB_dly_D_11),
        .ENB_dly_D_13(ENB_dly_D_13),
        .ENB_dly_D_15(ENB_dly_D_15),
        .ENB_dly_D_17(ENB_dly_D_17),
        .ENB_dly_D_19(ENB_dly_D_19),
        .ENB_dly_D_21(ENB_dly_D_21),
        .ENB_dly_D_23(ENB_dly_D_23),
        .ENB_dly_D_25(ENB_dly_D_25),
        .ENB_dly_D_27(ENB_dly_D_27),
        .ENB_dly_D_29(ENB_dly_D_29),
        .ENB_dly_D_3(ENB_dly_D_3),
        .ENB_dly_D_31(ENB_dly_D_31),
        .ENB_dly_D_33(ENB_dly_D_33),
        .ENB_dly_D_35(ENB_dly_D_35),
        .ENB_dly_D_37(ENB_dly_D_37),
        .ENB_dly_D_39(ENB_dly_D_39),
        .ENB_dly_D_41(ENB_dly_D_41),
        .ENB_dly_D_43(ENB_dly_D_43),
        .ENB_dly_D_45(ENB_dly_D_45),
        .ENB_dly_D_47(ENB_dly_D_47),
        .ENB_dly_D_49(ENB_dly_D_49),
        .ENB_dly_D_5(ENB_dly_D_5),
        .ENB_dly_D_51(ENB_dly_D_51),
        .ENB_dly_D_53(ENB_dly_D_53),
        .ENB_dly_D_55(ENB_dly_D_55),
        .ENB_dly_D_57(ENB_dly_D_57),
        .ENB_dly_D_59(ENB_dly_D_59),
        .ENB_dly_D_61(ENB_dly_D_61),
        .ENB_dly_D_63(ENB_dly_D_63),
        .ENB_dly_D_7(ENB_dly_D_7),
        .ENB_dly_D_9(ENB_dly_D_9),
        .Q(Q),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .p_8_out_1(p_8_out_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_1),
        .ram_full_fb_i_reg_2(ram_full_fb_i_reg_2),
        .ram_full_fb_i_reg_3(ram_full_fb_i_reg_3),
        .ram_full_fb_i_reg_4(ram_full_fb_i_reg_4),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare
   (ram_full_i_reg,
    v1_reg_32,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    empty_fwft_fb_o_i_reg,
    comp1,
    ram_full_i_reg_0);
  output ram_full_i_reg;
  input [7:0]v1_reg_32;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input empty_fwft_fb_o_i_reg;
  input comp1;
  input ram_full_i_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp0;
  wire comp1;
  wire empty_fwft_fb_o_i_reg;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [7:0]v1_reg_32;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_32[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp0,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_32[7:4]));
  LUT6 #(
    .INIT(64'h0C040C04FF040C04)) 
    ram_full_fb_i_i_1
       (.I0(comp0),
        .I1(out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(empty_fwft_fb_o_i_reg),
        .I4(comp1),
        .I5(ram_full_i_reg_0),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare_3
   (comp1,
    v1_reg_33);
  output comp1;
  input [7:0]v1_reg_33;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp1;
  wire [7:0]v1_reg_33;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_33[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp1,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_33[7:4]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare_5
   (comp0,
    \gc0.count_d1_reg[1] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[5] ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[9] ,
    \gc0.count_d1_reg[11] ,
    \gc0.count_d1_reg[13] ,
    \gc0.count_d1_reg[14] );
  output comp0;
  input \gc0.count_d1_reg[1] ;
  input \gc0.count_d1_reg[3] ;
  input \gc0.count_d1_reg[5] ;
  input \gc0.count_d1_reg[7] ;
  input \gc0.count_d1_reg[9] ;
  input \gc0.count_d1_reg[11] ;
  input \gc0.count_d1_reg[13] ;
  input \gc0.count_d1_reg[14] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp0;
  wire \gc0.count_d1_reg[11] ;
  wire \gc0.count_d1_reg[13] ;
  wire \gc0.count_d1_reg[14] ;
  wire \gc0.count_d1_reg[1] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gc0.count_d1_reg[5] ;
  wire \gc0.count_d1_reg[7] ;
  wire \gc0.count_d1_reg[9] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[7] ,\gc0.count_d1_reg[5] ,\gc0.count_d1_reg[3] ,\gc0.count_d1_reg[1] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp0,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[14] ,\gc0.count_d1_reg[13] ,\gc0.count_d1_reg[11] ,\gc0.count_d1_reg[9] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare_6
   (ram_empty_i_reg,
    v1_reg_32,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_full_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    out,
    comp0);
  output ram_empty_i_reg;
  input [7:0]v1_reg_32;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_full_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input out;
  input comp0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire comp0;
  wire comp1;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_i_reg;
  wire [7:0]v1_reg_32;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_32[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({comp1,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_32[7:4]));
  LUT6 #(
    .INIT(64'hFFF0FF80FFFFFF80)) 
    ram_empty_fb_i_i_1
       (.I0(comp1),
        .I1(\gpregsm1.curr_fwft_state_reg[0] ),
        .I2(ram_full_i_reg),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I4(out),
        .I5(comp0),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare__parameterized0
   (ram_full_i_reg,
    v1_reg,
    ram_empty_fb_i_reg,
    out,
    comp1,
    rx_len_wr_en,
    sig_str_rst_reg);
  output ram_full_i_reg;
  input [6:0]v1_reg;
  input ram_empty_fb_i_reg;
  input out;
  input comp1;
  input rx_len_wr_en;
  input sig_str_rst_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_reg;
  wire rx_len_wr_en;
  wire sig_str_rst_reg;
  wire [6:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg[6:4]}));
  LUT6 #(
    .INIT(64'h00000000DCD0D0D0)) 
    ram_full_fb_i_i_1__0
       (.I0(comp0),
        .I1(ram_empty_fb_i_reg),
        .I2(out),
        .I3(comp1),
        .I4(rx_len_wr_en),
        .I5(sig_str_rst_reg),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0
   (comp1,
    v1_reg_0);
  output comp1;
  input [6:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp1;
  wire [6:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg_0[6:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1
   (comp0,
    \gc1.count_d2_reg[1] ,
    \gc1.count_d2_reg[3] ,
    \gc1.count_d2_reg[5] ,
    \gc1.count_d2_reg[7] ,
    \gc1.count_d2_reg[9] ,
    \gc1.count_d2_reg[11] ,
    \gc1.count_d2_reg[12] );
  output comp0;
  input \gc1.count_d2_reg[1] ;
  input \gc1.count_d2_reg[3] ;
  input \gc1.count_d2_reg[5] ;
  input \gc1.count_d2_reg[7] ;
  input \gc1.count_d2_reg[9] ;
  input \gc1.count_d2_reg[11] ;
  input \gc1.count_d2_reg[12] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire \gc1.count_d2_reg[11] ;
  wire \gc1.count_d2_reg[12] ;
  wire \gc1.count_d2_reg[1] ;
  wire \gc1.count_d2_reg[3] ;
  wire \gc1.count_d2_reg[5] ;
  wire \gc1.count_d2_reg[7] ;
  wire \gc1.count_d2_reg[9] ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc1.count_d2_reg[7] ,\gc1.count_d2_reg[5] ,\gc1.count_d2_reg[3] ,\gc1.count_d2_reg[1] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],\gc1.count_d2_reg[12] ,\gc1.count_d2_reg[11] ,\gc1.count_d2_reg[9] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2
   (ram_empty_i_reg,
    v1_reg,
    \gpregsm1.curr_fwft_state_reg[0] ,
    comp0,
    SS,
    ram_full_fb_i_reg,
    out);
  output ram_empty_i_reg;
  input [6:0]v1_reg;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input comp0;
  input [0:0]SS;
  input ram_full_fb_i_reg;
  input out;

  wire [0:0]SS;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [6:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg[6:4]}));
  LUT6 #(
    .INIT(64'hFFFFFF0FFF88FF00)) 
    ram_empty_fb_i_i_1__0
       (.I0(comp1),
        .I1(\gpregsm1.curr_fwft_state_reg[0] ),
        .I2(comp0),
        .I3(SS),
        .I4(ram_full_fb_i_reg),
        .I5(out),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module red_pitaya_ps_1_data_fifo_0_dc_ss_fwft
   (DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    \sig_register_array_reg[0][2] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    cntr_en,
    O,
    s_axi_aclk,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[14] );
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output \sig_register_array_reg[0][2] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input cntr_en;
  input [3:0]O;
  input s_axi_aclk;
  input [3:0]\count_reg[7]_0 ;
  input [3:0]\count_reg[11]_0 ;
  input [3:0]\count_reg[14] ;

  wire [3:0]DI;
  wire [3:0]O;
  wire cntr_en;
  wire [3:0]\count_reg[11] ;
  wire [3:0]\count_reg[11]_0 ;
  wire [3:0]\count_reg[14] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire [3:0]\count_reg[7]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire s_axi_aclk;
  wire \sig_ip2bus_data_reg[14] ;
  wire \sig_register_array_reg[0][2] ;

  red_pitaya_ps_1_data_fifo_0_updn_cntr dc
       (.DI(DI),
        .O(O),
        .cntr_en(cntr_en),
        .\count_reg[11]_0 (\count_reg[11] ),
        .\count_reg[11]_1 (\count_reg[11]_0 ),
        .\count_reg[14]_0 (\count_reg[14] ),
        .\count_reg[15]_0 (\count_reg[15] ),
        .\count_reg[7]_0 (\count_reg[7] ),
        .\count_reg[7]_1 (\count_reg[7]_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module red_pitaya_ps_1_data_fifo_0_dmem
   (\goreg_dm.dout_i_reg[21] ,
    s_axi_aclk,
    fg_rxd_wr_length,
    \gcc0.gc0.count_d1_reg[11] ,
    \gc1.count_d2_reg[5]_rep__1 ,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_d1_reg[12] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    \gcc0.gc0.count_d1_reg[10] ,
    \gcc0.gc0.count_d1_reg[7]_0 ,
    \gcc0.gc0.count_d1_reg[12]_2 ,
    \gcc0.gc0.count_d1_reg[12]_3 ,
    \gcc0.gc0.count_d1_reg[10]_0 ,
    \gcc0.gc0.count_d1_reg[12]_4 ,
    \gcc0.gc0.count_d1_reg[10]_1 ,
    \gcc0.gc0.count_d1_reg[10]_2 ,
    \gcc0.gc0.count_d1_reg[10]_3 ,
    \gcc0.gc0.count_d1_reg[12]_5 ,
    \gcc0.gc0.count_d1_reg[12]_6 ,
    \gcc0.gc0.count_d1_reg[12]_7 ,
    \gcc0.gc0.count_d1_reg[9] ,
    \gcc0.gc0.count_d1_reg[12]_8 ,
    \gcc0.gc0.count_d1_reg[9]_0 ,
    \gcc0.gc0.count_d1_reg[9]_1 ,
    \gcc0.gc0.count_d1_reg[9]_2 ,
    \gcc0.gc0.count_d1_reg[12]_9 ,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    \gcc0.gc0.count_d1_reg[8]_1 ,
    \gcc0.gc0.count_d1_reg[8]_2 ,
    \gcc0.gc0.count_d1_reg[7]_1 ,
    \gcc0.gc0.count_d1_reg[8]_3 ,
    \gcc0.gc0.count_d1_reg[8]_4 ,
    \grxd.rx_len_wr_en_reg ,
    \gcc0.gc0.count_d1_reg[12]_10 ,
    ADDRC,
    \gcc0.gc0.count_d1_reg[12]_11 ,
    \gcc0.gc0.count_d1_reg[12]_12 ,
    \gcc0.gc0.count_d1_reg[9]_3 ,
    \gcc0.gc0.count_d1_reg[12]_13 ,
    \gcc0.gc0.count_d1_reg[9]_4 ,
    \gcc0.gc0.count_d1_reg[9]_5 ,
    \gcc0.gc0.count_d1_reg[9]_6 ,
    \gcc0.gc0.count_d1_reg[12]_14 ,
    \gcc0.gc0.count_d1_reg[8]_5 ,
    \gcc0.gc0.count_d1_reg[8]_6 ,
    \gcc0.gc0.count_d1_reg[8]_7 ,
    \gcc0.gc0.count_d1_reg[7]_2 ,
    \gcc0.gc0.count_d1_reg[8]_8 ,
    \gcc0.gc0.count_d1_reg[8]_9 ,
    \gcc0.gc0.count_d1_reg[12]_15 ,
    \gcc0.gc0.count_d1_reg[12]_16 ,
    \gcc0.gc0.count_d1_reg[12]_17 ,
    \gcc0.gc0.count_d1_reg[12]_18 ,
    \gcc0.gc0.count_d1_reg[12]_19 ,
    \gcc0.gc0.count_d1_reg[12]_20 ,
    \gcc0.gc0.count_d1_reg[12]_21 ,
    \gcc0.gc0.count_d1_reg[12]_22 ,
    \gcc0.gc0.count_d1_reg[12]_23 ,
    \gcc0.gc0.count_d1_reg[12]_24 ,
    \gcc0.gc0.count_d1_reg[12]_25 ,
    \gcc0.gc0.count_d1_reg[12]_26 ,
    \gcc0.gc0.count_d1_reg[12]_27 ,
    \gcc0.gc0.count_d1_reg[12]_28 ,
    \gcc0.gc0.count_d1_reg[12]_29 ,
    \gcc0.gc0.count_d1_reg[12]_30 ,
    \gcc0.gc0.count_d1_reg[11]_0 ,
    \gcc0.gc0.count_d1_reg[7]_3 ,
    \gc1.count_d2_reg[5]_rep__3 ,
    ADDRD,
    \gcc0.gc0.count_d1_reg[11]_1 ,
    \gcc0.gc0.count_d1_reg[11]_2 ,
    \gcc0.gc0.count_d1_reg[9]_7 ,
    \gcc0.gc0.count_d1_reg[11]_3 ,
    \gcc0.gc0.count_d1_reg[9]_8 ,
    \gcc0.gc0.count_d1_reg[9]_9 ,
    \gcc0.gc0.count_d1_reg[9]_10 ,
    \gcc0.gc0.count_d1_reg[11]_4 ,
    \gcc0.gc0.count_d1_reg[8]_10 ,
    \gcc0.gc0.count_d1_reg[8]_11 ,
    \gcc0.gc0.count_d1_reg[8]_12 ,
    \gcc0.gc0.count_d1_reg[7]_4 ,
    \gcc0.gc0.count_d1_reg[8]_13 ,
    \gcc0.gc0.count_d1_reg[8]_14 ,
    \gcc0.gc0.count_d1_reg[11]_5 ,
    \gcc0.gc0.count_d1_reg[11]_6 ,
    \gcc0.gc0.count_d1_reg[11]_7 ,
    \gcc0.gc0.count_d1_reg[11]_8 ,
    \gcc0.gc0.count_d1_reg[11]_9 ,
    \gcc0.gc0.count_d1_reg[11]_10 ,
    \gcc0.gc0.count_d1_reg[11]_11 ,
    \gcc0.gc0.count_d1_reg[11]_12 ,
    \gcc0.gc0.count_d1_reg[11]_13 ,
    \gcc0.gc0.count_d1_reg[11]_14 ,
    \gcc0.gc0.count_d1_reg[11]_15 ,
    \gcc0.gc0.count_d1_reg[11]_16 ,
    \gcc0.gc0.count_d1_reg[11]_17 ,
    \gcc0.gc0.count_d1_reg[11]_18 ,
    \gcc0.gc0.count_d1_reg[11]_19 ,
    \gcc0.gc0.count_d1_reg[11]_20 ,
    \gcc0.gc0.count_d1_reg[12]_31 ,
    \gcc0.gc0.count_d1_reg[10]_4 ,
    \gc1.count_d2_reg[5]_rep__2 ,
    \gcc0.gc0.count_d1_reg[10]_5 ,
    \gcc0.gc0.count_d1_reg[8]_15 ,
    \gcc0.gc0.count_d1_reg[8]_16 ,
    \gcc0.gc0.count_d1_reg[10]_6 ,
    \gcc0.gc0.count_d1_reg[10]_7 ,
    \gcc0.gc0.count_d1_reg[10]_8 ,
    \gcc0.gc0.count_d1_reg[10]_9 ,
    \gcc0.gc0.count_d1_reg[10]_10 ,
    \gcc0.gc0.count_d1_reg[10]_11 ,
    \gcc0.gc0.count_d1_reg[10]_12 ,
    \gcc0.gc0.count_d1_reg[10]_13 ,
    \gcc0.gc0.count_d1_reg[10]_14 ,
    \gcc0.gc0.count_d1_reg[10]_15 ,
    \gcc0.gc0.count_d1_reg[10]_16 ,
    \gcc0.gc0.count_d1_reg[12]_32 ,
    \gcc0.gc0.count_d1_reg[9]_11 ,
    \gcc0.gc0.count_d1_reg[9]_12 ,
    \gcc0.gc0.count_d1_reg[9]_13 ,
    \gcc0.gc0.count_d1_reg[9]_14 ,
    \gcc0.gc0.count_d1_reg[9]_15 ,
    \gcc0.gc0.count_d1_reg[9]_16 ,
    \gcc0.gc0.count_d1_reg[9]_17 ,
    \gcc0.gc0.count_d1_reg[9]_18 ,
    \gcc0.gc0.count_d1_reg[8]_17 ,
    \gcc0.gc0.count_d1_reg[8]_18 ,
    \gcc0.gc0.count_d1_reg[8]_19 ,
    \gcc0.gc0.count_d1_reg[8]_20 ,
    \gcc0.gc0.count_d1_reg[9]_19 ,
    \gcc0.gc0.count_d1_reg[8]_21 ,
    \gcc0.gc0.count_d1_reg[8]_22 ,
    \gcc0.gc0.count_d1_reg[11]_21 ,
    \gc1.count_d2_reg[5]_rep__5 ,
    \gcc0.gc0.count_d1_reg[5]_rep__0 ,
    \gc1.count_d2_reg[5]_rep__4 ,
    \gc1.count_d2_reg[5]_rep__7 ,
    \gcc0.gc0.count_d1_reg[5]_rep__1 ,
    \gc1.count_d2_reg[5]_rep__6 ,
    \gc1.count_d2_reg[5]_rep__9 ,
    \gcc0.gc0.count_d1_reg[5]_rep__2 ,
    \gc1.count_d2_reg[5]_rep__8 ,
    \gc1.count_d2_reg[5]_rep__11 ,
    \gcc0.gc0.count_d1_reg[5]_rep__3 ,
    \gc1.count_d2_reg[5]_rep__10 ,
    \gc1.count_d2_reg[5]_rep__13 ,
    \gcc0.gc0.count_d1_reg[5]_rep__4 ,
    \gc1.count_d2_reg[5]_rep__12 ,
    \gc1.count_d2_reg[5]_rep__15 ,
    \gcc0.gc0.count_d1_reg[5]_rep__5 ,
    \gc1.count_d2_reg[5]_rep__14 ,
    \gc1.count_d2_reg[5]_rep__17 ,
    \gcc0.gc0.count_d1_reg[5]_rep__6 ,
    \gc1.count_d2_reg[5]_rep__16 ,
    \gc1.count_d2_reg[5]_rep__19 ,
    \gcc0.gc0.count_d1_reg[5]_rep__7 ,
    \gc1.count_d2_reg[5]_rep__18 ,
    \gc1.count_d2_reg[5]_rep__21 ,
    \gcc0.gc0.count_d1_reg[5]_rep__8 ,
    \gc1.count_d2_reg[5]_rep__20 ,
    \gc1.count_d2_reg[5]_rep__23 ,
    \gcc0.gc0.count_d1_reg[5]_rep__9 ,
    \gc1.count_d2_reg[5]_rep__22 ,
    \gc1.count_d2_reg[5]_rep__25 ,
    \gcc0.gc0.count_d1_reg[5]_rep__10 ,
    \gc1.count_d2_reg[5]_rep__24 ,
    \gc1.count_d2_reg[5]_rep__27 ,
    \gcc0.gc0.count_d1_reg[5]_rep__11 ,
    \gc1.count_d2_reg[5]_rep__26 ,
    \gcc0.gc0.count_d1_reg[0]_rep__12 ,
    \gcc0.gc0.count_d1_reg[1]_rep__12 ,
    \gcc0.gc0.count_d1_reg[2]_rep__12 ,
    \gcc0.gc0.count_d1_reg[3]_rep__12 ,
    \gcc0.gc0.count_d1_reg[4]_rep__12 ,
    \gcc0.gc0.count_d1_reg[5]_rep__12 ,
    \gc1.count_d2_reg[12] ,
    \gcc0.gc0.count_d1_reg[0]_rep__13 ,
    \gcc0.gc0.count_d1_reg[1]_rep__13 ,
    \gcc0.gc0.count_d1_reg[2]_rep__13 ,
    \gcc0.gc0.count_d1_reg[3]_rep__13 ,
    \gcc0.gc0.count_d1_reg[4]_rep__13 ,
    \gcc0.gc0.count_d1_reg[5]_rep__13 ,
    \gc1.count_d2_reg[0]_rep ,
    \gc1.count_d2_reg[1]_rep ,
    \gc1.count_d2_reg[2]_rep ,
    \gc1.count_d2_reg[3]_rep ,
    \gc1.count_d2_reg[4]_rep ,
    \gc1.count_d2_reg[5]_rep ,
    \gc1.count_d2_reg[8]_rep__0 ,
    \gc1.count_d2_reg[7]_rep__3 ,
    \gc1.count_d2_reg[6]_rep__3 ,
    \gc1.count_d2_reg[7]_rep__2 ,
    \gc1.count_d2_reg[6]_rep__2 ,
    \gc1.count_d2_reg[8]_rep ,
    \gc1.count_d2_reg[7]_rep__1 ,
    \gc1.count_d2_reg[6]_rep__1 ,
    \gc1.count_d2_reg[7]_rep__0 ,
    \gc1.count_d2_reg[6]_rep__0 ,
    \gc1.count_d2_reg[7]_rep ,
    \gc1.count_d2_reg[6]_rep ,
    SR,
    E);
  output [21:0]\goreg_dm.dout_i_reg[21] ;
  input s_axi_aclk;
  input [20:0]fg_rxd_wr_length;
  input \gcc0.gc0.count_d1_reg[11] ;
  input [5:0]\gc1.count_d2_reg[5]_rep__1 ;
  input [5:0]Q;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gcc0.gc0.count_d1_reg[12] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input \gcc0.gc0.count_d1_reg[12]_0 ;
  input \gcc0.gc0.count_d1_reg[12]_1 ;
  input \gcc0.gc0.count_d1_reg[10] ;
  input \gcc0.gc0.count_d1_reg[7]_0 ;
  input \gcc0.gc0.count_d1_reg[12]_2 ;
  input \gcc0.gc0.count_d1_reg[12]_3 ;
  input \gcc0.gc0.count_d1_reg[10]_0 ;
  input \gcc0.gc0.count_d1_reg[12]_4 ;
  input \gcc0.gc0.count_d1_reg[10]_1 ;
  input \gcc0.gc0.count_d1_reg[10]_2 ;
  input \gcc0.gc0.count_d1_reg[10]_3 ;
  input \gcc0.gc0.count_d1_reg[12]_5 ;
  input \gcc0.gc0.count_d1_reg[12]_6 ;
  input \gcc0.gc0.count_d1_reg[12]_7 ;
  input \gcc0.gc0.count_d1_reg[9] ;
  input \gcc0.gc0.count_d1_reg[12]_8 ;
  input \gcc0.gc0.count_d1_reg[9]_0 ;
  input \gcc0.gc0.count_d1_reg[9]_1 ;
  input \gcc0.gc0.count_d1_reg[9]_2 ;
  input \gcc0.gc0.count_d1_reg[12]_9 ;
  input \gcc0.gc0.count_d1_reg[8]_0 ;
  input \gcc0.gc0.count_d1_reg[8]_1 ;
  input \gcc0.gc0.count_d1_reg[8]_2 ;
  input \gcc0.gc0.count_d1_reg[7]_1 ;
  input \gcc0.gc0.count_d1_reg[8]_3 ;
  input \gcc0.gc0.count_d1_reg[8]_4 ;
  input \grxd.rx_len_wr_en_reg ;
  input \gcc0.gc0.count_d1_reg[12]_10 ;
  input [5:0]ADDRC;
  input \gcc0.gc0.count_d1_reg[12]_11 ;
  input \gcc0.gc0.count_d1_reg[12]_12 ;
  input \gcc0.gc0.count_d1_reg[9]_3 ;
  input \gcc0.gc0.count_d1_reg[12]_13 ;
  input \gcc0.gc0.count_d1_reg[9]_4 ;
  input \gcc0.gc0.count_d1_reg[9]_5 ;
  input \gcc0.gc0.count_d1_reg[9]_6 ;
  input \gcc0.gc0.count_d1_reg[12]_14 ;
  input \gcc0.gc0.count_d1_reg[8]_5 ;
  input \gcc0.gc0.count_d1_reg[8]_6 ;
  input \gcc0.gc0.count_d1_reg[8]_7 ;
  input \gcc0.gc0.count_d1_reg[7]_2 ;
  input \gcc0.gc0.count_d1_reg[8]_8 ;
  input \gcc0.gc0.count_d1_reg[8]_9 ;
  input \gcc0.gc0.count_d1_reg[12]_15 ;
  input \gcc0.gc0.count_d1_reg[12]_16 ;
  input \gcc0.gc0.count_d1_reg[12]_17 ;
  input \gcc0.gc0.count_d1_reg[12]_18 ;
  input \gcc0.gc0.count_d1_reg[12]_19 ;
  input \gcc0.gc0.count_d1_reg[12]_20 ;
  input \gcc0.gc0.count_d1_reg[12]_21 ;
  input \gcc0.gc0.count_d1_reg[12]_22 ;
  input \gcc0.gc0.count_d1_reg[12]_23 ;
  input \gcc0.gc0.count_d1_reg[12]_24 ;
  input \gcc0.gc0.count_d1_reg[12]_25 ;
  input \gcc0.gc0.count_d1_reg[12]_26 ;
  input \gcc0.gc0.count_d1_reg[12]_27 ;
  input \gcc0.gc0.count_d1_reg[12]_28 ;
  input \gcc0.gc0.count_d1_reg[12]_29 ;
  input \gcc0.gc0.count_d1_reg[12]_30 ;
  input \gcc0.gc0.count_d1_reg[11]_0 ;
  input \gcc0.gc0.count_d1_reg[7]_3 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__3 ;
  input [5:0]ADDRD;
  input \gcc0.gc0.count_d1_reg[11]_1 ;
  input \gcc0.gc0.count_d1_reg[11]_2 ;
  input \gcc0.gc0.count_d1_reg[9]_7 ;
  input \gcc0.gc0.count_d1_reg[11]_3 ;
  input \gcc0.gc0.count_d1_reg[9]_8 ;
  input \gcc0.gc0.count_d1_reg[9]_9 ;
  input \gcc0.gc0.count_d1_reg[9]_10 ;
  input \gcc0.gc0.count_d1_reg[11]_4 ;
  input \gcc0.gc0.count_d1_reg[8]_10 ;
  input \gcc0.gc0.count_d1_reg[8]_11 ;
  input \gcc0.gc0.count_d1_reg[8]_12 ;
  input \gcc0.gc0.count_d1_reg[7]_4 ;
  input \gcc0.gc0.count_d1_reg[8]_13 ;
  input \gcc0.gc0.count_d1_reg[8]_14 ;
  input \gcc0.gc0.count_d1_reg[11]_5 ;
  input \gcc0.gc0.count_d1_reg[11]_6 ;
  input \gcc0.gc0.count_d1_reg[11]_7 ;
  input \gcc0.gc0.count_d1_reg[11]_8 ;
  input \gcc0.gc0.count_d1_reg[11]_9 ;
  input \gcc0.gc0.count_d1_reg[11]_10 ;
  input \gcc0.gc0.count_d1_reg[11]_11 ;
  input \gcc0.gc0.count_d1_reg[11]_12 ;
  input \gcc0.gc0.count_d1_reg[11]_13 ;
  input \gcc0.gc0.count_d1_reg[11]_14 ;
  input \gcc0.gc0.count_d1_reg[11]_15 ;
  input \gcc0.gc0.count_d1_reg[11]_16 ;
  input \gcc0.gc0.count_d1_reg[11]_17 ;
  input \gcc0.gc0.count_d1_reg[11]_18 ;
  input \gcc0.gc0.count_d1_reg[11]_19 ;
  input \gcc0.gc0.count_d1_reg[11]_20 ;
  input \gcc0.gc0.count_d1_reg[12]_31 ;
  input \gcc0.gc0.count_d1_reg[10]_4 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__2 ;
  input \gcc0.gc0.count_d1_reg[10]_5 ;
  input \gcc0.gc0.count_d1_reg[8]_15 ;
  input \gcc0.gc0.count_d1_reg[8]_16 ;
  input \gcc0.gc0.count_d1_reg[10]_6 ;
  input \gcc0.gc0.count_d1_reg[10]_7 ;
  input \gcc0.gc0.count_d1_reg[10]_8 ;
  input \gcc0.gc0.count_d1_reg[10]_9 ;
  input \gcc0.gc0.count_d1_reg[10]_10 ;
  input \gcc0.gc0.count_d1_reg[10]_11 ;
  input \gcc0.gc0.count_d1_reg[10]_12 ;
  input \gcc0.gc0.count_d1_reg[10]_13 ;
  input \gcc0.gc0.count_d1_reg[10]_14 ;
  input \gcc0.gc0.count_d1_reg[10]_15 ;
  input \gcc0.gc0.count_d1_reg[10]_16 ;
  input \gcc0.gc0.count_d1_reg[12]_32 ;
  input \gcc0.gc0.count_d1_reg[9]_11 ;
  input \gcc0.gc0.count_d1_reg[9]_12 ;
  input \gcc0.gc0.count_d1_reg[9]_13 ;
  input \gcc0.gc0.count_d1_reg[9]_14 ;
  input \gcc0.gc0.count_d1_reg[9]_15 ;
  input \gcc0.gc0.count_d1_reg[9]_16 ;
  input \gcc0.gc0.count_d1_reg[9]_17 ;
  input \gcc0.gc0.count_d1_reg[9]_18 ;
  input \gcc0.gc0.count_d1_reg[8]_17 ;
  input \gcc0.gc0.count_d1_reg[8]_18 ;
  input \gcc0.gc0.count_d1_reg[8]_19 ;
  input \gcc0.gc0.count_d1_reg[8]_20 ;
  input \gcc0.gc0.count_d1_reg[9]_19 ;
  input \gcc0.gc0.count_d1_reg[8]_21 ;
  input \gcc0.gc0.count_d1_reg[8]_22 ;
  input \gcc0.gc0.count_d1_reg[11]_21 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__5 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__0 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__4 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__7 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__1 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__6 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__9 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__2 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__8 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__11 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__3 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__10 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__13 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__4 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__12 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__15 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__5 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__14 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__17 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__6 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__16 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__19 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__7 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__18 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__21 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__8 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__20 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__23 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__9 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__22 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__25 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__10 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__24 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__27 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__11 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__26 ;
  input \gcc0.gc0.count_d1_reg[0]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[1]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[2]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[3]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[4]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[5]_rep__12 ;
  input [12:0]\gc1.count_d2_reg[12] ;
  input \gcc0.gc0.count_d1_reg[0]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[1]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[2]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[3]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[4]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[5]_rep__13 ;
  input \gc1.count_d2_reg[0]_rep ;
  input \gc1.count_d2_reg[1]_rep ;
  input \gc1.count_d2_reg[2]_rep ;
  input \gc1.count_d2_reg[3]_rep ;
  input \gc1.count_d2_reg[4]_rep ;
  input \gc1.count_d2_reg[5]_rep ;
  input \gc1.count_d2_reg[8]_rep__0 ;
  input \gc1.count_d2_reg[7]_rep__3 ;
  input \gc1.count_d2_reg[6]_rep__3 ;
  input \gc1.count_d2_reg[7]_rep__2 ;
  input \gc1.count_d2_reg[6]_rep__2 ;
  input \gc1.count_d2_reg[8]_rep ;
  input \gc1.count_d2_reg[7]_rep__1 ;
  input \gc1.count_d2_reg[6]_rep__1 ;
  input \gc1.count_d2_reg[7]_rep__0 ;
  input \gc1.count_d2_reg[6]_rep__0 ;
  input \gc1.count_d2_reg[7]_rep ;
  input \gc1.count_d2_reg[6]_rep ;
  input [0:0]SR;
  input [0:0]E;

  wire [5:0]ADDRC;
  wire [5:0]ADDRD;
  wire [0:0]E;
  wire [5:0]Q;
  wire RAM_reg_0_63_0_2_n_0;
  wire RAM_reg_0_63_0_2_n_1;
  wire RAM_reg_0_63_0_2_n_2;
  wire RAM_reg_0_63_12_14_n_0;
  wire RAM_reg_0_63_12_14_n_1;
  wire RAM_reg_0_63_12_14_n_2;
  wire RAM_reg_0_63_15_17_n_0;
  wire RAM_reg_0_63_15_17_n_1;
  wire RAM_reg_0_63_15_17_n_2;
  wire RAM_reg_0_63_18_20_n_0;
  wire RAM_reg_0_63_18_20_n_1;
  wire RAM_reg_0_63_18_20_n_2;
  wire RAM_reg_0_63_21_21_n_0;
  wire RAM_reg_0_63_3_5_n_0;
  wire RAM_reg_0_63_3_5_n_1;
  wire RAM_reg_0_63_3_5_n_2;
  wire RAM_reg_0_63_6_8_n_0;
  wire RAM_reg_0_63_6_8_n_1;
  wire RAM_reg_0_63_6_8_n_2;
  wire RAM_reg_0_63_9_11_n_0;
  wire RAM_reg_0_63_9_11_n_1;
  wire RAM_reg_0_63_9_11_n_2;
  wire RAM_reg_1024_1087_0_2_n_0;
  wire RAM_reg_1024_1087_0_2_n_1;
  wire RAM_reg_1024_1087_0_2_n_2;
  wire RAM_reg_1024_1087_12_14_n_0;
  wire RAM_reg_1024_1087_12_14_n_1;
  wire RAM_reg_1024_1087_12_14_n_2;
  wire RAM_reg_1024_1087_15_17_n_0;
  wire RAM_reg_1024_1087_15_17_n_1;
  wire RAM_reg_1024_1087_15_17_n_2;
  wire RAM_reg_1024_1087_18_20_n_0;
  wire RAM_reg_1024_1087_18_20_n_1;
  wire RAM_reg_1024_1087_18_20_n_2;
  wire RAM_reg_1024_1087_21_21_n_0;
  wire RAM_reg_1024_1087_3_5_n_0;
  wire RAM_reg_1024_1087_3_5_n_1;
  wire RAM_reg_1024_1087_3_5_n_2;
  wire RAM_reg_1024_1087_6_8_n_0;
  wire RAM_reg_1024_1087_6_8_n_1;
  wire RAM_reg_1024_1087_6_8_n_2;
  wire RAM_reg_1024_1087_9_11_n_0;
  wire RAM_reg_1024_1087_9_11_n_1;
  wire RAM_reg_1024_1087_9_11_n_2;
  wire RAM_reg_1088_1151_0_2_n_0;
  wire RAM_reg_1088_1151_0_2_n_1;
  wire RAM_reg_1088_1151_0_2_n_2;
  wire RAM_reg_1088_1151_12_14_n_0;
  wire RAM_reg_1088_1151_12_14_n_1;
  wire RAM_reg_1088_1151_12_14_n_2;
  wire RAM_reg_1088_1151_15_17_n_0;
  wire RAM_reg_1088_1151_15_17_n_1;
  wire RAM_reg_1088_1151_15_17_n_2;
  wire RAM_reg_1088_1151_18_20_n_0;
  wire RAM_reg_1088_1151_18_20_n_1;
  wire RAM_reg_1088_1151_18_20_n_2;
  wire RAM_reg_1088_1151_21_21_n_0;
  wire RAM_reg_1088_1151_3_5_n_0;
  wire RAM_reg_1088_1151_3_5_n_1;
  wire RAM_reg_1088_1151_3_5_n_2;
  wire RAM_reg_1088_1151_6_8_n_0;
  wire RAM_reg_1088_1151_6_8_n_1;
  wire RAM_reg_1088_1151_6_8_n_2;
  wire RAM_reg_1088_1151_9_11_n_0;
  wire RAM_reg_1088_1151_9_11_n_1;
  wire RAM_reg_1088_1151_9_11_n_2;
  wire RAM_reg_1152_1215_0_2_n_0;
  wire RAM_reg_1152_1215_0_2_n_1;
  wire RAM_reg_1152_1215_0_2_n_2;
  wire RAM_reg_1152_1215_12_14_n_0;
  wire RAM_reg_1152_1215_12_14_n_1;
  wire RAM_reg_1152_1215_12_14_n_2;
  wire RAM_reg_1152_1215_15_17_n_0;
  wire RAM_reg_1152_1215_15_17_n_1;
  wire RAM_reg_1152_1215_15_17_n_2;
  wire RAM_reg_1152_1215_18_20_n_0;
  wire RAM_reg_1152_1215_18_20_n_1;
  wire RAM_reg_1152_1215_18_20_n_2;
  wire RAM_reg_1152_1215_21_21_n_0;
  wire RAM_reg_1152_1215_3_5_n_0;
  wire RAM_reg_1152_1215_3_5_n_1;
  wire RAM_reg_1152_1215_3_5_n_2;
  wire RAM_reg_1152_1215_6_8_n_0;
  wire RAM_reg_1152_1215_6_8_n_1;
  wire RAM_reg_1152_1215_6_8_n_2;
  wire RAM_reg_1152_1215_9_11_n_0;
  wire RAM_reg_1152_1215_9_11_n_1;
  wire RAM_reg_1152_1215_9_11_n_2;
  wire RAM_reg_1216_1279_0_2_n_0;
  wire RAM_reg_1216_1279_0_2_n_1;
  wire RAM_reg_1216_1279_0_2_n_2;
  wire RAM_reg_1216_1279_12_14_n_0;
  wire RAM_reg_1216_1279_12_14_n_1;
  wire RAM_reg_1216_1279_12_14_n_2;
  wire RAM_reg_1216_1279_15_17_n_0;
  wire RAM_reg_1216_1279_15_17_n_1;
  wire RAM_reg_1216_1279_15_17_n_2;
  wire RAM_reg_1216_1279_18_20_n_0;
  wire RAM_reg_1216_1279_18_20_n_1;
  wire RAM_reg_1216_1279_18_20_n_2;
  wire RAM_reg_1216_1279_21_21_n_0;
  wire RAM_reg_1216_1279_3_5_n_0;
  wire RAM_reg_1216_1279_3_5_n_1;
  wire RAM_reg_1216_1279_3_5_n_2;
  wire RAM_reg_1216_1279_6_8_n_0;
  wire RAM_reg_1216_1279_6_8_n_1;
  wire RAM_reg_1216_1279_6_8_n_2;
  wire RAM_reg_1216_1279_9_11_n_0;
  wire RAM_reg_1216_1279_9_11_n_1;
  wire RAM_reg_1216_1279_9_11_n_2;
  wire RAM_reg_1280_1343_0_2_n_0;
  wire RAM_reg_1280_1343_0_2_n_1;
  wire RAM_reg_1280_1343_0_2_n_2;
  wire RAM_reg_1280_1343_12_14_n_0;
  wire RAM_reg_1280_1343_12_14_n_1;
  wire RAM_reg_1280_1343_12_14_n_2;
  wire RAM_reg_1280_1343_15_17_n_0;
  wire RAM_reg_1280_1343_15_17_n_1;
  wire RAM_reg_1280_1343_15_17_n_2;
  wire RAM_reg_1280_1343_18_20_n_0;
  wire RAM_reg_1280_1343_18_20_n_1;
  wire RAM_reg_1280_1343_18_20_n_2;
  wire RAM_reg_1280_1343_21_21_n_0;
  wire RAM_reg_1280_1343_3_5_n_0;
  wire RAM_reg_1280_1343_3_5_n_1;
  wire RAM_reg_1280_1343_3_5_n_2;
  wire RAM_reg_1280_1343_6_8_n_0;
  wire RAM_reg_1280_1343_6_8_n_1;
  wire RAM_reg_1280_1343_6_8_n_2;
  wire RAM_reg_1280_1343_9_11_n_0;
  wire RAM_reg_1280_1343_9_11_n_1;
  wire RAM_reg_1280_1343_9_11_n_2;
  wire RAM_reg_128_191_0_2_n_0;
  wire RAM_reg_128_191_0_2_n_1;
  wire RAM_reg_128_191_0_2_n_2;
  wire RAM_reg_128_191_12_14_n_0;
  wire RAM_reg_128_191_12_14_n_1;
  wire RAM_reg_128_191_12_14_n_2;
  wire RAM_reg_128_191_15_17_n_0;
  wire RAM_reg_128_191_15_17_n_1;
  wire RAM_reg_128_191_15_17_n_2;
  wire RAM_reg_128_191_18_20_n_0;
  wire RAM_reg_128_191_18_20_n_1;
  wire RAM_reg_128_191_18_20_n_2;
  wire RAM_reg_128_191_21_21_n_0;
  wire RAM_reg_128_191_3_5_n_0;
  wire RAM_reg_128_191_3_5_n_1;
  wire RAM_reg_128_191_3_5_n_2;
  wire RAM_reg_128_191_6_8_n_0;
  wire RAM_reg_128_191_6_8_n_1;
  wire RAM_reg_128_191_6_8_n_2;
  wire RAM_reg_128_191_9_11_n_0;
  wire RAM_reg_128_191_9_11_n_1;
  wire RAM_reg_128_191_9_11_n_2;
  wire RAM_reg_1344_1407_0_2_n_0;
  wire RAM_reg_1344_1407_0_2_n_1;
  wire RAM_reg_1344_1407_0_2_n_2;
  wire RAM_reg_1344_1407_12_14_n_0;
  wire RAM_reg_1344_1407_12_14_n_1;
  wire RAM_reg_1344_1407_12_14_n_2;
  wire RAM_reg_1344_1407_15_17_n_0;
  wire RAM_reg_1344_1407_15_17_n_1;
  wire RAM_reg_1344_1407_15_17_n_2;
  wire RAM_reg_1344_1407_18_20_n_0;
  wire RAM_reg_1344_1407_18_20_n_1;
  wire RAM_reg_1344_1407_18_20_n_2;
  wire RAM_reg_1344_1407_21_21_n_0;
  wire RAM_reg_1344_1407_3_5_n_0;
  wire RAM_reg_1344_1407_3_5_n_1;
  wire RAM_reg_1344_1407_3_5_n_2;
  wire RAM_reg_1344_1407_6_8_n_0;
  wire RAM_reg_1344_1407_6_8_n_1;
  wire RAM_reg_1344_1407_6_8_n_2;
  wire RAM_reg_1344_1407_9_11_n_0;
  wire RAM_reg_1344_1407_9_11_n_1;
  wire RAM_reg_1344_1407_9_11_n_2;
  wire RAM_reg_1408_1471_0_2_n_0;
  wire RAM_reg_1408_1471_0_2_n_1;
  wire RAM_reg_1408_1471_0_2_n_2;
  wire RAM_reg_1408_1471_12_14_n_0;
  wire RAM_reg_1408_1471_12_14_n_1;
  wire RAM_reg_1408_1471_12_14_n_2;
  wire RAM_reg_1408_1471_15_17_n_0;
  wire RAM_reg_1408_1471_15_17_n_1;
  wire RAM_reg_1408_1471_15_17_n_2;
  wire RAM_reg_1408_1471_18_20_n_0;
  wire RAM_reg_1408_1471_18_20_n_1;
  wire RAM_reg_1408_1471_18_20_n_2;
  wire RAM_reg_1408_1471_21_21_n_0;
  wire RAM_reg_1408_1471_3_5_n_0;
  wire RAM_reg_1408_1471_3_5_n_1;
  wire RAM_reg_1408_1471_3_5_n_2;
  wire RAM_reg_1408_1471_6_8_n_0;
  wire RAM_reg_1408_1471_6_8_n_1;
  wire RAM_reg_1408_1471_6_8_n_2;
  wire RAM_reg_1408_1471_9_11_n_0;
  wire RAM_reg_1408_1471_9_11_n_1;
  wire RAM_reg_1408_1471_9_11_n_2;
  wire RAM_reg_1472_1535_0_2_n_0;
  wire RAM_reg_1472_1535_0_2_n_1;
  wire RAM_reg_1472_1535_0_2_n_2;
  wire RAM_reg_1472_1535_12_14_n_0;
  wire RAM_reg_1472_1535_12_14_n_1;
  wire RAM_reg_1472_1535_12_14_n_2;
  wire RAM_reg_1472_1535_15_17_n_0;
  wire RAM_reg_1472_1535_15_17_n_1;
  wire RAM_reg_1472_1535_15_17_n_2;
  wire RAM_reg_1472_1535_18_20_n_0;
  wire RAM_reg_1472_1535_18_20_n_1;
  wire RAM_reg_1472_1535_18_20_n_2;
  wire RAM_reg_1472_1535_21_21_n_0;
  wire RAM_reg_1472_1535_3_5_n_0;
  wire RAM_reg_1472_1535_3_5_n_1;
  wire RAM_reg_1472_1535_3_5_n_2;
  wire RAM_reg_1472_1535_6_8_n_0;
  wire RAM_reg_1472_1535_6_8_n_1;
  wire RAM_reg_1472_1535_6_8_n_2;
  wire RAM_reg_1472_1535_9_11_n_0;
  wire RAM_reg_1472_1535_9_11_n_1;
  wire RAM_reg_1472_1535_9_11_n_2;
  wire RAM_reg_1536_1599_0_2_n_0;
  wire RAM_reg_1536_1599_0_2_n_1;
  wire RAM_reg_1536_1599_0_2_n_2;
  wire RAM_reg_1536_1599_12_14_n_0;
  wire RAM_reg_1536_1599_12_14_n_1;
  wire RAM_reg_1536_1599_12_14_n_2;
  wire RAM_reg_1536_1599_15_17_n_0;
  wire RAM_reg_1536_1599_15_17_n_1;
  wire RAM_reg_1536_1599_15_17_n_2;
  wire RAM_reg_1536_1599_18_20_n_0;
  wire RAM_reg_1536_1599_18_20_n_1;
  wire RAM_reg_1536_1599_18_20_n_2;
  wire RAM_reg_1536_1599_21_21_n_0;
  wire RAM_reg_1536_1599_3_5_n_0;
  wire RAM_reg_1536_1599_3_5_n_1;
  wire RAM_reg_1536_1599_3_5_n_2;
  wire RAM_reg_1536_1599_6_8_n_0;
  wire RAM_reg_1536_1599_6_8_n_1;
  wire RAM_reg_1536_1599_6_8_n_2;
  wire RAM_reg_1536_1599_9_11_n_0;
  wire RAM_reg_1536_1599_9_11_n_1;
  wire RAM_reg_1536_1599_9_11_n_2;
  wire RAM_reg_1600_1663_0_2_n_0;
  wire RAM_reg_1600_1663_0_2_n_1;
  wire RAM_reg_1600_1663_0_2_n_2;
  wire RAM_reg_1600_1663_12_14_n_0;
  wire RAM_reg_1600_1663_12_14_n_1;
  wire RAM_reg_1600_1663_12_14_n_2;
  wire RAM_reg_1600_1663_15_17_n_0;
  wire RAM_reg_1600_1663_15_17_n_1;
  wire RAM_reg_1600_1663_15_17_n_2;
  wire RAM_reg_1600_1663_18_20_n_0;
  wire RAM_reg_1600_1663_18_20_n_1;
  wire RAM_reg_1600_1663_18_20_n_2;
  wire RAM_reg_1600_1663_21_21_n_0;
  wire RAM_reg_1600_1663_3_5_n_0;
  wire RAM_reg_1600_1663_3_5_n_1;
  wire RAM_reg_1600_1663_3_5_n_2;
  wire RAM_reg_1600_1663_6_8_n_0;
  wire RAM_reg_1600_1663_6_8_n_1;
  wire RAM_reg_1600_1663_6_8_n_2;
  wire RAM_reg_1600_1663_9_11_n_0;
  wire RAM_reg_1600_1663_9_11_n_1;
  wire RAM_reg_1600_1663_9_11_n_2;
  wire RAM_reg_1664_1727_0_2_n_0;
  wire RAM_reg_1664_1727_0_2_n_1;
  wire RAM_reg_1664_1727_0_2_n_2;
  wire RAM_reg_1664_1727_12_14_n_0;
  wire RAM_reg_1664_1727_12_14_n_1;
  wire RAM_reg_1664_1727_12_14_n_2;
  wire RAM_reg_1664_1727_15_17_n_0;
  wire RAM_reg_1664_1727_15_17_n_1;
  wire RAM_reg_1664_1727_15_17_n_2;
  wire RAM_reg_1664_1727_18_20_n_0;
  wire RAM_reg_1664_1727_18_20_n_1;
  wire RAM_reg_1664_1727_18_20_n_2;
  wire RAM_reg_1664_1727_21_21_n_0;
  wire RAM_reg_1664_1727_3_5_n_0;
  wire RAM_reg_1664_1727_3_5_n_1;
  wire RAM_reg_1664_1727_3_5_n_2;
  wire RAM_reg_1664_1727_6_8_n_0;
  wire RAM_reg_1664_1727_6_8_n_1;
  wire RAM_reg_1664_1727_6_8_n_2;
  wire RAM_reg_1664_1727_9_11_n_0;
  wire RAM_reg_1664_1727_9_11_n_1;
  wire RAM_reg_1664_1727_9_11_n_2;
  wire RAM_reg_1728_1791_0_2_n_0;
  wire RAM_reg_1728_1791_0_2_n_1;
  wire RAM_reg_1728_1791_0_2_n_2;
  wire RAM_reg_1728_1791_12_14_n_0;
  wire RAM_reg_1728_1791_12_14_n_1;
  wire RAM_reg_1728_1791_12_14_n_2;
  wire RAM_reg_1728_1791_15_17_n_0;
  wire RAM_reg_1728_1791_15_17_n_1;
  wire RAM_reg_1728_1791_15_17_n_2;
  wire RAM_reg_1728_1791_18_20_n_0;
  wire RAM_reg_1728_1791_18_20_n_1;
  wire RAM_reg_1728_1791_18_20_n_2;
  wire RAM_reg_1728_1791_21_21_n_0;
  wire RAM_reg_1728_1791_3_5_n_0;
  wire RAM_reg_1728_1791_3_5_n_1;
  wire RAM_reg_1728_1791_3_5_n_2;
  wire RAM_reg_1728_1791_6_8_n_0;
  wire RAM_reg_1728_1791_6_8_n_1;
  wire RAM_reg_1728_1791_6_8_n_2;
  wire RAM_reg_1728_1791_9_11_n_0;
  wire RAM_reg_1728_1791_9_11_n_1;
  wire RAM_reg_1728_1791_9_11_n_2;
  wire RAM_reg_1792_1855_0_2_n_0;
  wire RAM_reg_1792_1855_0_2_n_1;
  wire RAM_reg_1792_1855_0_2_n_2;
  wire RAM_reg_1792_1855_12_14_n_0;
  wire RAM_reg_1792_1855_12_14_n_1;
  wire RAM_reg_1792_1855_12_14_n_2;
  wire RAM_reg_1792_1855_15_17_n_0;
  wire RAM_reg_1792_1855_15_17_n_1;
  wire RAM_reg_1792_1855_15_17_n_2;
  wire RAM_reg_1792_1855_18_20_n_0;
  wire RAM_reg_1792_1855_18_20_n_1;
  wire RAM_reg_1792_1855_18_20_n_2;
  wire RAM_reg_1792_1855_21_21_n_0;
  wire RAM_reg_1792_1855_3_5_n_0;
  wire RAM_reg_1792_1855_3_5_n_1;
  wire RAM_reg_1792_1855_3_5_n_2;
  wire RAM_reg_1792_1855_6_8_n_0;
  wire RAM_reg_1792_1855_6_8_n_1;
  wire RAM_reg_1792_1855_6_8_n_2;
  wire RAM_reg_1792_1855_9_11_n_0;
  wire RAM_reg_1792_1855_9_11_n_1;
  wire RAM_reg_1792_1855_9_11_n_2;
  wire RAM_reg_1856_1919_0_2_n_0;
  wire RAM_reg_1856_1919_0_2_n_1;
  wire RAM_reg_1856_1919_0_2_n_2;
  wire RAM_reg_1856_1919_12_14_n_0;
  wire RAM_reg_1856_1919_12_14_n_1;
  wire RAM_reg_1856_1919_12_14_n_2;
  wire RAM_reg_1856_1919_15_17_n_0;
  wire RAM_reg_1856_1919_15_17_n_1;
  wire RAM_reg_1856_1919_15_17_n_2;
  wire RAM_reg_1856_1919_18_20_n_0;
  wire RAM_reg_1856_1919_18_20_n_1;
  wire RAM_reg_1856_1919_18_20_n_2;
  wire RAM_reg_1856_1919_21_21_n_0;
  wire RAM_reg_1856_1919_3_5_n_0;
  wire RAM_reg_1856_1919_3_5_n_1;
  wire RAM_reg_1856_1919_3_5_n_2;
  wire RAM_reg_1856_1919_6_8_n_0;
  wire RAM_reg_1856_1919_6_8_n_1;
  wire RAM_reg_1856_1919_6_8_n_2;
  wire RAM_reg_1856_1919_9_11_n_0;
  wire RAM_reg_1856_1919_9_11_n_1;
  wire RAM_reg_1856_1919_9_11_n_2;
  wire RAM_reg_1920_1983_0_2_n_0;
  wire RAM_reg_1920_1983_0_2_n_1;
  wire RAM_reg_1920_1983_0_2_n_2;
  wire RAM_reg_1920_1983_12_14_n_0;
  wire RAM_reg_1920_1983_12_14_n_1;
  wire RAM_reg_1920_1983_12_14_n_2;
  wire RAM_reg_1920_1983_15_17_n_0;
  wire RAM_reg_1920_1983_15_17_n_1;
  wire RAM_reg_1920_1983_15_17_n_2;
  wire RAM_reg_1920_1983_18_20_n_0;
  wire RAM_reg_1920_1983_18_20_n_1;
  wire RAM_reg_1920_1983_18_20_n_2;
  wire RAM_reg_1920_1983_21_21_n_0;
  wire RAM_reg_1920_1983_3_5_n_0;
  wire RAM_reg_1920_1983_3_5_n_1;
  wire RAM_reg_1920_1983_3_5_n_2;
  wire RAM_reg_1920_1983_6_8_n_0;
  wire RAM_reg_1920_1983_6_8_n_1;
  wire RAM_reg_1920_1983_6_8_n_2;
  wire RAM_reg_1920_1983_9_11_n_0;
  wire RAM_reg_1920_1983_9_11_n_1;
  wire RAM_reg_1920_1983_9_11_n_2;
  wire RAM_reg_192_255_0_2_n_0;
  wire RAM_reg_192_255_0_2_n_1;
  wire RAM_reg_192_255_0_2_n_2;
  wire RAM_reg_192_255_12_14_n_0;
  wire RAM_reg_192_255_12_14_n_1;
  wire RAM_reg_192_255_12_14_n_2;
  wire RAM_reg_192_255_15_17_n_0;
  wire RAM_reg_192_255_15_17_n_1;
  wire RAM_reg_192_255_15_17_n_2;
  wire RAM_reg_192_255_18_20_n_0;
  wire RAM_reg_192_255_18_20_n_1;
  wire RAM_reg_192_255_18_20_n_2;
  wire RAM_reg_192_255_21_21_n_0;
  wire RAM_reg_192_255_3_5_n_0;
  wire RAM_reg_192_255_3_5_n_1;
  wire RAM_reg_192_255_3_5_n_2;
  wire RAM_reg_192_255_6_8_n_0;
  wire RAM_reg_192_255_6_8_n_1;
  wire RAM_reg_192_255_6_8_n_2;
  wire RAM_reg_192_255_9_11_n_0;
  wire RAM_reg_192_255_9_11_n_1;
  wire RAM_reg_192_255_9_11_n_2;
  wire RAM_reg_1984_2047_0_2_n_0;
  wire RAM_reg_1984_2047_0_2_n_1;
  wire RAM_reg_1984_2047_0_2_n_2;
  wire RAM_reg_1984_2047_12_14_n_0;
  wire RAM_reg_1984_2047_12_14_n_1;
  wire RAM_reg_1984_2047_12_14_n_2;
  wire RAM_reg_1984_2047_15_17_n_0;
  wire RAM_reg_1984_2047_15_17_n_1;
  wire RAM_reg_1984_2047_15_17_n_2;
  wire RAM_reg_1984_2047_18_20_n_0;
  wire RAM_reg_1984_2047_18_20_n_1;
  wire RAM_reg_1984_2047_18_20_n_2;
  wire RAM_reg_1984_2047_21_21_n_0;
  wire RAM_reg_1984_2047_3_5_n_0;
  wire RAM_reg_1984_2047_3_5_n_1;
  wire RAM_reg_1984_2047_3_5_n_2;
  wire RAM_reg_1984_2047_6_8_n_0;
  wire RAM_reg_1984_2047_6_8_n_1;
  wire RAM_reg_1984_2047_6_8_n_2;
  wire RAM_reg_1984_2047_9_11_n_0;
  wire RAM_reg_1984_2047_9_11_n_1;
  wire RAM_reg_1984_2047_9_11_n_2;
  wire RAM_reg_2048_2111_0_2_n_0;
  wire RAM_reg_2048_2111_0_2_n_1;
  wire RAM_reg_2048_2111_0_2_n_2;
  wire RAM_reg_2048_2111_12_14_n_0;
  wire RAM_reg_2048_2111_12_14_n_1;
  wire RAM_reg_2048_2111_12_14_n_2;
  wire RAM_reg_2048_2111_15_17_n_0;
  wire RAM_reg_2048_2111_15_17_n_1;
  wire RAM_reg_2048_2111_15_17_n_2;
  wire RAM_reg_2048_2111_18_20_n_0;
  wire RAM_reg_2048_2111_18_20_n_1;
  wire RAM_reg_2048_2111_18_20_n_2;
  wire RAM_reg_2048_2111_21_21_n_0;
  wire RAM_reg_2048_2111_3_5_n_0;
  wire RAM_reg_2048_2111_3_5_n_1;
  wire RAM_reg_2048_2111_3_5_n_2;
  wire RAM_reg_2048_2111_6_8_n_0;
  wire RAM_reg_2048_2111_6_8_n_1;
  wire RAM_reg_2048_2111_6_8_n_2;
  wire RAM_reg_2048_2111_9_11_n_0;
  wire RAM_reg_2048_2111_9_11_n_1;
  wire RAM_reg_2048_2111_9_11_n_2;
  wire RAM_reg_2112_2175_0_2_n_0;
  wire RAM_reg_2112_2175_0_2_n_1;
  wire RAM_reg_2112_2175_0_2_n_2;
  wire RAM_reg_2112_2175_12_14_n_0;
  wire RAM_reg_2112_2175_12_14_n_1;
  wire RAM_reg_2112_2175_12_14_n_2;
  wire RAM_reg_2112_2175_15_17_n_0;
  wire RAM_reg_2112_2175_15_17_n_1;
  wire RAM_reg_2112_2175_15_17_n_2;
  wire RAM_reg_2112_2175_18_20_n_0;
  wire RAM_reg_2112_2175_18_20_n_1;
  wire RAM_reg_2112_2175_18_20_n_2;
  wire RAM_reg_2112_2175_21_21_n_0;
  wire RAM_reg_2112_2175_3_5_n_0;
  wire RAM_reg_2112_2175_3_5_n_1;
  wire RAM_reg_2112_2175_3_5_n_2;
  wire RAM_reg_2112_2175_6_8_n_0;
  wire RAM_reg_2112_2175_6_8_n_1;
  wire RAM_reg_2112_2175_6_8_n_2;
  wire RAM_reg_2112_2175_9_11_n_0;
  wire RAM_reg_2112_2175_9_11_n_1;
  wire RAM_reg_2112_2175_9_11_n_2;
  wire RAM_reg_2176_2239_0_2_n_0;
  wire RAM_reg_2176_2239_0_2_n_1;
  wire RAM_reg_2176_2239_0_2_n_2;
  wire RAM_reg_2176_2239_12_14_n_0;
  wire RAM_reg_2176_2239_12_14_n_1;
  wire RAM_reg_2176_2239_12_14_n_2;
  wire RAM_reg_2176_2239_15_17_n_0;
  wire RAM_reg_2176_2239_15_17_n_1;
  wire RAM_reg_2176_2239_15_17_n_2;
  wire RAM_reg_2176_2239_18_20_n_0;
  wire RAM_reg_2176_2239_18_20_n_1;
  wire RAM_reg_2176_2239_18_20_n_2;
  wire RAM_reg_2176_2239_21_21_n_0;
  wire RAM_reg_2176_2239_3_5_n_0;
  wire RAM_reg_2176_2239_3_5_n_1;
  wire RAM_reg_2176_2239_3_5_n_2;
  wire RAM_reg_2176_2239_6_8_n_0;
  wire RAM_reg_2176_2239_6_8_n_1;
  wire RAM_reg_2176_2239_6_8_n_2;
  wire RAM_reg_2176_2239_9_11_n_0;
  wire RAM_reg_2176_2239_9_11_n_1;
  wire RAM_reg_2176_2239_9_11_n_2;
  wire RAM_reg_2240_2303_0_2_n_0;
  wire RAM_reg_2240_2303_0_2_n_1;
  wire RAM_reg_2240_2303_0_2_n_2;
  wire RAM_reg_2240_2303_12_14_n_0;
  wire RAM_reg_2240_2303_12_14_n_1;
  wire RAM_reg_2240_2303_12_14_n_2;
  wire RAM_reg_2240_2303_15_17_n_0;
  wire RAM_reg_2240_2303_15_17_n_1;
  wire RAM_reg_2240_2303_15_17_n_2;
  wire RAM_reg_2240_2303_18_20_n_0;
  wire RAM_reg_2240_2303_18_20_n_1;
  wire RAM_reg_2240_2303_18_20_n_2;
  wire RAM_reg_2240_2303_21_21_n_0;
  wire RAM_reg_2240_2303_3_5_n_0;
  wire RAM_reg_2240_2303_3_5_n_1;
  wire RAM_reg_2240_2303_3_5_n_2;
  wire RAM_reg_2240_2303_6_8_n_0;
  wire RAM_reg_2240_2303_6_8_n_1;
  wire RAM_reg_2240_2303_6_8_n_2;
  wire RAM_reg_2240_2303_9_11_n_0;
  wire RAM_reg_2240_2303_9_11_n_1;
  wire RAM_reg_2240_2303_9_11_n_2;
  wire RAM_reg_2304_2367_0_2_n_0;
  wire RAM_reg_2304_2367_0_2_n_1;
  wire RAM_reg_2304_2367_0_2_n_2;
  wire RAM_reg_2304_2367_12_14_n_0;
  wire RAM_reg_2304_2367_12_14_n_1;
  wire RAM_reg_2304_2367_12_14_n_2;
  wire RAM_reg_2304_2367_15_17_n_0;
  wire RAM_reg_2304_2367_15_17_n_1;
  wire RAM_reg_2304_2367_15_17_n_2;
  wire RAM_reg_2304_2367_18_20_n_0;
  wire RAM_reg_2304_2367_18_20_n_1;
  wire RAM_reg_2304_2367_18_20_n_2;
  wire RAM_reg_2304_2367_21_21_n_0;
  wire RAM_reg_2304_2367_3_5_n_0;
  wire RAM_reg_2304_2367_3_5_n_1;
  wire RAM_reg_2304_2367_3_5_n_2;
  wire RAM_reg_2304_2367_6_8_n_0;
  wire RAM_reg_2304_2367_6_8_n_1;
  wire RAM_reg_2304_2367_6_8_n_2;
  wire RAM_reg_2304_2367_9_11_n_0;
  wire RAM_reg_2304_2367_9_11_n_1;
  wire RAM_reg_2304_2367_9_11_n_2;
  wire RAM_reg_2368_2431_0_2_n_0;
  wire RAM_reg_2368_2431_0_2_n_1;
  wire RAM_reg_2368_2431_0_2_n_2;
  wire RAM_reg_2368_2431_12_14_n_0;
  wire RAM_reg_2368_2431_12_14_n_1;
  wire RAM_reg_2368_2431_12_14_n_2;
  wire RAM_reg_2368_2431_15_17_n_0;
  wire RAM_reg_2368_2431_15_17_n_1;
  wire RAM_reg_2368_2431_15_17_n_2;
  wire RAM_reg_2368_2431_18_20_n_0;
  wire RAM_reg_2368_2431_18_20_n_1;
  wire RAM_reg_2368_2431_18_20_n_2;
  wire RAM_reg_2368_2431_21_21_n_0;
  wire RAM_reg_2368_2431_3_5_n_0;
  wire RAM_reg_2368_2431_3_5_n_1;
  wire RAM_reg_2368_2431_3_5_n_2;
  wire RAM_reg_2368_2431_6_8_n_0;
  wire RAM_reg_2368_2431_6_8_n_1;
  wire RAM_reg_2368_2431_6_8_n_2;
  wire RAM_reg_2368_2431_9_11_n_0;
  wire RAM_reg_2368_2431_9_11_n_1;
  wire RAM_reg_2368_2431_9_11_n_2;
  wire RAM_reg_2432_2495_0_2_n_0;
  wire RAM_reg_2432_2495_0_2_n_1;
  wire RAM_reg_2432_2495_0_2_n_2;
  wire RAM_reg_2432_2495_12_14_n_0;
  wire RAM_reg_2432_2495_12_14_n_1;
  wire RAM_reg_2432_2495_12_14_n_2;
  wire RAM_reg_2432_2495_15_17_n_0;
  wire RAM_reg_2432_2495_15_17_n_1;
  wire RAM_reg_2432_2495_15_17_n_2;
  wire RAM_reg_2432_2495_18_20_n_0;
  wire RAM_reg_2432_2495_18_20_n_1;
  wire RAM_reg_2432_2495_18_20_n_2;
  wire RAM_reg_2432_2495_21_21_n_0;
  wire RAM_reg_2432_2495_3_5_n_0;
  wire RAM_reg_2432_2495_3_5_n_1;
  wire RAM_reg_2432_2495_3_5_n_2;
  wire RAM_reg_2432_2495_6_8_n_0;
  wire RAM_reg_2432_2495_6_8_n_1;
  wire RAM_reg_2432_2495_6_8_n_2;
  wire RAM_reg_2432_2495_9_11_n_0;
  wire RAM_reg_2432_2495_9_11_n_1;
  wire RAM_reg_2432_2495_9_11_n_2;
  wire RAM_reg_2496_2559_0_2_n_0;
  wire RAM_reg_2496_2559_0_2_n_1;
  wire RAM_reg_2496_2559_0_2_n_2;
  wire RAM_reg_2496_2559_12_14_n_0;
  wire RAM_reg_2496_2559_12_14_n_1;
  wire RAM_reg_2496_2559_12_14_n_2;
  wire RAM_reg_2496_2559_15_17_n_0;
  wire RAM_reg_2496_2559_15_17_n_1;
  wire RAM_reg_2496_2559_15_17_n_2;
  wire RAM_reg_2496_2559_18_20_n_0;
  wire RAM_reg_2496_2559_18_20_n_1;
  wire RAM_reg_2496_2559_18_20_n_2;
  wire RAM_reg_2496_2559_21_21_n_0;
  wire RAM_reg_2496_2559_3_5_n_0;
  wire RAM_reg_2496_2559_3_5_n_1;
  wire RAM_reg_2496_2559_3_5_n_2;
  wire RAM_reg_2496_2559_6_8_n_0;
  wire RAM_reg_2496_2559_6_8_n_1;
  wire RAM_reg_2496_2559_6_8_n_2;
  wire RAM_reg_2496_2559_9_11_n_0;
  wire RAM_reg_2496_2559_9_11_n_1;
  wire RAM_reg_2496_2559_9_11_n_2;
  wire RAM_reg_2560_2623_0_2_n_0;
  wire RAM_reg_2560_2623_0_2_n_1;
  wire RAM_reg_2560_2623_0_2_n_2;
  wire RAM_reg_2560_2623_12_14_n_0;
  wire RAM_reg_2560_2623_12_14_n_1;
  wire RAM_reg_2560_2623_12_14_n_2;
  wire RAM_reg_2560_2623_15_17_n_0;
  wire RAM_reg_2560_2623_15_17_n_1;
  wire RAM_reg_2560_2623_15_17_n_2;
  wire RAM_reg_2560_2623_18_20_n_0;
  wire RAM_reg_2560_2623_18_20_n_1;
  wire RAM_reg_2560_2623_18_20_n_2;
  wire RAM_reg_2560_2623_21_21_n_0;
  wire RAM_reg_2560_2623_3_5_n_0;
  wire RAM_reg_2560_2623_3_5_n_1;
  wire RAM_reg_2560_2623_3_5_n_2;
  wire RAM_reg_2560_2623_6_8_n_0;
  wire RAM_reg_2560_2623_6_8_n_1;
  wire RAM_reg_2560_2623_6_8_n_2;
  wire RAM_reg_2560_2623_9_11_n_0;
  wire RAM_reg_2560_2623_9_11_n_1;
  wire RAM_reg_2560_2623_9_11_n_2;
  wire RAM_reg_256_319_0_2_n_0;
  wire RAM_reg_256_319_0_2_n_1;
  wire RAM_reg_256_319_0_2_n_2;
  wire RAM_reg_256_319_12_14_n_0;
  wire RAM_reg_256_319_12_14_n_1;
  wire RAM_reg_256_319_12_14_n_2;
  wire RAM_reg_256_319_15_17_n_0;
  wire RAM_reg_256_319_15_17_n_1;
  wire RAM_reg_256_319_15_17_n_2;
  wire RAM_reg_256_319_18_20_n_0;
  wire RAM_reg_256_319_18_20_n_1;
  wire RAM_reg_256_319_18_20_n_2;
  wire RAM_reg_256_319_21_21_n_0;
  wire RAM_reg_256_319_3_5_n_0;
  wire RAM_reg_256_319_3_5_n_1;
  wire RAM_reg_256_319_3_5_n_2;
  wire RAM_reg_256_319_6_8_n_0;
  wire RAM_reg_256_319_6_8_n_1;
  wire RAM_reg_256_319_6_8_n_2;
  wire RAM_reg_256_319_9_11_n_0;
  wire RAM_reg_256_319_9_11_n_1;
  wire RAM_reg_256_319_9_11_n_2;
  wire RAM_reg_2624_2687_0_2_n_0;
  wire RAM_reg_2624_2687_0_2_n_1;
  wire RAM_reg_2624_2687_0_2_n_2;
  wire RAM_reg_2624_2687_12_14_n_0;
  wire RAM_reg_2624_2687_12_14_n_1;
  wire RAM_reg_2624_2687_12_14_n_2;
  wire RAM_reg_2624_2687_15_17_n_0;
  wire RAM_reg_2624_2687_15_17_n_1;
  wire RAM_reg_2624_2687_15_17_n_2;
  wire RAM_reg_2624_2687_18_20_n_0;
  wire RAM_reg_2624_2687_18_20_n_1;
  wire RAM_reg_2624_2687_18_20_n_2;
  wire RAM_reg_2624_2687_21_21_n_0;
  wire RAM_reg_2624_2687_3_5_n_0;
  wire RAM_reg_2624_2687_3_5_n_1;
  wire RAM_reg_2624_2687_3_5_n_2;
  wire RAM_reg_2624_2687_6_8_n_0;
  wire RAM_reg_2624_2687_6_8_n_1;
  wire RAM_reg_2624_2687_6_8_n_2;
  wire RAM_reg_2624_2687_9_11_n_0;
  wire RAM_reg_2624_2687_9_11_n_1;
  wire RAM_reg_2624_2687_9_11_n_2;
  wire RAM_reg_2688_2751_0_2_n_0;
  wire RAM_reg_2688_2751_0_2_n_1;
  wire RAM_reg_2688_2751_0_2_n_2;
  wire RAM_reg_2688_2751_12_14_n_0;
  wire RAM_reg_2688_2751_12_14_n_1;
  wire RAM_reg_2688_2751_12_14_n_2;
  wire RAM_reg_2688_2751_15_17_n_0;
  wire RAM_reg_2688_2751_15_17_n_1;
  wire RAM_reg_2688_2751_15_17_n_2;
  wire RAM_reg_2688_2751_18_20_n_0;
  wire RAM_reg_2688_2751_18_20_n_1;
  wire RAM_reg_2688_2751_18_20_n_2;
  wire RAM_reg_2688_2751_21_21_n_0;
  wire RAM_reg_2688_2751_3_5_n_0;
  wire RAM_reg_2688_2751_3_5_n_1;
  wire RAM_reg_2688_2751_3_5_n_2;
  wire RAM_reg_2688_2751_6_8_n_0;
  wire RAM_reg_2688_2751_6_8_n_1;
  wire RAM_reg_2688_2751_6_8_n_2;
  wire RAM_reg_2688_2751_9_11_n_0;
  wire RAM_reg_2688_2751_9_11_n_1;
  wire RAM_reg_2688_2751_9_11_n_2;
  wire RAM_reg_2752_2815_0_2_n_0;
  wire RAM_reg_2752_2815_0_2_n_1;
  wire RAM_reg_2752_2815_0_2_n_2;
  wire RAM_reg_2752_2815_12_14_n_0;
  wire RAM_reg_2752_2815_12_14_n_1;
  wire RAM_reg_2752_2815_12_14_n_2;
  wire RAM_reg_2752_2815_15_17_n_0;
  wire RAM_reg_2752_2815_15_17_n_1;
  wire RAM_reg_2752_2815_15_17_n_2;
  wire RAM_reg_2752_2815_18_20_n_0;
  wire RAM_reg_2752_2815_18_20_n_1;
  wire RAM_reg_2752_2815_18_20_n_2;
  wire RAM_reg_2752_2815_21_21_n_0;
  wire RAM_reg_2752_2815_3_5_n_0;
  wire RAM_reg_2752_2815_3_5_n_1;
  wire RAM_reg_2752_2815_3_5_n_2;
  wire RAM_reg_2752_2815_6_8_n_0;
  wire RAM_reg_2752_2815_6_8_n_1;
  wire RAM_reg_2752_2815_6_8_n_2;
  wire RAM_reg_2752_2815_9_11_n_0;
  wire RAM_reg_2752_2815_9_11_n_1;
  wire RAM_reg_2752_2815_9_11_n_2;
  wire RAM_reg_2816_2879_0_2_n_0;
  wire RAM_reg_2816_2879_0_2_n_1;
  wire RAM_reg_2816_2879_0_2_n_2;
  wire RAM_reg_2816_2879_12_14_n_0;
  wire RAM_reg_2816_2879_12_14_n_1;
  wire RAM_reg_2816_2879_12_14_n_2;
  wire RAM_reg_2816_2879_15_17_n_0;
  wire RAM_reg_2816_2879_15_17_n_1;
  wire RAM_reg_2816_2879_15_17_n_2;
  wire RAM_reg_2816_2879_18_20_n_0;
  wire RAM_reg_2816_2879_18_20_n_1;
  wire RAM_reg_2816_2879_18_20_n_2;
  wire RAM_reg_2816_2879_21_21_n_0;
  wire RAM_reg_2816_2879_3_5_n_0;
  wire RAM_reg_2816_2879_3_5_n_1;
  wire RAM_reg_2816_2879_3_5_n_2;
  wire RAM_reg_2816_2879_6_8_n_0;
  wire RAM_reg_2816_2879_6_8_n_1;
  wire RAM_reg_2816_2879_6_8_n_2;
  wire RAM_reg_2816_2879_9_11_n_0;
  wire RAM_reg_2816_2879_9_11_n_1;
  wire RAM_reg_2816_2879_9_11_n_2;
  wire RAM_reg_2880_2943_0_2_n_0;
  wire RAM_reg_2880_2943_0_2_n_1;
  wire RAM_reg_2880_2943_0_2_n_2;
  wire RAM_reg_2880_2943_12_14_n_0;
  wire RAM_reg_2880_2943_12_14_n_1;
  wire RAM_reg_2880_2943_12_14_n_2;
  wire RAM_reg_2880_2943_15_17_n_0;
  wire RAM_reg_2880_2943_15_17_n_1;
  wire RAM_reg_2880_2943_15_17_n_2;
  wire RAM_reg_2880_2943_18_20_n_0;
  wire RAM_reg_2880_2943_18_20_n_1;
  wire RAM_reg_2880_2943_18_20_n_2;
  wire RAM_reg_2880_2943_21_21_n_0;
  wire RAM_reg_2880_2943_3_5_n_0;
  wire RAM_reg_2880_2943_3_5_n_1;
  wire RAM_reg_2880_2943_3_5_n_2;
  wire RAM_reg_2880_2943_6_8_n_0;
  wire RAM_reg_2880_2943_6_8_n_1;
  wire RAM_reg_2880_2943_6_8_n_2;
  wire RAM_reg_2880_2943_9_11_n_0;
  wire RAM_reg_2880_2943_9_11_n_1;
  wire RAM_reg_2880_2943_9_11_n_2;
  wire RAM_reg_2944_3007_0_2_n_0;
  wire RAM_reg_2944_3007_0_2_n_1;
  wire RAM_reg_2944_3007_0_2_n_2;
  wire RAM_reg_2944_3007_12_14_n_0;
  wire RAM_reg_2944_3007_12_14_n_1;
  wire RAM_reg_2944_3007_12_14_n_2;
  wire RAM_reg_2944_3007_15_17_n_0;
  wire RAM_reg_2944_3007_15_17_n_1;
  wire RAM_reg_2944_3007_15_17_n_2;
  wire RAM_reg_2944_3007_18_20_n_0;
  wire RAM_reg_2944_3007_18_20_n_1;
  wire RAM_reg_2944_3007_18_20_n_2;
  wire RAM_reg_2944_3007_21_21_n_0;
  wire RAM_reg_2944_3007_3_5_n_0;
  wire RAM_reg_2944_3007_3_5_n_1;
  wire RAM_reg_2944_3007_3_5_n_2;
  wire RAM_reg_2944_3007_6_8_n_0;
  wire RAM_reg_2944_3007_6_8_n_1;
  wire RAM_reg_2944_3007_6_8_n_2;
  wire RAM_reg_2944_3007_9_11_n_0;
  wire RAM_reg_2944_3007_9_11_n_1;
  wire RAM_reg_2944_3007_9_11_n_2;
  wire RAM_reg_3008_3071_0_2_n_0;
  wire RAM_reg_3008_3071_0_2_n_1;
  wire RAM_reg_3008_3071_0_2_n_2;
  wire RAM_reg_3008_3071_12_14_n_0;
  wire RAM_reg_3008_3071_12_14_n_1;
  wire RAM_reg_3008_3071_12_14_n_2;
  wire RAM_reg_3008_3071_15_17_n_0;
  wire RAM_reg_3008_3071_15_17_n_1;
  wire RAM_reg_3008_3071_15_17_n_2;
  wire RAM_reg_3008_3071_18_20_n_0;
  wire RAM_reg_3008_3071_18_20_n_1;
  wire RAM_reg_3008_3071_18_20_n_2;
  wire RAM_reg_3008_3071_21_21_n_0;
  wire RAM_reg_3008_3071_3_5_n_0;
  wire RAM_reg_3008_3071_3_5_n_1;
  wire RAM_reg_3008_3071_3_5_n_2;
  wire RAM_reg_3008_3071_6_8_n_0;
  wire RAM_reg_3008_3071_6_8_n_1;
  wire RAM_reg_3008_3071_6_8_n_2;
  wire RAM_reg_3008_3071_9_11_n_0;
  wire RAM_reg_3008_3071_9_11_n_1;
  wire RAM_reg_3008_3071_9_11_n_2;
  wire RAM_reg_3072_3135_0_2_n_0;
  wire RAM_reg_3072_3135_0_2_n_1;
  wire RAM_reg_3072_3135_0_2_n_2;
  wire RAM_reg_3072_3135_12_14_n_0;
  wire RAM_reg_3072_3135_12_14_n_1;
  wire RAM_reg_3072_3135_12_14_n_2;
  wire RAM_reg_3072_3135_15_17_n_0;
  wire RAM_reg_3072_3135_15_17_n_1;
  wire RAM_reg_3072_3135_15_17_n_2;
  wire RAM_reg_3072_3135_18_20_n_0;
  wire RAM_reg_3072_3135_18_20_n_1;
  wire RAM_reg_3072_3135_18_20_n_2;
  wire RAM_reg_3072_3135_21_21_n_0;
  wire RAM_reg_3072_3135_3_5_n_0;
  wire RAM_reg_3072_3135_3_5_n_1;
  wire RAM_reg_3072_3135_3_5_n_2;
  wire RAM_reg_3072_3135_6_8_n_0;
  wire RAM_reg_3072_3135_6_8_n_1;
  wire RAM_reg_3072_3135_6_8_n_2;
  wire RAM_reg_3072_3135_9_11_n_0;
  wire RAM_reg_3072_3135_9_11_n_1;
  wire RAM_reg_3072_3135_9_11_n_2;
  wire RAM_reg_3136_3199_0_2_n_0;
  wire RAM_reg_3136_3199_0_2_n_1;
  wire RAM_reg_3136_3199_0_2_n_2;
  wire RAM_reg_3136_3199_12_14_n_0;
  wire RAM_reg_3136_3199_12_14_n_1;
  wire RAM_reg_3136_3199_12_14_n_2;
  wire RAM_reg_3136_3199_15_17_n_0;
  wire RAM_reg_3136_3199_15_17_n_1;
  wire RAM_reg_3136_3199_15_17_n_2;
  wire RAM_reg_3136_3199_18_20_n_0;
  wire RAM_reg_3136_3199_18_20_n_1;
  wire RAM_reg_3136_3199_18_20_n_2;
  wire RAM_reg_3136_3199_21_21_n_0;
  wire RAM_reg_3136_3199_3_5_n_0;
  wire RAM_reg_3136_3199_3_5_n_1;
  wire RAM_reg_3136_3199_3_5_n_2;
  wire RAM_reg_3136_3199_6_8_n_0;
  wire RAM_reg_3136_3199_6_8_n_1;
  wire RAM_reg_3136_3199_6_8_n_2;
  wire RAM_reg_3136_3199_9_11_n_0;
  wire RAM_reg_3136_3199_9_11_n_1;
  wire RAM_reg_3136_3199_9_11_n_2;
  wire RAM_reg_3200_3263_0_2_n_0;
  wire RAM_reg_3200_3263_0_2_n_1;
  wire RAM_reg_3200_3263_0_2_n_2;
  wire RAM_reg_3200_3263_12_14_n_0;
  wire RAM_reg_3200_3263_12_14_n_1;
  wire RAM_reg_3200_3263_12_14_n_2;
  wire RAM_reg_3200_3263_15_17_n_0;
  wire RAM_reg_3200_3263_15_17_n_1;
  wire RAM_reg_3200_3263_15_17_n_2;
  wire RAM_reg_3200_3263_18_20_n_0;
  wire RAM_reg_3200_3263_18_20_n_1;
  wire RAM_reg_3200_3263_18_20_n_2;
  wire RAM_reg_3200_3263_21_21_n_0;
  wire RAM_reg_3200_3263_3_5_n_0;
  wire RAM_reg_3200_3263_3_5_n_1;
  wire RAM_reg_3200_3263_3_5_n_2;
  wire RAM_reg_3200_3263_6_8_n_0;
  wire RAM_reg_3200_3263_6_8_n_1;
  wire RAM_reg_3200_3263_6_8_n_2;
  wire RAM_reg_3200_3263_9_11_n_0;
  wire RAM_reg_3200_3263_9_11_n_1;
  wire RAM_reg_3200_3263_9_11_n_2;
  wire RAM_reg_320_383_0_2_n_0;
  wire RAM_reg_320_383_0_2_n_1;
  wire RAM_reg_320_383_0_2_n_2;
  wire RAM_reg_320_383_12_14_n_0;
  wire RAM_reg_320_383_12_14_n_1;
  wire RAM_reg_320_383_12_14_n_2;
  wire RAM_reg_320_383_15_17_n_0;
  wire RAM_reg_320_383_15_17_n_1;
  wire RAM_reg_320_383_15_17_n_2;
  wire RAM_reg_320_383_18_20_n_0;
  wire RAM_reg_320_383_18_20_n_1;
  wire RAM_reg_320_383_18_20_n_2;
  wire RAM_reg_320_383_21_21_n_0;
  wire RAM_reg_320_383_3_5_n_0;
  wire RAM_reg_320_383_3_5_n_1;
  wire RAM_reg_320_383_3_5_n_2;
  wire RAM_reg_320_383_6_8_n_0;
  wire RAM_reg_320_383_6_8_n_1;
  wire RAM_reg_320_383_6_8_n_2;
  wire RAM_reg_320_383_9_11_n_0;
  wire RAM_reg_320_383_9_11_n_1;
  wire RAM_reg_320_383_9_11_n_2;
  wire RAM_reg_3264_3327_0_2_n_0;
  wire RAM_reg_3264_3327_0_2_n_1;
  wire RAM_reg_3264_3327_0_2_n_2;
  wire RAM_reg_3264_3327_12_14_n_0;
  wire RAM_reg_3264_3327_12_14_n_1;
  wire RAM_reg_3264_3327_12_14_n_2;
  wire RAM_reg_3264_3327_15_17_n_0;
  wire RAM_reg_3264_3327_15_17_n_1;
  wire RAM_reg_3264_3327_15_17_n_2;
  wire RAM_reg_3264_3327_18_20_n_0;
  wire RAM_reg_3264_3327_18_20_n_1;
  wire RAM_reg_3264_3327_18_20_n_2;
  wire RAM_reg_3264_3327_21_21_n_0;
  wire RAM_reg_3264_3327_3_5_n_0;
  wire RAM_reg_3264_3327_3_5_n_1;
  wire RAM_reg_3264_3327_3_5_n_2;
  wire RAM_reg_3264_3327_6_8_n_0;
  wire RAM_reg_3264_3327_6_8_n_1;
  wire RAM_reg_3264_3327_6_8_n_2;
  wire RAM_reg_3264_3327_9_11_n_0;
  wire RAM_reg_3264_3327_9_11_n_1;
  wire RAM_reg_3264_3327_9_11_n_2;
  wire RAM_reg_3328_3391_0_2_n_0;
  wire RAM_reg_3328_3391_0_2_n_1;
  wire RAM_reg_3328_3391_0_2_n_2;
  wire RAM_reg_3328_3391_12_14_n_0;
  wire RAM_reg_3328_3391_12_14_n_1;
  wire RAM_reg_3328_3391_12_14_n_2;
  wire RAM_reg_3328_3391_15_17_n_0;
  wire RAM_reg_3328_3391_15_17_n_1;
  wire RAM_reg_3328_3391_15_17_n_2;
  wire RAM_reg_3328_3391_18_20_n_0;
  wire RAM_reg_3328_3391_18_20_n_1;
  wire RAM_reg_3328_3391_18_20_n_2;
  wire RAM_reg_3328_3391_21_21_n_0;
  wire RAM_reg_3328_3391_3_5_n_0;
  wire RAM_reg_3328_3391_3_5_n_1;
  wire RAM_reg_3328_3391_3_5_n_2;
  wire RAM_reg_3328_3391_6_8_n_0;
  wire RAM_reg_3328_3391_6_8_n_1;
  wire RAM_reg_3328_3391_6_8_n_2;
  wire RAM_reg_3328_3391_9_11_n_0;
  wire RAM_reg_3328_3391_9_11_n_1;
  wire RAM_reg_3328_3391_9_11_n_2;
  wire RAM_reg_3392_3455_0_2_n_0;
  wire RAM_reg_3392_3455_0_2_n_1;
  wire RAM_reg_3392_3455_0_2_n_2;
  wire RAM_reg_3392_3455_12_14_n_0;
  wire RAM_reg_3392_3455_12_14_n_1;
  wire RAM_reg_3392_3455_12_14_n_2;
  wire RAM_reg_3392_3455_15_17_n_0;
  wire RAM_reg_3392_3455_15_17_n_1;
  wire RAM_reg_3392_3455_15_17_n_2;
  wire RAM_reg_3392_3455_18_20_n_0;
  wire RAM_reg_3392_3455_18_20_n_1;
  wire RAM_reg_3392_3455_18_20_n_2;
  wire RAM_reg_3392_3455_21_21_n_0;
  wire RAM_reg_3392_3455_3_5_n_0;
  wire RAM_reg_3392_3455_3_5_n_1;
  wire RAM_reg_3392_3455_3_5_n_2;
  wire RAM_reg_3392_3455_6_8_n_0;
  wire RAM_reg_3392_3455_6_8_n_1;
  wire RAM_reg_3392_3455_6_8_n_2;
  wire RAM_reg_3392_3455_9_11_n_0;
  wire RAM_reg_3392_3455_9_11_n_1;
  wire RAM_reg_3392_3455_9_11_n_2;
  wire RAM_reg_3456_3519_0_2_n_0;
  wire RAM_reg_3456_3519_0_2_n_1;
  wire RAM_reg_3456_3519_0_2_n_2;
  wire RAM_reg_3456_3519_12_14_n_0;
  wire RAM_reg_3456_3519_12_14_n_1;
  wire RAM_reg_3456_3519_12_14_n_2;
  wire RAM_reg_3456_3519_15_17_n_0;
  wire RAM_reg_3456_3519_15_17_n_1;
  wire RAM_reg_3456_3519_15_17_n_2;
  wire RAM_reg_3456_3519_18_20_n_0;
  wire RAM_reg_3456_3519_18_20_n_1;
  wire RAM_reg_3456_3519_18_20_n_2;
  wire RAM_reg_3456_3519_21_21_n_0;
  wire RAM_reg_3456_3519_3_5_n_0;
  wire RAM_reg_3456_3519_3_5_n_1;
  wire RAM_reg_3456_3519_3_5_n_2;
  wire RAM_reg_3456_3519_6_8_n_0;
  wire RAM_reg_3456_3519_6_8_n_1;
  wire RAM_reg_3456_3519_6_8_n_2;
  wire RAM_reg_3456_3519_9_11_n_0;
  wire RAM_reg_3456_3519_9_11_n_1;
  wire RAM_reg_3456_3519_9_11_n_2;
  wire RAM_reg_3520_3583_0_2_n_0;
  wire RAM_reg_3520_3583_0_2_n_1;
  wire RAM_reg_3520_3583_0_2_n_2;
  wire RAM_reg_3520_3583_12_14_n_0;
  wire RAM_reg_3520_3583_12_14_n_1;
  wire RAM_reg_3520_3583_12_14_n_2;
  wire RAM_reg_3520_3583_15_17_n_0;
  wire RAM_reg_3520_3583_15_17_n_1;
  wire RAM_reg_3520_3583_15_17_n_2;
  wire RAM_reg_3520_3583_18_20_n_0;
  wire RAM_reg_3520_3583_18_20_n_1;
  wire RAM_reg_3520_3583_18_20_n_2;
  wire RAM_reg_3520_3583_21_21_n_0;
  wire RAM_reg_3520_3583_3_5_n_0;
  wire RAM_reg_3520_3583_3_5_n_1;
  wire RAM_reg_3520_3583_3_5_n_2;
  wire RAM_reg_3520_3583_6_8_n_0;
  wire RAM_reg_3520_3583_6_8_n_1;
  wire RAM_reg_3520_3583_6_8_n_2;
  wire RAM_reg_3520_3583_9_11_n_0;
  wire RAM_reg_3520_3583_9_11_n_1;
  wire RAM_reg_3520_3583_9_11_n_2;
  wire RAM_reg_3584_3647_0_2_n_0;
  wire RAM_reg_3584_3647_0_2_n_1;
  wire RAM_reg_3584_3647_0_2_n_2;
  wire RAM_reg_3584_3647_12_14_n_0;
  wire RAM_reg_3584_3647_12_14_n_1;
  wire RAM_reg_3584_3647_12_14_n_2;
  wire RAM_reg_3584_3647_15_17_n_0;
  wire RAM_reg_3584_3647_15_17_n_1;
  wire RAM_reg_3584_3647_15_17_n_2;
  wire RAM_reg_3584_3647_18_20_n_0;
  wire RAM_reg_3584_3647_18_20_n_1;
  wire RAM_reg_3584_3647_18_20_n_2;
  wire RAM_reg_3584_3647_21_21_n_0;
  wire RAM_reg_3584_3647_3_5_n_0;
  wire RAM_reg_3584_3647_3_5_n_1;
  wire RAM_reg_3584_3647_3_5_n_2;
  wire RAM_reg_3584_3647_6_8_n_0;
  wire RAM_reg_3584_3647_6_8_n_1;
  wire RAM_reg_3584_3647_6_8_n_2;
  wire RAM_reg_3584_3647_9_11_n_0;
  wire RAM_reg_3584_3647_9_11_n_1;
  wire RAM_reg_3584_3647_9_11_n_2;
  wire RAM_reg_3648_3711_0_2_n_0;
  wire RAM_reg_3648_3711_0_2_n_1;
  wire RAM_reg_3648_3711_0_2_n_2;
  wire RAM_reg_3648_3711_12_14_n_0;
  wire RAM_reg_3648_3711_12_14_n_1;
  wire RAM_reg_3648_3711_12_14_n_2;
  wire RAM_reg_3648_3711_15_17_n_0;
  wire RAM_reg_3648_3711_15_17_n_1;
  wire RAM_reg_3648_3711_15_17_n_2;
  wire RAM_reg_3648_3711_18_20_n_0;
  wire RAM_reg_3648_3711_18_20_n_1;
  wire RAM_reg_3648_3711_18_20_n_2;
  wire RAM_reg_3648_3711_21_21_n_0;
  wire RAM_reg_3648_3711_3_5_n_0;
  wire RAM_reg_3648_3711_3_5_n_1;
  wire RAM_reg_3648_3711_3_5_n_2;
  wire RAM_reg_3648_3711_6_8_n_0;
  wire RAM_reg_3648_3711_6_8_n_1;
  wire RAM_reg_3648_3711_6_8_n_2;
  wire RAM_reg_3648_3711_9_11_n_0;
  wire RAM_reg_3648_3711_9_11_n_1;
  wire RAM_reg_3648_3711_9_11_n_2;
  wire RAM_reg_3712_3775_0_2_n_0;
  wire RAM_reg_3712_3775_0_2_n_1;
  wire RAM_reg_3712_3775_0_2_n_2;
  wire RAM_reg_3712_3775_12_14_n_0;
  wire RAM_reg_3712_3775_12_14_n_1;
  wire RAM_reg_3712_3775_12_14_n_2;
  wire RAM_reg_3712_3775_15_17_n_0;
  wire RAM_reg_3712_3775_15_17_n_1;
  wire RAM_reg_3712_3775_15_17_n_2;
  wire RAM_reg_3712_3775_18_20_n_0;
  wire RAM_reg_3712_3775_18_20_n_1;
  wire RAM_reg_3712_3775_18_20_n_2;
  wire RAM_reg_3712_3775_21_21_n_0;
  wire RAM_reg_3712_3775_3_5_n_0;
  wire RAM_reg_3712_3775_3_5_n_1;
  wire RAM_reg_3712_3775_3_5_n_2;
  wire RAM_reg_3712_3775_6_8_n_0;
  wire RAM_reg_3712_3775_6_8_n_1;
  wire RAM_reg_3712_3775_6_8_n_2;
  wire RAM_reg_3712_3775_9_11_n_0;
  wire RAM_reg_3712_3775_9_11_n_1;
  wire RAM_reg_3712_3775_9_11_n_2;
  wire RAM_reg_3776_3839_0_2_n_0;
  wire RAM_reg_3776_3839_0_2_n_1;
  wire RAM_reg_3776_3839_0_2_n_2;
  wire RAM_reg_3776_3839_12_14_n_0;
  wire RAM_reg_3776_3839_12_14_n_1;
  wire RAM_reg_3776_3839_12_14_n_2;
  wire RAM_reg_3776_3839_15_17_n_0;
  wire RAM_reg_3776_3839_15_17_n_1;
  wire RAM_reg_3776_3839_15_17_n_2;
  wire RAM_reg_3776_3839_18_20_n_0;
  wire RAM_reg_3776_3839_18_20_n_1;
  wire RAM_reg_3776_3839_18_20_n_2;
  wire RAM_reg_3776_3839_21_21_n_0;
  wire RAM_reg_3776_3839_3_5_n_0;
  wire RAM_reg_3776_3839_3_5_n_1;
  wire RAM_reg_3776_3839_3_5_n_2;
  wire RAM_reg_3776_3839_6_8_n_0;
  wire RAM_reg_3776_3839_6_8_n_1;
  wire RAM_reg_3776_3839_6_8_n_2;
  wire RAM_reg_3776_3839_9_11_n_0;
  wire RAM_reg_3776_3839_9_11_n_1;
  wire RAM_reg_3776_3839_9_11_n_2;
  wire RAM_reg_3840_3903_0_2_n_0;
  wire RAM_reg_3840_3903_0_2_n_1;
  wire RAM_reg_3840_3903_0_2_n_2;
  wire RAM_reg_3840_3903_12_14_n_0;
  wire RAM_reg_3840_3903_12_14_n_1;
  wire RAM_reg_3840_3903_12_14_n_2;
  wire RAM_reg_3840_3903_15_17_n_0;
  wire RAM_reg_3840_3903_15_17_n_1;
  wire RAM_reg_3840_3903_15_17_n_2;
  wire RAM_reg_3840_3903_18_20_n_0;
  wire RAM_reg_3840_3903_18_20_n_1;
  wire RAM_reg_3840_3903_18_20_n_2;
  wire RAM_reg_3840_3903_21_21_n_0;
  wire RAM_reg_3840_3903_3_5_n_0;
  wire RAM_reg_3840_3903_3_5_n_1;
  wire RAM_reg_3840_3903_3_5_n_2;
  wire RAM_reg_3840_3903_6_8_n_0;
  wire RAM_reg_3840_3903_6_8_n_1;
  wire RAM_reg_3840_3903_6_8_n_2;
  wire RAM_reg_3840_3903_9_11_n_0;
  wire RAM_reg_3840_3903_9_11_n_1;
  wire RAM_reg_3840_3903_9_11_n_2;
  wire RAM_reg_384_447_0_2_n_0;
  wire RAM_reg_384_447_0_2_n_1;
  wire RAM_reg_384_447_0_2_n_2;
  wire RAM_reg_384_447_12_14_n_0;
  wire RAM_reg_384_447_12_14_n_1;
  wire RAM_reg_384_447_12_14_n_2;
  wire RAM_reg_384_447_15_17_n_0;
  wire RAM_reg_384_447_15_17_n_1;
  wire RAM_reg_384_447_15_17_n_2;
  wire RAM_reg_384_447_18_20_n_0;
  wire RAM_reg_384_447_18_20_n_1;
  wire RAM_reg_384_447_18_20_n_2;
  wire RAM_reg_384_447_21_21_n_0;
  wire RAM_reg_384_447_3_5_n_0;
  wire RAM_reg_384_447_3_5_n_1;
  wire RAM_reg_384_447_3_5_n_2;
  wire RAM_reg_384_447_6_8_n_0;
  wire RAM_reg_384_447_6_8_n_1;
  wire RAM_reg_384_447_6_8_n_2;
  wire RAM_reg_384_447_9_11_n_0;
  wire RAM_reg_384_447_9_11_n_1;
  wire RAM_reg_384_447_9_11_n_2;
  wire RAM_reg_3904_3967_0_2_n_0;
  wire RAM_reg_3904_3967_0_2_n_1;
  wire RAM_reg_3904_3967_0_2_n_2;
  wire RAM_reg_3904_3967_12_14_n_0;
  wire RAM_reg_3904_3967_12_14_n_1;
  wire RAM_reg_3904_3967_12_14_n_2;
  wire RAM_reg_3904_3967_15_17_n_0;
  wire RAM_reg_3904_3967_15_17_n_1;
  wire RAM_reg_3904_3967_15_17_n_2;
  wire RAM_reg_3904_3967_18_20_n_0;
  wire RAM_reg_3904_3967_18_20_n_1;
  wire RAM_reg_3904_3967_18_20_n_2;
  wire RAM_reg_3904_3967_21_21_n_0;
  wire RAM_reg_3904_3967_3_5_n_0;
  wire RAM_reg_3904_3967_3_5_n_1;
  wire RAM_reg_3904_3967_3_5_n_2;
  wire RAM_reg_3904_3967_6_8_n_0;
  wire RAM_reg_3904_3967_6_8_n_1;
  wire RAM_reg_3904_3967_6_8_n_2;
  wire RAM_reg_3904_3967_9_11_n_0;
  wire RAM_reg_3904_3967_9_11_n_1;
  wire RAM_reg_3904_3967_9_11_n_2;
  wire RAM_reg_3968_4031_0_2_n_0;
  wire RAM_reg_3968_4031_0_2_n_1;
  wire RAM_reg_3968_4031_0_2_n_2;
  wire RAM_reg_3968_4031_12_14_n_0;
  wire RAM_reg_3968_4031_12_14_n_1;
  wire RAM_reg_3968_4031_12_14_n_2;
  wire RAM_reg_3968_4031_15_17_n_0;
  wire RAM_reg_3968_4031_15_17_n_1;
  wire RAM_reg_3968_4031_15_17_n_2;
  wire RAM_reg_3968_4031_18_20_n_0;
  wire RAM_reg_3968_4031_18_20_n_1;
  wire RAM_reg_3968_4031_18_20_n_2;
  wire RAM_reg_3968_4031_21_21_n_0;
  wire RAM_reg_3968_4031_3_5_n_0;
  wire RAM_reg_3968_4031_3_5_n_1;
  wire RAM_reg_3968_4031_3_5_n_2;
  wire RAM_reg_3968_4031_6_8_n_0;
  wire RAM_reg_3968_4031_6_8_n_1;
  wire RAM_reg_3968_4031_6_8_n_2;
  wire RAM_reg_3968_4031_9_11_n_0;
  wire RAM_reg_3968_4031_9_11_n_1;
  wire RAM_reg_3968_4031_9_11_n_2;
  wire RAM_reg_4032_4095_0_2_n_0;
  wire RAM_reg_4032_4095_0_2_n_1;
  wire RAM_reg_4032_4095_0_2_n_2;
  wire RAM_reg_4032_4095_12_14_n_0;
  wire RAM_reg_4032_4095_12_14_n_1;
  wire RAM_reg_4032_4095_12_14_n_2;
  wire RAM_reg_4032_4095_15_17_n_0;
  wire RAM_reg_4032_4095_15_17_n_1;
  wire RAM_reg_4032_4095_15_17_n_2;
  wire RAM_reg_4032_4095_18_20_n_0;
  wire RAM_reg_4032_4095_18_20_n_1;
  wire RAM_reg_4032_4095_18_20_n_2;
  wire RAM_reg_4032_4095_21_21_n_0;
  wire RAM_reg_4032_4095_3_5_n_0;
  wire RAM_reg_4032_4095_3_5_n_1;
  wire RAM_reg_4032_4095_3_5_n_2;
  wire RAM_reg_4032_4095_6_8_n_0;
  wire RAM_reg_4032_4095_6_8_n_1;
  wire RAM_reg_4032_4095_6_8_n_2;
  wire RAM_reg_4032_4095_9_11_n_0;
  wire RAM_reg_4032_4095_9_11_n_1;
  wire RAM_reg_4032_4095_9_11_n_2;
  wire RAM_reg_4096_4159_0_2_n_0;
  wire RAM_reg_4096_4159_0_2_n_1;
  wire RAM_reg_4096_4159_0_2_n_2;
  wire RAM_reg_4096_4159_12_14_n_0;
  wire RAM_reg_4096_4159_12_14_n_1;
  wire RAM_reg_4096_4159_12_14_n_2;
  wire RAM_reg_4096_4159_15_17_n_0;
  wire RAM_reg_4096_4159_15_17_n_1;
  wire RAM_reg_4096_4159_15_17_n_2;
  wire RAM_reg_4096_4159_18_20_n_0;
  wire RAM_reg_4096_4159_18_20_n_1;
  wire RAM_reg_4096_4159_18_20_n_2;
  wire RAM_reg_4096_4159_21_21_n_0;
  wire RAM_reg_4096_4159_3_5_n_0;
  wire RAM_reg_4096_4159_3_5_n_1;
  wire RAM_reg_4096_4159_3_5_n_2;
  wire RAM_reg_4096_4159_6_8_n_0;
  wire RAM_reg_4096_4159_6_8_n_1;
  wire RAM_reg_4096_4159_6_8_n_2;
  wire RAM_reg_4096_4159_9_11_n_0;
  wire RAM_reg_4096_4159_9_11_n_1;
  wire RAM_reg_4096_4159_9_11_n_2;
  wire RAM_reg_4160_4223_0_2_n_0;
  wire RAM_reg_4160_4223_0_2_n_1;
  wire RAM_reg_4160_4223_0_2_n_2;
  wire RAM_reg_4160_4223_12_14_n_0;
  wire RAM_reg_4160_4223_12_14_n_1;
  wire RAM_reg_4160_4223_12_14_n_2;
  wire RAM_reg_4160_4223_15_17_n_0;
  wire RAM_reg_4160_4223_15_17_n_1;
  wire RAM_reg_4160_4223_15_17_n_2;
  wire RAM_reg_4160_4223_18_20_n_0;
  wire RAM_reg_4160_4223_18_20_n_1;
  wire RAM_reg_4160_4223_18_20_n_2;
  wire RAM_reg_4160_4223_21_21_n_0;
  wire RAM_reg_4160_4223_3_5_n_0;
  wire RAM_reg_4160_4223_3_5_n_1;
  wire RAM_reg_4160_4223_3_5_n_2;
  wire RAM_reg_4160_4223_6_8_n_0;
  wire RAM_reg_4160_4223_6_8_n_1;
  wire RAM_reg_4160_4223_6_8_n_2;
  wire RAM_reg_4160_4223_9_11_n_0;
  wire RAM_reg_4160_4223_9_11_n_1;
  wire RAM_reg_4160_4223_9_11_n_2;
  wire RAM_reg_4224_4287_0_2_n_0;
  wire RAM_reg_4224_4287_0_2_n_1;
  wire RAM_reg_4224_4287_0_2_n_2;
  wire RAM_reg_4224_4287_12_14_n_0;
  wire RAM_reg_4224_4287_12_14_n_1;
  wire RAM_reg_4224_4287_12_14_n_2;
  wire RAM_reg_4224_4287_15_17_n_0;
  wire RAM_reg_4224_4287_15_17_n_1;
  wire RAM_reg_4224_4287_15_17_n_2;
  wire RAM_reg_4224_4287_18_20_n_0;
  wire RAM_reg_4224_4287_18_20_n_1;
  wire RAM_reg_4224_4287_18_20_n_2;
  wire RAM_reg_4224_4287_21_21_n_0;
  wire RAM_reg_4224_4287_3_5_n_0;
  wire RAM_reg_4224_4287_3_5_n_1;
  wire RAM_reg_4224_4287_3_5_n_2;
  wire RAM_reg_4224_4287_6_8_n_0;
  wire RAM_reg_4224_4287_6_8_n_1;
  wire RAM_reg_4224_4287_6_8_n_2;
  wire RAM_reg_4224_4287_9_11_n_0;
  wire RAM_reg_4224_4287_9_11_n_1;
  wire RAM_reg_4224_4287_9_11_n_2;
  wire RAM_reg_4288_4351_0_2_n_0;
  wire RAM_reg_4288_4351_0_2_n_1;
  wire RAM_reg_4288_4351_0_2_n_2;
  wire RAM_reg_4288_4351_12_14_n_0;
  wire RAM_reg_4288_4351_12_14_n_1;
  wire RAM_reg_4288_4351_12_14_n_2;
  wire RAM_reg_4288_4351_15_17_n_0;
  wire RAM_reg_4288_4351_15_17_n_1;
  wire RAM_reg_4288_4351_15_17_n_2;
  wire RAM_reg_4288_4351_18_20_n_0;
  wire RAM_reg_4288_4351_18_20_n_1;
  wire RAM_reg_4288_4351_18_20_n_2;
  wire RAM_reg_4288_4351_21_21_n_0;
  wire RAM_reg_4288_4351_3_5_n_0;
  wire RAM_reg_4288_4351_3_5_n_1;
  wire RAM_reg_4288_4351_3_5_n_2;
  wire RAM_reg_4288_4351_6_8_n_0;
  wire RAM_reg_4288_4351_6_8_n_1;
  wire RAM_reg_4288_4351_6_8_n_2;
  wire RAM_reg_4288_4351_9_11_n_0;
  wire RAM_reg_4288_4351_9_11_n_1;
  wire RAM_reg_4288_4351_9_11_n_2;
  wire RAM_reg_4352_4415_0_2_n_0;
  wire RAM_reg_4352_4415_0_2_n_1;
  wire RAM_reg_4352_4415_0_2_n_2;
  wire RAM_reg_4352_4415_12_14_n_0;
  wire RAM_reg_4352_4415_12_14_n_1;
  wire RAM_reg_4352_4415_12_14_n_2;
  wire RAM_reg_4352_4415_15_17_n_0;
  wire RAM_reg_4352_4415_15_17_n_1;
  wire RAM_reg_4352_4415_15_17_n_2;
  wire RAM_reg_4352_4415_18_20_n_0;
  wire RAM_reg_4352_4415_18_20_n_1;
  wire RAM_reg_4352_4415_18_20_n_2;
  wire RAM_reg_4352_4415_21_21_n_0;
  wire RAM_reg_4352_4415_3_5_n_0;
  wire RAM_reg_4352_4415_3_5_n_1;
  wire RAM_reg_4352_4415_3_5_n_2;
  wire RAM_reg_4352_4415_6_8_n_0;
  wire RAM_reg_4352_4415_6_8_n_1;
  wire RAM_reg_4352_4415_6_8_n_2;
  wire RAM_reg_4352_4415_9_11_n_0;
  wire RAM_reg_4352_4415_9_11_n_1;
  wire RAM_reg_4352_4415_9_11_n_2;
  wire RAM_reg_4416_4479_0_2_n_0;
  wire RAM_reg_4416_4479_0_2_n_1;
  wire RAM_reg_4416_4479_0_2_n_2;
  wire RAM_reg_4416_4479_12_14_n_0;
  wire RAM_reg_4416_4479_12_14_n_1;
  wire RAM_reg_4416_4479_12_14_n_2;
  wire RAM_reg_4416_4479_15_17_n_0;
  wire RAM_reg_4416_4479_15_17_n_1;
  wire RAM_reg_4416_4479_15_17_n_2;
  wire RAM_reg_4416_4479_18_20_n_0;
  wire RAM_reg_4416_4479_18_20_n_1;
  wire RAM_reg_4416_4479_18_20_n_2;
  wire RAM_reg_4416_4479_21_21_n_0;
  wire RAM_reg_4416_4479_3_5_n_0;
  wire RAM_reg_4416_4479_3_5_n_1;
  wire RAM_reg_4416_4479_3_5_n_2;
  wire RAM_reg_4416_4479_6_8_n_0;
  wire RAM_reg_4416_4479_6_8_n_1;
  wire RAM_reg_4416_4479_6_8_n_2;
  wire RAM_reg_4416_4479_9_11_n_0;
  wire RAM_reg_4416_4479_9_11_n_1;
  wire RAM_reg_4416_4479_9_11_n_2;
  wire RAM_reg_4480_4543_0_2_n_0;
  wire RAM_reg_4480_4543_0_2_n_1;
  wire RAM_reg_4480_4543_0_2_n_2;
  wire RAM_reg_4480_4543_12_14_n_0;
  wire RAM_reg_4480_4543_12_14_n_1;
  wire RAM_reg_4480_4543_12_14_n_2;
  wire RAM_reg_4480_4543_15_17_n_0;
  wire RAM_reg_4480_4543_15_17_n_1;
  wire RAM_reg_4480_4543_15_17_n_2;
  wire RAM_reg_4480_4543_18_20_n_0;
  wire RAM_reg_4480_4543_18_20_n_1;
  wire RAM_reg_4480_4543_18_20_n_2;
  wire RAM_reg_4480_4543_21_21_n_0;
  wire RAM_reg_4480_4543_3_5_n_0;
  wire RAM_reg_4480_4543_3_5_n_1;
  wire RAM_reg_4480_4543_3_5_n_2;
  wire RAM_reg_4480_4543_6_8_n_0;
  wire RAM_reg_4480_4543_6_8_n_1;
  wire RAM_reg_4480_4543_6_8_n_2;
  wire RAM_reg_4480_4543_9_11_n_0;
  wire RAM_reg_4480_4543_9_11_n_1;
  wire RAM_reg_4480_4543_9_11_n_2;
  wire RAM_reg_448_511_0_2_n_0;
  wire RAM_reg_448_511_0_2_n_1;
  wire RAM_reg_448_511_0_2_n_2;
  wire RAM_reg_448_511_12_14_n_0;
  wire RAM_reg_448_511_12_14_n_1;
  wire RAM_reg_448_511_12_14_n_2;
  wire RAM_reg_448_511_15_17_n_0;
  wire RAM_reg_448_511_15_17_n_1;
  wire RAM_reg_448_511_15_17_n_2;
  wire RAM_reg_448_511_18_20_n_0;
  wire RAM_reg_448_511_18_20_n_1;
  wire RAM_reg_448_511_18_20_n_2;
  wire RAM_reg_448_511_21_21_n_0;
  wire RAM_reg_448_511_3_5_n_0;
  wire RAM_reg_448_511_3_5_n_1;
  wire RAM_reg_448_511_3_5_n_2;
  wire RAM_reg_448_511_6_8_n_0;
  wire RAM_reg_448_511_6_8_n_1;
  wire RAM_reg_448_511_6_8_n_2;
  wire RAM_reg_448_511_9_11_n_0;
  wire RAM_reg_448_511_9_11_n_1;
  wire RAM_reg_448_511_9_11_n_2;
  wire RAM_reg_4544_4607_0_2_n_0;
  wire RAM_reg_4544_4607_0_2_n_1;
  wire RAM_reg_4544_4607_0_2_n_2;
  wire RAM_reg_4544_4607_12_14_n_0;
  wire RAM_reg_4544_4607_12_14_n_1;
  wire RAM_reg_4544_4607_12_14_n_2;
  wire RAM_reg_4544_4607_15_17_n_0;
  wire RAM_reg_4544_4607_15_17_n_1;
  wire RAM_reg_4544_4607_15_17_n_2;
  wire RAM_reg_4544_4607_18_20_n_0;
  wire RAM_reg_4544_4607_18_20_n_1;
  wire RAM_reg_4544_4607_18_20_n_2;
  wire RAM_reg_4544_4607_21_21_n_0;
  wire RAM_reg_4544_4607_3_5_n_0;
  wire RAM_reg_4544_4607_3_5_n_1;
  wire RAM_reg_4544_4607_3_5_n_2;
  wire RAM_reg_4544_4607_6_8_n_0;
  wire RAM_reg_4544_4607_6_8_n_1;
  wire RAM_reg_4544_4607_6_8_n_2;
  wire RAM_reg_4544_4607_9_11_n_0;
  wire RAM_reg_4544_4607_9_11_n_1;
  wire RAM_reg_4544_4607_9_11_n_2;
  wire RAM_reg_4608_4671_0_2_n_0;
  wire RAM_reg_4608_4671_0_2_n_1;
  wire RAM_reg_4608_4671_0_2_n_2;
  wire RAM_reg_4608_4671_12_14_n_0;
  wire RAM_reg_4608_4671_12_14_n_1;
  wire RAM_reg_4608_4671_12_14_n_2;
  wire RAM_reg_4608_4671_15_17_n_0;
  wire RAM_reg_4608_4671_15_17_n_1;
  wire RAM_reg_4608_4671_15_17_n_2;
  wire RAM_reg_4608_4671_18_20_n_0;
  wire RAM_reg_4608_4671_18_20_n_1;
  wire RAM_reg_4608_4671_18_20_n_2;
  wire RAM_reg_4608_4671_21_21_n_0;
  wire RAM_reg_4608_4671_3_5_n_0;
  wire RAM_reg_4608_4671_3_5_n_1;
  wire RAM_reg_4608_4671_3_5_n_2;
  wire RAM_reg_4608_4671_6_8_n_0;
  wire RAM_reg_4608_4671_6_8_n_1;
  wire RAM_reg_4608_4671_6_8_n_2;
  wire RAM_reg_4608_4671_9_11_n_0;
  wire RAM_reg_4608_4671_9_11_n_1;
  wire RAM_reg_4608_4671_9_11_n_2;
  wire RAM_reg_4672_4735_0_2_n_0;
  wire RAM_reg_4672_4735_0_2_n_1;
  wire RAM_reg_4672_4735_0_2_n_2;
  wire RAM_reg_4672_4735_12_14_n_0;
  wire RAM_reg_4672_4735_12_14_n_1;
  wire RAM_reg_4672_4735_12_14_n_2;
  wire RAM_reg_4672_4735_15_17_n_0;
  wire RAM_reg_4672_4735_15_17_n_1;
  wire RAM_reg_4672_4735_15_17_n_2;
  wire RAM_reg_4672_4735_18_20_n_0;
  wire RAM_reg_4672_4735_18_20_n_1;
  wire RAM_reg_4672_4735_18_20_n_2;
  wire RAM_reg_4672_4735_21_21_n_0;
  wire RAM_reg_4672_4735_3_5_n_0;
  wire RAM_reg_4672_4735_3_5_n_1;
  wire RAM_reg_4672_4735_3_5_n_2;
  wire RAM_reg_4672_4735_6_8_n_0;
  wire RAM_reg_4672_4735_6_8_n_1;
  wire RAM_reg_4672_4735_6_8_n_2;
  wire RAM_reg_4672_4735_9_11_n_0;
  wire RAM_reg_4672_4735_9_11_n_1;
  wire RAM_reg_4672_4735_9_11_n_2;
  wire RAM_reg_4736_4799_0_2_n_0;
  wire RAM_reg_4736_4799_0_2_n_1;
  wire RAM_reg_4736_4799_0_2_n_2;
  wire RAM_reg_4736_4799_12_14_n_0;
  wire RAM_reg_4736_4799_12_14_n_1;
  wire RAM_reg_4736_4799_12_14_n_2;
  wire RAM_reg_4736_4799_15_17_n_0;
  wire RAM_reg_4736_4799_15_17_n_1;
  wire RAM_reg_4736_4799_15_17_n_2;
  wire RAM_reg_4736_4799_18_20_n_0;
  wire RAM_reg_4736_4799_18_20_n_1;
  wire RAM_reg_4736_4799_18_20_n_2;
  wire RAM_reg_4736_4799_21_21_n_0;
  wire RAM_reg_4736_4799_3_5_n_0;
  wire RAM_reg_4736_4799_3_5_n_1;
  wire RAM_reg_4736_4799_3_5_n_2;
  wire RAM_reg_4736_4799_6_8_n_0;
  wire RAM_reg_4736_4799_6_8_n_1;
  wire RAM_reg_4736_4799_6_8_n_2;
  wire RAM_reg_4736_4799_9_11_n_0;
  wire RAM_reg_4736_4799_9_11_n_1;
  wire RAM_reg_4736_4799_9_11_n_2;
  wire RAM_reg_4800_4863_0_2_n_0;
  wire RAM_reg_4800_4863_0_2_n_1;
  wire RAM_reg_4800_4863_0_2_n_2;
  wire RAM_reg_4800_4863_12_14_n_0;
  wire RAM_reg_4800_4863_12_14_n_1;
  wire RAM_reg_4800_4863_12_14_n_2;
  wire RAM_reg_4800_4863_15_17_n_0;
  wire RAM_reg_4800_4863_15_17_n_1;
  wire RAM_reg_4800_4863_15_17_n_2;
  wire RAM_reg_4800_4863_18_20_n_0;
  wire RAM_reg_4800_4863_18_20_n_1;
  wire RAM_reg_4800_4863_18_20_n_2;
  wire RAM_reg_4800_4863_21_21_n_0;
  wire RAM_reg_4800_4863_3_5_n_0;
  wire RAM_reg_4800_4863_3_5_n_1;
  wire RAM_reg_4800_4863_3_5_n_2;
  wire RAM_reg_4800_4863_6_8_n_0;
  wire RAM_reg_4800_4863_6_8_n_1;
  wire RAM_reg_4800_4863_6_8_n_2;
  wire RAM_reg_4800_4863_9_11_n_0;
  wire RAM_reg_4800_4863_9_11_n_1;
  wire RAM_reg_4800_4863_9_11_n_2;
  wire RAM_reg_4864_4927_0_2_n_0;
  wire RAM_reg_4864_4927_0_2_n_1;
  wire RAM_reg_4864_4927_0_2_n_2;
  wire RAM_reg_4864_4927_12_14_n_0;
  wire RAM_reg_4864_4927_12_14_n_1;
  wire RAM_reg_4864_4927_12_14_n_2;
  wire RAM_reg_4864_4927_15_17_n_0;
  wire RAM_reg_4864_4927_15_17_n_1;
  wire RAM_reg_4864_4927_15_17_n_2;
  wire RAM_reg_4864_4927_18_20_n_0;
  wire RAM_reg_4864_4927_18_20_n_1;
  wire RAM_reg_4864_4927_18_20_n_2;
  wire RAM_reg_4864_4927_21_21_n_0;
  wire RAM_reg_4864_4927_3_5_n_0;
  wire RAM_reg_4864_4927_3_5_n_1;
  wire RAM_reg_4864_4927_3_5_n_2;
  wire RAM_reg_4864_4927_6_8_n_0;
  wire RAM_reg_4864_4927_6_8_n_1;
  wire RAM_reg_4864_4927_6_8_n_2;
  wire RAM_reg_4864_4927_9_11_n_0;
  wire RAM_reg_4864_4927_9_11_n_1;
  wire RAM_reg_4864_4927_9_11_n_2;
  wire RAM_reg_4928_4991_0_2_n_0;
  wire RAM_reg_4928_4991_0_2_n_1;
  wire RAM_reg_4928_4991_0_2_n_2;
  wire RAM_reg_4928_4991_12_14_n_0;
  wire RAM_reg_4928_4991_12_14_n_1;
  wire RAM_reg_4928_4991_12_14_n_2;
  wire RAM_reg_4928_4991_15_17_n_0;
  wire RAM_reg_4928_4991_15_17_n_1;
  wire RAM_reg_4928_4991_15_17_n_2;
  wire RAM_reg_4928_4991_18_20_n_0;
  wire RAM_reg_4928_4991_18_20_n_1;
  wire RAM_reg_4928_4991_18_20_n_2;
  wire RAM_reg_4928_4991_21_21_n_0;
  wire RAM_reg_4928_4991_3_5_n_0;
  wire RAM_reg_4928_4991_3_5_n_1;
  wire RAM_reg_4928_4991_3_5_n_2;
  wire RAM_reg_4928_4991_6_8_n_0;
  wire RAM_reg_4928_4991_6_8_n_1;
  wire RAM_reg_4928_4991_6_8_n_2;
  wire RAM_reg_4928_4991_9_11_n_0;
  wire RAM_reg_4928_4991_9_11_n_1;
  wire RAM_reg_4928_4991_9_11_n_2;
  wire RAM_reg_4992_5055_0_2_n_0;
  wire RAM_reg_4992_5055_0_2_n_1;
  wire RAM_reg_4992_5055_0_2_n_2;
  wire RAM_reg_4992_5055_12_14_n_0;
  wire RAM_reg_4992_5055_12_14_n_1;
  wire RAM_reg_4992_5055_12_14_n_2;
  wire RAM_reg_4992_5055_15_17_n_0;
  wire RAM_reg_4992_5055_15_17_n_1;
  wire RAM_reg_4992_5055_15_17_n_2;
  wire RAM_reg_4992_5055_18_20_n_0;
  wire RAM_reg_4992_5055_18_20_n_1;
  wire RAM_reg_4992_5055_18_20_n_2;
  wire RAM_reg_4992_5055_21_21_n_0;
  wire RAM_reg_4992_5055_3_5_n_0;
  wire RAM_reg_4992_5055_3_5_n_1;
  wire RAM_reg_4992_5055_3_5_n_2;
  wire RAM_reg_4992_5055_6_8_n_0;
  wire RAM_reg_4992_5055_6_8_n_1;
  wire RAM_reg_4992_5055_6_8_n_2;
  wire RAM_reg_4992_5055_9_11_n_0;
  wire RAM_reg_4992_5055_9_11_n_1;
  wire RAM_reg_4992_5055_9_11_n_2;
  wire RAM_reg_5056_5119_0_2_n_0;
  wire RAM_reg_5056_5119_0_2_n_1;
  wire RAM_reg_5056_5119_0_2_n_2;
  wire RAM_reg_5056_5119_12_14_n_0;
  wire RAM_reg_5056_5119_12_14_n_1;
  wire RAM_reg_5056_5119_12_14_n_2;
  wire RAM_reg_5056_5119_15_17_n_0;
  wire RAM_reg_5056_5119_15_17_n_1;
  wire RAM_reg_5056_5119_15_17_n_2;
  wire RAM_reg_5056_5119_18_20_n_0;
  wire RAM_reg_5056_5119_18_20_n_1;
  wire RAM_reg_5056_5119_18_20_n_2;
  wire RAM_reg_5056_5119_21_21_n_0;
  wire RAM_reg_5056_5119_3_5_n_0;
  wire RAM_reg_5056_5119_3_5_n_1;
  wire RAM_reg_5056_5119_3_5_n_2;
  wire RAM_reg_5056_5119_6_8_n_0;
  wire RAM_reg_5056_5119_6_8_n_1;
  wire RAM_reg_5056_5119_6_8_n_2;
  wire RAM_reg_5056_5119_9_11_n_0;
  wire RAM_reg_5056_5119_9_11_n_1;
  wire RAM_reg_5056_5119_9_11_n_2;
  wire RAM_reg_5120_5183_0_2_n_0;
  wire RAM_reg_5120_5183_0_2_n_1;
  wire RAM_reg_5120_5183_0_2_n_2;
  wire RAM_reg_5120_5183_12_14_n_0;
  wire RAM_reg_5120_5183_12_14_n_1;
  wire RAM_reg_5120_5183_12_14_n_2;
  wire RAM_reg_5120_5183_15_17_n_0;
  wire RAM_reg_5120_5183_15_17_n_1;
  wire RAM_reg_5120_5183_15_17_n_2;
  wire RAM_reg_5120_5183_18_20_n_0;
  wire RAM_reg_5120_5183_18_20_n_1;
  wire RAM_reg_5120_5183_18_20_n_2;
  wire RAM_reg_5120_5183_21_21_n_0;
  wire RAM_reg_5120_5183_3_5_n_0;
  wire RAM_reg_5120_5183_3_5_n_1;
  wire RAM_reg_5120_5183_3_5_n_2;
  wire RAM_reg_5120_5183_6_8_n_0;
  wire RAM_reg_5120_5183_6_8_n_1;
  wire RAM_reg_5120_5183_6_8_n_2;
  wire RAM_reg_5120_5183_9_11_n_0;
  wire RAM_reg_5120_5183_9_11_n_1;
  wire RAM_reg_5120_5183_9_11_n_2;
  wire RAM_reg_512_575_0_2_n_0;
  wire RAM_reg_512_575_0_2_n_1;
  wire RAM_reg_512_575_0_2_n_2;
  wire RAM_reg_512_575_12_14_n_0;
  wire RAM_reg_512_575_12_14_n_1;
  wire RAM_reg_512_575_12_14_n_2;
  wire RAM_reg_512_575_15_17_n_0;
  wire RAM_reg_512_575_15_17_n_1;
  wire RAM_reg_512_575_15_17_n_2;
  wire RAM_reg_512_575_18_20_n_0;
  wire RAM_reg_512_575_18_20_n_1;
  wire RAM_reg_512_575_18_20_n_2;
  wire RAM_reg_512_575_21_21_n_0;
  wire RAM_reg_512_575_3_5_n_0;
  wire RAM_reg_512_575_3_5_n_1;
  wire RAM_reg_512_575_3_5_n_2;
  wire RAM_reg_512_575_6_8_n_0;
  wire RAM_reg_512_575_6_8_n_1;
  wire RAM_reg_512_575_6_8_n_2;
  wire RAM_reg_512_575_9_11_n_0;
  wire RAM_reg_512_575_9_11_n_1;
  wire RAM_reg_512_575_9_11_n_2;
  wire RAM_reg_5184_5247_0_2_n_0;
  wire RAM_reg_5184_5247_0_2_n_1;
  wire RAM_reg_5184_5247_0_2_n_2;
  wire RAM_reg_5184_5247_12_14_n_0;
  wire RAM_reg_5184_5247_12_14_n_1;
  wire RAM_reg_5184_5247_12_14_n_2;
  wire RAM_reg_5184_5247_15_17_n_0;
  wire RAM_reg_5184_5247_15_17_n_1;
  wire RAM_reg_5184_5247_15_17_n_2;
  wire RAM_reg_5184_5247_18_20_n_0;
  wire RAM_reg_5184_5247_18_20_n_1;
  wire RAM_reg_5184_5247_18_20_n_2;
  wire RAM_reg_5184_5247_21_21_n_0;
  wire RAM_reg_5184_5247_3_5_n_0;
  wire RAM_reg_5184_5247_3_5_n_1;
  wire RAM_reg_5184_5247_3_5_n_2;
  wire RAM_reg_5184_5247_6_8_n_0;
  wire RAM_reg_5184_5247_6_8_n_1;
  wire RAM_reg_5184_5247_6_8_n_2;
  wire RAM_reg_5184_5247_9_11_n_0;
  wire RAM_reg_5184_5247_9_11_n_1;
  wire RAM_reg_5184_5247_9_11_n_2;
  wire RAM_reg_5248_5311_0_2_n_0;
  wire RAM_reg_5248_5311_0_2_n_1;
  wire RAM_reg_5248_5311_0_2_n_2;
  wire RAM_reg_5248_5311_12_14_n_0;
  wire RAM_reg_5248_5311_12_14_n_1;
  wire RAM_reg_5248_5311_12_14_n_2;
  wire RAM_reg_5248_5311_15_17_n_0;
  wire RAM_reg_5248_5311_15_17_n_1;
  wire RAM_reg_5248_5311_15_17_n_2;
  wire RAM_reg_5248_5311_18_20_n_0;
  wire RAM_reg_5248_5311_18_20_n_1;
  wire RAM_reg_5248_5311_18_20_n_2;
  wire RAM_reg_5248_5311_21_21_n_0;
  wire RAM_reg_5248_5311_3_5_n_0;
  wire RAM_reg_5248_5311_3_5_n_1;
  wire RAM_reg_5248_5311_3_5_n_2;
  wire RAM_reg_5248_5311_6_8_n_0;
  wire RAM_reg_5248_5311_6_8_n_1;
  wire RAM_reg_5248_5311_6_8_n_2;
  wire RAM_reg_5248_5311_9_11_n_0;
  wire RAM_reg_5248_5311_9_11_n_1;
  wire RAM_reg_5248_5311_9_11_n_2;
  wire RAM_reg_5312_5375_0_2_n_0;
  wire RAM_reg_5312_5375_0_2_n_1;
  wire RAM_reg_5312_5375_0_2_n_2;
  wire RAM_reg_5312_5375_12_14_n_0;
  wire RAM_reg_5312_5375_12_14_n_1;
  wire RAM_reg_5312_5375_12_14_n_2;
  wire RAM_reg_5312_5375_15_17_n_0;
  wire RAM_reg_5312_5375_15_17_n_1;
  wire RAM_reg_5312_5375_15_17_n_2;
  wire RAM_reg_5312_5375_18_20_n_0;
  wire RAM_reg_5312_5375_18_20_n_1;
  wire RAM_reg_5312_5375_18_20_n_2;
  wire RAM_reg_5312_5375_21_21_n_0;
  wire RAM_reg_5312_5375_3_5_n_0;
  wire RAM_reg_5312_5375_3_5_n_1;
  wire RAM_reg_5312_5375_3_5_n_2;
  wire RAM_reg_5312_5375_6_8_n_0;
  wire RAM_reg_5312_5375_6_8_n_1;
  wire RAM_reg_5312_5375_6_8_n_2;
  wire RAM_reg_5312_5375_9_11_n_0;
  wire RAM_reg_5312_5375_9_11_n_1;
  wire RAM_reg_5312_5375_9_11_n_2;
  wire RAM_reg_5376_5439_0_2_n_0;
  wire RAM_reg_5376_5439_0_2_n_1;
  wire RAM_reg_5376_5439_0_2_n_2;
  wire RAM_reg_5376_5439_12_14_n_0;
  wire RAM_reg_5376_5439_12_14_n_1;
  wire RAM_reg_5376_5439_12_14_n_2;
  wire RAM_reg_5376_5439_15_17_n_0;
  wire RAM_reg_5376_5439_15_17_n_1;
  wire RAM_reg_5376_5439_15_17_n_2;
  wire RAM_reg_5376_5439_18_20_n_0;
  wire RAM_reg_5376_5439_18_20_n_1;
  wire RAM_reg_5376_5439_18_20_n_2;
  wire RAM_reg_5376_5439_21_21_n_0;
  wire RAM_reg_5376_5439_3_5_n_0;
  wire RAM_reg_5376_5439_3_5_n_1;
  wire RAM_reg_5376_5439_3_5_n_2;
  wire RAM_reg_5376_5439_6_8_n_0;
  wire RAM_reg_5376_5439_6_8_n_1;
  wire RAM_reg_5376_5439_6_8_n_2;
  wire RAM_reg_5376_5439_9_11_n_0;
  wire RAM_reg_5376_5439_9_11_n_1;
  wire RAM_reg_5376_5439_9_11_n_2;
  wire RAM_reg_5440_5503_0_2_n_0;
  wire RAM_reg_5440_5503_0_2_n_1;
  wire RAM_reg_5440_5503_0_2_n_2;
  wire RAM_reg_5440_5503_12_14_n_0;
  wire RAM_reg_5440_5503_12_14_n_1;
  wire RAM_reg_5440_5503_12_14_n_2;
  wire RAM_reg_5440_5503_15_17_n_0;
  wire RAM_reg_5440_5503_15_17_n_1;
  wire RAM_reg_5440_5503_15_17_n_2;
  wire RAM_reg_5440_5503_18_20_n_0;
  wire RAM_reg_5440_5503_18_20_n_1;
  wire RAM_reg_5440_5503_18_20_n_2;
  wire RAM_reg_5440_5503_21_21_n_0;
  wire RAM_reg_5440_5503_3_5_n_0;
  wire RAM_reg_5440_5503_3_5_n_1;
  wire RAM_reg_5440_5503_3_5_n_2;
  wire RAM_reg_5440_5503_6_8_n_0;
  wire RAM_reg_5440_5503_6_8_n_1;
  wire RAM_reg_5440_5503_6_8_n_2;
  wire RAM_reg_5440_5503_9_11_n_0;
  wire RAM_reg_5440_5503_9_11_n_1;
  wire RAM_reg_5440_5503_9_11_n_2;
  wire RAM_reg_5504_5567_0_2_n_0;
  wire RAM_reg_5504_5567_0_2_n_1;
  wire RAM_reg_5504_5567_0_2_n_2;
  wire RAM_reg_5504_5567_12_14_n_0;
  wire RAM_reg_5504_5567_12_14_n_1;
  wire RAM_reg_5504_5567_12_14_n_2;
  wire RAM_reg_5504_5567_15_17_n_0;
  wire RAM_reg_5504_5567_15_17_n_1;
  wire RAM_reg_5504_5567_15_17_n_2;
  wire RAM_reg_5504_5567_18_20_n_0;
  wire RAM_reg_5504_5567_18_20_n_1;
  wire RAM_reg_5504_5567_18_20_n_2;
  wire RAM_reg_5504_5567_21_21_n_0;
  wire RAM_reg_5504_5567_3_5_n_0;
  wire RAM_reg_5504_5567_3_5_n_1;
  wire RAM_reg_5504_5567_3_5_n_2;
  wire RAM_reg_5504_5567_6_8_n_0;
  wire RAM_reg_5504_5567_6_8_n_1;
  wire RAM_reg_5504_5567_6_8_n_2;
  wire RAM_reg_5504_5567_9_11_n_0;
  wire RAM_reg_5504_5567_9_11_n_1;
  wire RAM_reg_5504_5567_9_11_n_2;
  wire RAM_reg_5568_5631_0_2_n_0;
  wire RAM_reg_5568_5631_0_2_n_1;
  wire RAM_reg_5568_5631_0_2_n_2;
  wire RAM_reg_5568_5631_12_14_n_0;
  wire RAM_reg_5568_5631_12_14_n_1;
  wire RAM_reg_5568_5631_12_14_n_2;
  wire RAM_reg_5568_5631_15_17_n_0;
  wire RAM_reg_5568_5631_15_17_n_1;
  wire RAM_reg_5568_5631_15_17_n_2;
  wire RAM_reg_5568_5631_18_20_n_0;
  wire RAM_reg_5568_5631_18_20_n_1;
  wire RAM_reg_5568_5631_18_20_n_2;
  wire RAM_reg_5568_5631_21_21_n_0;
  wire RAM_reg_5568_5631_3_5_n_0;
  wire RAM_reg_5568_5631_3_5_n_1;
  wire RAM_reg_5568_5631_3_5_n_2;
  wire RAM_reg_5568_5631_6_8_n_0;
  wire RAM_reg_5568_5631_6_8_n_1;
  wire RAM_reg_5568_5631_6_8_n_2;
  wire RAM_reg_5568_5631_9_11_n_0;
  wire RAM_reg_5568_5631_9_11_n_1;
  wire RAM_reg_5568_5631_9_11_n_2;
  wire RAM_reg_5632_5695_0_2_n_0;
  wire RAM_reg_5632_5695_0_2_n_1;
  wire RAM_reg_5632_5695_0_2_n_2;
  wire RAM_reg_5632_5695_12_14_n_0;
  wire RAM_reg_5632_5695_12_14_n_1;
  wire RAM_reg_5632_5695_12_14_n_2;
  wire RAM_reg_5632_5695_15_17_n_0;
  wire RAM_reg_5632_5695_15_17_n_1;
  wire RAM_reg_5632_5695_15_17_n_2;
  wire RAM_reg_5632_5695_18_20_n_0;
  wire RAM_reg_5632_5695_18_20_n_1;
  wire RAM_reg_5632_5695_18_20_n_2;
  wire RAM_reg_5632_5695_21_21_n_0;
  wire RAM_reg_5632_5695_3_5_n_0;
  wire RAM_reg_5632_5695_3_5_n_1;
  wire RAM_reg_5632_5695_3_5_n_2;
  wire RAM_reg_5632_5695_6_8_n_0;
  wire RAM_reg_5632_5695_6_8_n_1;
  wire RAM_reg_5632_5695_6_8_n_2;
  wire RAM_reg_5632_5695_9_11_n_0;
  wire RAM_reg_5632_5695_9_11_n_1;
  wire RAM_reg_5632_5695_9_11_n_2;
  wire RAM_reg_5696_5759_0_2_n_0;
  wire RAM_reg_5696_5759_0_2_n_1;
  wire RAM_reg_5696_5759_0_2_n_2;
  wire RAM_reg_5696_5759_12_14_n_0;
  wire RAM_reg_5696_5759_12_14_n_1;
  wire RAM_reg_5696_5759_12_14_n_2;
  wire RAM_reg_5696_5759_15_17_n_0;
  wire RAM_reg_5696_5759_15_17_n_1;
  wire RAM_reg_5696_5759_15_17_n_2;
  wire RAM_reg_5696_5759_18_20_n_0;
  wire RAM_reg_5696_5759_18_20_n_1;
  wire RAM_reg_5696_5759_18_20_n_2;
  wire RAM_reg_5696_5759_21_21_n_0;
  wire RAM_reg_5696_5759_3_5_n_0;
  wire RAM_reg_5696_5759_3_5_n_1;
  wire RAM_reg_5696_5759_3_5_n_2;
  wire RAM_reg_5696_5759_6_8_n_0;
  wire RAM_reg_5696_5759_6_8_n_1;
  wire RAM_reg_5696_5759_6_8_n_2;
  wire RAM_reg_5696_5759_9_11_n_0;
  wire RAM_reg_5696_5759_9_11_n_1;
  wire RAM_reg_5696_5759_9_11_n_2;
  wire RAM_reg_5760_5823_0_2_n_0;
  wire RAM_reg_5760_5823_0_2_n_1;
  wire RAM_reg_5760_5823_0_2_n_2;
  wire RAM_reg_5760_5823_12_14_n_0;
  wire RAM_reg_5760_5823_12_14_n_1;
  wire RAM_reg_5760_5823_12_14_n_2;
  wire RAM_reg_5760_5823_15_17_n_0;
  wire RAM_reg_5760_5823_15_17_n_1;
  wire RAM_reg_5760_5823_15_17_n_2;
  wire RAM_reg_5760_5823_18_20_n_0;
  wire RAM_reg_5760_5823_18_20_n_1;
  wire RAM_reg_5760_5823_18_20_n_2;
  wire RAM_reg_5760_5823_21_21_n_0;
  wire RAM_reg_5760_5823_3_5_n_0;
  wire RAM_reg_5760_5823_3_5_n_1;
  wire RAM_reg_5760_5823_3_5_n_2;
  wire RAM_reg_5760_5823_6_8_n_0;
  wire RAM_reg_5760_5823_6_8_n_1;
  wire RAM_reg_5760_5823_6_8_n_2;
  wire RAM_reg_5760_5823_9_11_n_0;
  wire RAM_reg_5760_5823_9_11_n_1;
  wire RAM_reg_5760_5823_9_11_n_2;
  wire RAM_reg_576_639_0_2_n_0;
  wire RAM_reg_576_639_0_2_n_1;
  wire RAM_reg_576_639_0_2_n_2;
  wire RAM_reg_576_639_12_14_n_0;
  wire RAM_reg_576_639_12_14_n_1;
  wire RAM_reg_576_639_12_14_n_2;
  wire RAM_reg_576_639_15_17_n_0;
  wire RAM_reg_576_639_15_17_n_1;
  wire RAM_reg_576_639_15_17_n_2;
  wire RAM_reg_576_639_18_20_n_0;
  wire RAM_reg_576_639_18_20_n_1;
  wire RAM_reg_576_639_18_20_n_2;
  wire RAM_reg_576_639_21_21_n_0;
  wire RAM_reg_576_639_3_5_n_0;
  wire RAM_reg_576_639_3_5_n_1;
  wire RAM_reg_576_639_3_5_n_2;
  wire RAM_reg_576_639_6_8_n_0;
  wire RAM_reg_576_639_6_8_n_1;
  wire RAM_reg_576_639_6_8_n_2;
  wire RAM_reg_576_639_9_11_n_0;
  wire RAM_reg_576_639_9_11_n_1;
  wire RAM_reg_576_639_9_11_n_2;
  wire RAM_reg_5824_5887_0_2_n_0;
  wire RAM_reg_5824_5887_0_2_n_1;
  wire RAM_reg_5824_5887_0_2_n_2;
  wire RAM_reg_5824_5887_12_14_n_0;
  wire RAM_reg_5824_5887_12_14_n_1;
  wire RAM_reg_5824_5887_12_14_n_2;
  wire RAM_reg_5824_5887_15_17_n_0;
  wire RAM_reg_5824_5887_15_17_n_1;
  wire RAM_reg_5824_5887_15_17_n_2;
  wire RAM_reg_5824_5887_18_20_n_0;
  wire RAM_reg_5824_5887_18_20_n_1;
  wire RAM_reg_5824_5887_18_20_n_2;
  wire RAM_reg_5824_5887_21_21_n_0;
  wire RAM_reg_5824_5887_3_5_n_0;
  wire RAM_reg_5824_5887_3_5_n_1;
  wire RAM_reg_5824_5887_3_5_n_2;
  wire RAM_reg_5824_5887_6_8_n_0;
  wire RAM_reg_5824_5887_6_8_n_1;
  wire RAM_reg_5824_5887_6_8_n_2;
  wire RAM_reg_5824_5887_9_11_n_0;
  wire RAM_reg_5824_5887_9_11_n_1;
  wire RAM_reg_5824_5887_9_11_n_2;
  wire RAM_reg_5888_5951_0_2_n_0;
  wire RAM_reg_5888_5951_0_2_n_1;
  wire RAM_reg_5888_5951_0_2_n_2;
  wire RAM_reg_5888_5951_12_14_n_0;
  wire RAM_reg_5888_5951_12_14_n_1;
  wire RAM_reg_5888_5951_12_14_n_2;
  wire RAM_reg_5888_5951_15_17_n_0;
  wire RAM_reg_5888_5951_15_17_n_1;
  wire RAM_reg_5888_5951_15_17_n_2;
  wire RAM_reg_5888_5951_18_20_n_0;
  wire RAM_reg_5888_5951_18_20_n_1;
  wire RAM_reg_5888_5951_18_20_n_2;
  wire RAM_reg_5888_5951_21_21_n_0;
  wire RAM_reg_5888_5951_3_5_n_0;
  wire RAM_reg_5888_5951_3_5_n_1;
  wire RAM_reg_5888_5951_3_5_n_2;
  wire RAM_reg_5888_5951_6_8_n_0;
  wire RAM_reg_5888_5951_6_8_n_1;
  wire RAM_reg_5888_5951_6_8_n_2;
  wire RAM_reg_5888_5951_9_11_n_0;
  wire RAM_reg_5888_5951_9_11_n_1;
  wire RAM_reg_5888_5951_9_11_n_2;
  wire RAM_reg_5952_6015_0_2_n_0;
  wire RAM_reg_5952_6015_0_2_n_1;
  wire RAM_reg_5952_6015_0_2_n_2;
  wire RAM_reg_5952_6015_12_14_n_0;
  wire RAM_reg_5952_6015_12_14_n_1;
  wire RAM_reg_5952_6015_12_14_n_2;
  wire RAM_reg_5952_6015_15_17_n_0;
  wire RAM_reg_5952_6015_15_17_n_1;
  wire RAM_reg_5952_6015_15_17_n_2;
  wire RAM_reg_5952_6015_18_20_n_0;
  wire RAM_reg_5952_6015_18_20_n_1;
  wire RAM_reg_5952_6015_18_20_n_2;
  wire RAM_reg_5952_6015_21_21_n_0;
  wire RAM_reg_5952_6015_3_5_n_0;
  wire RAM_reg_5952_6015_3_5_n_1;
  wire RAM_reg_5952_6015_3_5_n_2;
  wire RAM_reg_5952_6015_6_8_n_0;
  wire RAM_reg_5952_6015_6_8_n_1;
  wire RAM_reg_5952_6015_6_8_n_2;
  wire RAM_reg_5952_6015_9_11_n_0;
  wire RAM_reg_5952_6015_9_11_n_1;
  wire RAM_reg_5952_6015_9_11_n_2;
  wire RAM_reg_6016_6079_0_2_n_0;
  wire RAM_reg_6016_6079_0_2_n_1;
  wire RAM_reg_6016_6079_0_2_n_2;
  wire RAM_reg_6016_6079_12_14_n_0;
  wire RAM_reg_6016_6079_12_14_n_1;
  wire RAM_reg_6016_6079_12_14_n_2;
  wire RAM_reg_6016_6079_15_17_n_0;
  wire RAM_reg_6016_6079_15_17_n_1;
  wire RAM_reg_6016_6079_15_17_n_2;
  wire RAM_reg_6016_6079_18_20_n_0;
  wire RAM_reg_6016_6079_18_20_n_1;
  wire RAM_reg_6016_6079_18_20_n_2;
  wire RAM_reg_6016_6079_21_21_n_0;
  wire RAM_reg_6016_6079_3_5_n_0;
  wire RAM_reg_6016_6079_3_5_n_1;
  wire RAM_reg_6016_6079_3_5_n_2;
  wire RAM_reg_6016_6079_6_8_n_0;
  wire RAM_reg_6016_6079_6_8_n_1;
  wire RAM_reg_6016_6079_6_8_n_2;
  wire RAM_reg_6016_6079_9_11_n_0;
  wire RAM_reg_6016_6079_9_11_n_1;
  wire RAM_reg_6016_6079_9_11_n_2;
  wire RAM_reg_6080_6143_0_2_n_0;
  wire RAM_reg_6080_6143_0_2_n_1;
  wire RAM_reg_6080_6143_0_2_n_2;
  wire RAM_reg_6080_6143_12_14_n_0;
  wire RAM_reg_6080_6143_12_14_n_1;
  wire RAM_reg_6080_6143_12_14_n_2;
  wire RAM_reg_6080_6143_15_17_n_0;
  wire RAM_reg_6080_6143_15_17_n_1;
  wire RAM_reg_6080_6143_15_17_n_2;
  wire RAM_reg_6080_6143_18_20_n_0;
  wire RAM_reg_6080_6143_18_20_n_1;
  wire RAM_reg_6080_6143_18_20_n_2;
  wire RAM_reg_6080_6143_21_21_n_0;
  wire RAM_reg_6080_6143_3_5_n_0;
  wire RAM_reg_6080_6143_3_5_n_1;
  wire RAM_reg_6080_6143_3_5_n_2;
  wire RAM_reg_6080_6143_6_8_n_0;
  wire RAM_reg_6080_6143_6_8_n_1;
  wire RAM_reg_6080_6143_6_8_n_2;
  wire RAM_reg_6080_6143_9_11_n_0;
  wire RAM_reg_6080_6143_9_11_n_1;
  wire RAM_reg_6080_6143_9_11_n_2;
  wire RAM_reg_6144_6207_0_2_n_0;
  wire RAM_reg_6144_6207_0_2_n_1;
  wire RAM_reg_6144_6207_0_2_n_2;
  wire RAM_reg_6144_6207_12_14_n_0;
  wire RAM_reg_6144_6207_12_14_n_1;
  wire RAM_reg_6144_6207_12_14_n_2;
  wire RAM_reg_6144_6207_15_17_n_0;
  wire RAM_reg_6144_6207_15_17_n_1;
  wire RAM_reg_6144_6207_15_17_n_2;
  wire RAM_reg_6144_6207_18_20_n_0;
  wire RAM_reg_6144_6207_18_20_n_1;
  wire RAM_reg_6144_6207_18_20_n_2;
  wire RAM_reg_6144_6207_21_21_n_0;
  wire RAM_reg_6144_6207_3_5_n_0;
  wire RAM_reg_6144_6207_3_5_n_1;
  wire RAM_reg_6144_6207_3_5_n_2;
  wire RAM_reg_6144_6207_6_8_n_0;
  wire RAM_reg_6144_6207_6_8_n_1;
  wire RAM_reg_6144_6207_6_8_n_2;
  wire RAM_reg_6144_6207_9_11_n_0;
  wire RAM_reg_6144_6207_9_11_n_1;
  wire RAM_reg_6144_6207_9_11_n_2;
  wire RAM_reg_6208_6271_0_2_n_0;
  wire RAM_reg_6208_6271_0_2_n_1;
  wire RAM_reg_6208_6271_0_2_n_2;
  wire RAM_reg_6208_6271_12_14_n_0;
  wire RAM_reg_6208_6271_12_14_n_1;
  wire RAM_reg_6208_6271_12_14_n_2;
  wire RAM_reg_6208_6271_15_17_n_0;
  wire RAM_reg_6208_6271_15_17_n_1;
  wire RAM_reg_6208_6271_15_17_n_2;
  wire RAM_reg_6208_6271_18_20_n_0;
  wire RAM_reg_6208_6271_18_20_n_1;
  wire RAM_reg_6208_6271_18_20_n_2;
  wire RAM_reg_6208_6271_21_21_n_0;
  wire RAM_reg_6208_6271_3_5_n_0;
  wire RAM_reg_6208_6271_3_5_n_1;
  wire RAM_reg_6208_6271_3_5_n_2;
  wire RAM_reg_6208_6271_6_8_n_0;
  wire RAM_reg_6208_6271_6_8_n_1;
  wire RAM_reg_6208_6271_6_8_n_2;
  wire RAM_reg_6208_6271_9_11_n_0;
  wire RAM_reg_6208_6271_9_11_n_1;
  wire RAM_reg_6208_6271_9_11_n_2;
  wire RAM_reg_6272_6335_0_2_n_0;
  wire RAM_reg_6272_6335_0_2_n_1;
  wire RAM_reg_6272_6335_0_2_n_2;
  wire RAM_reg_6272_6335_12_14_n_0;
  wire RAM_reg_6272_6335_12_14_n_1;
  wire RAM_reg_6272_6335_12_14_n_2;
  wire RAM_reg_6272_6335_15_17_n_0;
  wire RAM_reg_6272_6335_15_17_n_1;
  wire RAM_reg_6272_6335_15_17_n_2;
  wire RAM_reg_6272_6335_18_20_n_0;
  wire RAM_reg_6272_6335_18_20_n_1;
  wire RAM_reg_6272_6335_18_20_n_2;
  wire RAM_reg_6272_6335_21_21_n_0;
  wire RAM_reg_6272_6335_3_5_n_0;
  wire RAM_reg_6272_6335_3_5_n_1;
  wire RAM_reg_6272_6335_3_5_n_2;
  wire RAM_reg_6272_6335_6_8_n_0;
  wire RAM_reg_6272_6335_6_8_n_1;
  wire RAM_reg_6272_6335_6_8_n_2;
  wire RAM_reg_6272_6335_9_11_n_0;
  wire RAM_reg_6272_6335_9_11_n_1;
  wire RAM_reg_6272_6335_9_11_n_2;
  wire RAM_reg_6336_6399_0_2_n_0;
  wire RAM_reg_6336_6399_0_2_n_1;
  wire RAM_reg_6336_6399_0_2_n_2;
  wire RAM_reg_6336_6399_12_14_n_0;
  wire RAM_reg_6336_6399_12_14_n_1;
  wire RAM_reg_6336_6399_12_14_n_2;
  wire RAM_reg_6336_6399_15_17_n_0;
  wire RAM_reg_6336_6399_15_17_n_1;
  wire RAM_reg_6336_6399_15_17_n_2;
  wire RAM_reg_6336_6399_18_20_n_0;
  wire RAM_reg_6336_6399_18_20_n_1;
  wire RAM_reg_6336_6399_18_20_n_2;
  wire RAM_reg_6336_6399_21_21_n_0;
  wire RAM_reg_6336_6399_3_5_n_0;
  wire RAM_reg_6336_6399_3_5_n_1;
  wire RAM_reg_6336_6399_3_5_n_2;
  wire RAM_reg_6336_6399_6_8_n_0;
  wire RAM_reg_6336_6399_6_8_n_1;
  wire RAM_reg_6336_6399_6_8_n_2;
  wire RAM_reg_6336_6399_9_11_n_0;
  wire RAM_reg_6336_6399_9_11_n_1;
  wire RAM_reg_6336_6399_9_11_n_2;
  wire RAM_reg_6400_6463_0_2_n_0;
  wire RAM_reg_6400_6463_0_2_n_1;
  wire RAM_reg_6400_6463_0_2_n_2;
  wire RAM_reg_6400_6463_12_14_n_0;
  wire RAM_reg_6400_6463_12_14_n_1;
  wire RAM_reg_6400_6463_12_14_n_2;
  wire RAM_reg_6400_6463_15_17_n_0;
  wire RAM_reg_6400_6463_15_17_n_1;
  wire RAM_reg_6400_6463_15_17_n_2;
  wire RAM_reg_6400_6463_18_20_n_0;
  wire RAM_reg_6400_6463_18_20_n_1;
  wire RAM_reg_6400_6463_18_20_n_2;
  wire RAM_reg_6400_6463_21_21_n_0;
  wire RAM_reg_6400_6463_3_5_n_0;
  wire RAM_reg_6400_6463_3_5_n_1;
  wire RAM_reg_6400_6463_3_5_n_2;
  wire RAM_reg_6400_6463_6_8_n_0;
  wire RAM_reg_6400_6463_6_8_n_1;
  wire RAM_reg_6400_6463_6_8_n_2;
  wire RAM_reg_6400_6463_9_11_n_0;
  wire RAM_reg_6400_6463_9_11_n_1;
  wire RAM_reg_6400_6463_9_11_n_2;
  wire RAM_reg_640_703_0_2_n_0;
  wire RAM_reg_640_703_0_2_n_1;
  wire RAM_reg_640_703_0_2_n_2;
  wire RAM_reg_640_703_12_14_n_0;
  wire RAM_reg_640_703_12_14_n_1;
  wire RAM_reg_640_703_12_14_n_2;
  wire RAM_reg_640_703_15_17_n_0;
  wire RAM_reg_640_703_15_17_n_1;
  wire RAM_reg_640_703_15_17_n_2;
  wire RAM_reg_640_703_18_20_n_0;
  wire RAM_reg_640_703_18_20_n_1;
  wire RAM_reg_640_703_18_20_n_2;
  wire RAM_reg_640_703_21_21_n_0;
  wire RAM_reg_640_703_3_5_n_0;
  wire RAM_reg_640_703_3_5_n_1;
  wire RAM_reg_640_703_3_5_n_2;
  wire RAM_reg_640_703_6_8_n_0;
  wire RAM_reg_640_703_6_8_n_1;
  wire RAM_reg_640_703_6_8_n_2;
  wire RAM_reg_640_703_9_11_n_0;
  wire RAM_reg_640_703_9_11_n_1;
  wire RAM_reg_640_703_9_11_n_2;
  wire RAM_reg_6464_6527_0_2_n_0;
  wire RAM_reg_6464_6527_0_2_n_1;
  wire RAM_reg_6464_6527_0_2_n_2;
  wire RAM_reg_6464_6527_12_14_n_0;
  wire RAM_reg_6464_6527_12_14_n_1;
  wire RAM_reg_6464_6527_12_14_n_2;
  wire RAM_reg_6464_6527_15_17_n_0;
  wire RAM_reg_6464_6527_15_17_n_1;
  wire RAM_reg_6464_6527_15_17_n_2;
  wire RAM_reg_6464_6527_18_20_n_0;
  wire RAM_reg_6464_6527_18_20_n_1;
  wire RAM_reg_6464_6527_18_20_n_2;
  wire RAM_reg_6464_6527_21_21_n_0;
  wire RAM_reg_6464_6527_3_5_n_0;
  wire RAM_reg_6464_6527_3_5_n_1;
  wire RAM_reg_6464_6527_3_5_n_2;
  wire RAM_reg_6464_6527_6_8_n_0;
  wire RAM_reg_6464_6527_6_8_n_1;
  wire RAM_reg_6464_6527_6_8_n_2;
  wire RAM_reg_6464_6527_9_11_n_0;
  wire RAM_reg_6464_6527_9_11_n_1;
  wire RAM_reg_6464_6527_9_11_n_2;
  wire RAM_reg_64_127_0_2_n_0;
  wire RAM_reg_64_127_0_2_n_1;
  wire RAM_reg_64_127_0_2_n_2;
  wire RAM_reg_64_127_12_14_n_0;
  wire RAM_reg_64_127_12_14_n_1;
  wire RAM_reg_64_127_12_14_n_2;
  wire RAM_reg_64_127_15_17_n_0;
  wire RAM_reg_64_127_15_17_n_1;
  wire RAM_reg_64_127_15_17_n_2;
  wire RAM_reg_64_127_18_20_n_0;
  wire RAM_reg_64_127_18_20_n_1;
  wire RAM_reg_64_127_18_20_n_2;
  wire RAM_reg_64_127_21_21_n_0;
  wire RAM_reg_64_127_3_5_n_0;
  wire RAM_reg_64_127_3_5_n_1;
  wire RAM_reg_64_127_3_5_n_2;
  wire RAM_reg_64_127_6_8_n_0;
  wire RAM_reg_64_127_6_8_n_1;
  wire RAM_reg_64_127_6_8_n_2;
  wire RAM_reg_64_127_9_11_n_0;
  wire RAM_reg_64_127_9_11_n_1;
  wire RAM_reg_64_127_9_11_n_2;
  wire RAM_reg_6528_6591_0_2_n_0;
  wire RAM_reg_6528_6591_0_2_n_1;
  wire RAM_reg_6528_6591_0_2_n_2;
  wire RAM_reg_6528_6591_12_14_n_0;
  wire RAM_reg_6528_6591_12_14_n_1;
  wire RAM_reg_6528_6591_12_14_n_2;
  wire RAM_reg_6528_6591_15_17_n_0;
  wire RAM_reg_6528_6591_15_17_n_1;
  wire RAM_reg_6528_6591_15_17_n_2;
  wire RAM_reg_6528_6591_18_20_n_0;
  wire RAM_reg_6528_6591_18_20_n_1;
  wire RAM_reg_6528_6591_18_20_n_2;
  wire RAM_reg_6528_6591_21_21_n_0;
  wire RAM_reg_6528_6591_3_5_n_0;
  wire RAM_reg_6528_6591_3_5_n_1;
  wire RAM_reg_6528_6591_3_5_n_2;
  wire RAM_reg_6528_6591_6_8_n_0;
  wire RAM_reg_6528_6591_6_8_n_1;
  wire RAM_reg_6528_6591_6_8_n_2;
  wire RAM_reg_6528_6591_9_11_n_0;
  wire RAM_reg_6528_6591_9_11_n_1;
  wire RAM_reg_6528_6591_9_11_n_2;
  wire RAM_reg_6592_6655_0_2_n_0;
  wire RAM_reg_6592_6655_0_2_n_1;
  wire RAM_reg_6592_6655_0_2_n_2;
  wire RAM_reg_6592_6655_12_14_n_0;
  wire RAM_reg_6592_6655_12_14_n_1;
  wire RAM_reg_6592_6655_12_14_n_2;
  wire RAM_reg_6592_6655_15_17_n_0;
  wire RAM_reg_6592_6655_15_17_n_1;
  wire RAM_reg_6592_6655_15_17_n_2;
  wire RAM_reg_6592_6655_18_20_n_0;
  wire RAM_reg_6592_6655_18_20_n_1;
  wire RAM_reg_6592_6655_18_20_n_2;
  wire RAM_reg_6592_6655_21_21_n_0;
  wire RAM_reg_6592_6655_3_5_n_0;
  wire RAM_reg_6592_6655_3_5_n_1;
  wire RAM_reg_6592_6655_3_5_n_2;
  wire RAM_reg_6592_6655_6_8_n_0;
  wire RAM_reg_6592_6655_6_8_n_1;
  wire RAM_reg_6592_6655_6_8_n_2;
  wire RAM_reg_6592_6655_9_11_n_0;
  wire RAM_reg_6592_6655_9_11_n_1;
  wire RAM_reg_6592_6655_9_11_n_2;
  wire RAM_reg_6656_6719_0_2_n_0;
  wire RAM_reg_6656_6719_0_2_n_1;
  wire RAM_reg_6656_6719_0_2_n_2;
  wire RAM_reg_6656_6719_12_14_n_0;
  wire RAM_reg_6656_6719_12_14_n_1;
  wire RAM_reg_6656_6719_12_14_n_2;
  wire RAM_reg_6656_6719_15_17_n_0;
  wire RAM_reg_6656_6719_15_17_n_1;
  wire RAM_reg_6656_6719_15_17_n_2;
  wire RAM_reg_6656_6719_18_20_n_0;
  wire RAM_reg_6656_6719_18_20_n_1;
  wire RAM_reg_6656_6719_18_20_n_2;
  wire RAM_reg_6656_6719_21_21_n_0;
  wire RAM_reg_6656_6719_3_5_n_0;
  wire RAM_reg_6656_6719_3_5_n_1;
  wire RAM_reg_6656_6719_3_5_n_2;
  wire RAM_reg_6656_6719_6_8_n_0;
  wire RAM_reg_6656_6719_6_8_n_1;
  wire RAM_reg_6656_6719_6_8_n_2;
  wire RAM_reg_6656_6719_9_11_n_0;
  wire RAM_reg_6656_6719_9_11_n_1;
  wire RAM_reg_6656_6719_9_11_n_2;
  wire RAM_reg_6720_6783_0_2_n_0;
  wire RAM_reg_6720_6783_0_2_n_1;
  wire RAM_reg_6720_6783_0_2_n_2;
  wire RAM_reg_6720_6783_12_14_n_0;
  wire RAM_reg_6720_6783_12_14_n_1;
  wire RAM_reg_6720_6783_12_14_n_2;
  wire RAM_reg_6720_6783_15_17_n_0;
  wire RAM_reg_6720_6783_15_17_n_1;
  wire RAM_reg_6720_6783_15_17_n_2;
  wire RAM_reg_6720_6783_18_20_n_0;
  wire RAM_reg_6720_6783_18_20_n_1;
  wire RAM_reg_6720_6783_18_20_n_2;
  wire RAM_reg_6720_6783_21_21_n_0;
  wire RAM_reg_6720_6783_3_5_n_0;
  wire RAM_reg_6720_6783_3_5_n_1;
  wire RAM_reg_6720_6783_3_5_n_2;
  wire RAM_reg_6720_6783_6_8_n_0;
  wire RAM_reg_6720_6783_6_8_n_1;
  wire RAM_reg_6720_6783_6_8_n_2;
  wire RAM_reg_6720_6783_9_11_n_0;
  wire RAM_reg_6720_6783_9_11_n_1;
  wire RAM_reg_6720_6783_9_11_n_2;
  wire RAM_reg_6784_6847_0_2_n_0;
  wire RAM_reg_6784_6847_0_2_n_1;
  wire RAM_reg_6784_6847_0_2_n_2;
  wire RAM_reg_6784_6847_12_14_n_0;
  wire RAM_reg_6784_6847_12_14_n_1;
  wire RAM_reg_6784_6847_12_14_n_2;
  wire RAM_reg_6784_6847_15_17_n_0;
  wire RAM_reg_6784_6847_15_17_n_1;
  wire RAM_reg_6784_6847_15_17_n_2;
  wire RAM_reg_6784_6847_18_20_n_0;
  wire RAM_reg_6784_6847_18_20_n_1;
  wire RAM_reg_6784_6847_18_20_n_2;
  wire RAM_reg_6784_6847_21_21_n_0;
  wire RAM_reg_6784_6847_3_5_n_0;
  wire RAM_reg_6784_6847_3_5_n_1;
  wire RAM_reg_6784_6847_3_5_n_2;
  wire RAM_reg_6784_6847_6_8_n_0;
  wire RAM_reg_6784_6847_6_8_n_1;
  wire RAM_reg_6784_6847_6_8_n_2;
  wire RAM_reg_6784_6847_9_11_n_0;
  wire RAM_reg_6784_6847_9_11_n_1;
  wire RAM_reg_6784_6847_9_11_n_2;
  wire RAM_reg_6848_6911_0_2_n_0;
  wire RAM_reg_6848_6911_0_2_n_1;
  wire RAM_reg_6848_6911_0_2_n_2;
  wire RAM_reg_6848_6911_12_14_n_0;
  wire RAM_reg_6848_6911_12_14_n_1;
  wire RAM_reg_6848_6911_12_14_n_2;
  wire RAM_reg_6848_6911_15_17_n_0;
  wire RAM_reg_6848_6911_15_17_n_1;
  wire RAM_reg_6848_6911_15_17_n_2;
  wire RAM_reg_6848_6911_18_20_n_0;
  wire RAM_reg_6848_6911_18_20_n_1;
  wire RAM_reg_6848_6911_18_20_n_2;
  wire RAM_reg_6848_6911_21_21_n_0;
  wire RAM_reg_6848_6911_3_5_n_0;
  wire RAM_reg_6848_6911_3_5_n_1;
  wire RAM_reg_6848_6911_3_5_n_2;
  wire RAM_reg_6848_6911_6_8_n_0;
  wire RAM_reg_6848_6911_6_8_n_1;
  wire RAM_reg_6848_6911_6_8_n_2;
  wire RAM_reg_6848_6911_9_11_n_0;
  wire RAM_reg_6848_6911_9_11_n_1;
  wire RAM_reg_6848_6911_9_11_n_2;
  wire RAM_reg_6912_6975_0_2_n_0;
  wire RAM_reg_6912_6975_0_2_n_1;
  wire RAM_reg_6912_6975_0_2_n_2;
  wire RAM_reg_6912_6975_12_14_n_0;
  wire RAM_reg_6912_6975_12_14_n_1;
  wire RAM_reg_6912_6975_12_14_n_2;
  wire RAM_reg_6912_6975_15_17_n_0;
  wire RAM_reg_6912_6975_15_17_n_1;
  wire RAM_reg_6912_6975_15_17_n_2;
  wire RAM_reg_6912_6975_18_20_n_0;
  wire RAM_reg_6912_6975_18_20_n_1;
  wire RAM_reg_6912_6975_18_20_n_2;
  wire RAM_reg_6912_6975_21_21_n_0;
  wire RAM_reg_6912_6975_3_5_n_0;
  wire RAM_reg_6912_6975_3_5_n_1;
  wire RAM_reg_6912_6975_3_5_n_2;
  wire RAM_reg_6912_6975_6_8_n_0;
  wire RAM_reg_6912_6975_6_8_n_1;
  wire RAM_reg_6912_6975_6_8_n_2;
  wire RAM_reg_6912_6975_9_11_n_0;
  wire RAM_reg_6912_6975_9_11_n_1;
  wire RAM_reg_6912_6975_9_11_n_2;
  wire RAM_reg_6976_7039_0_2_n_0;
  wire RAM_reg_6976_7039_0_2_n_1;
  wire RAM_reg_6976_7039_0_2_n_2;
  wire RAM_reg_6976_7039_12_14_n_0;
  wire RAM_reg_6976_7039_12_14_n_1;
  wire RAM_reg_6976_7039_12_14_n_2;
  wire RAM_reg_6976_7039_15_17_n_0;
  wire RAM_reg_6976_7039_15_17_n_1;
  wire RAM_reg_6976_7039_15_17_n_2;
  wire RAM_reg_6976_7039_18_20_n_0;
  wire RAM_reg_6976_7039_18_20_n_1;
  wire RAM_reg_6976_7039_18_20_n_2;
  wire RAM_reg_6976_7039_21_21_n_0;
  wire RAM_reg_6976_7039_3_5_n_0;
  wire RAM_reg_6976_7039_3_5_n_1;
  wire RAM_reg_6976_7039_3_5_n_2;
  wire RAM_reg_6976_7039_6_8_n_0;
  wire RAM_reg_6976_7039_6_8_n_1;
  wire RAM_reg_6976_7039_6_8_n_2;
  wire RAM_reg_6976_7039_9_11_n_0;
  wire RAM_reg_6976_7039_9_11_n_1;
  wire RAM_reg_6976_7039_9_11_n_2;
  wire RAM_reg_7040_7103_0_2_n_0;
  wire RAM_reg_7040_7103_0_2_n_1;
  wire RAM_reg_7040_7103_0_2_n_2;
  wire RAM_reg_7040_7103_12_14_n_0;
  wire RAM_reg_7040_7103_12_14_n_1;
  wire RAM_reg_7040_7103_12_14_n_2;
  wire RAM_reg_7040_7103_15_17_n_0;
  wire RAM_reg_7040_7103_15_17_n_1;
  wire RAM_reg_7040_7103_15_17_n_2;
  wire RAM_reg_7040_7103_18_20_n_0;
  wire RAM_reg_7040_7103_18_20_n_1;
  wire RAM_reg_7040_7103_18_20_n_2;
  wire RAM_reg_7040_7103_21_21_n_0;
  wire RAM_reg_7040_7103_3_5_n_0;
  wire RAM_reg_7040_7103_3_5_n_1;
  wire RAM_reg_7040_7103_3_5_n_2;
  wire RAM_reg_7040_7103_6_8_n_0;
  wire RAM_reg_7040_7103_6_8_n_1;
  wire RAM_reg_7040_7103_6_8_n_2;
  wire RAM_reg_7040_7103_9_11_n_0;
  wire RAM_reg_7040_7103_9_11_n_1;
  wire RAM_reg_7040_7103_9_11_n_2;
  wire RAM_reg_704_767_0_2_n_0;
  wire RAM_reg_704_767_0_2_n_1;
  wire RAM_reg_704_767_0_2_n_2;
  wire RAM_reg_704_767_12_14_n_0;
  wire RAM_reg_704_767_12_14_n_1;
  wire RAM_reg_704_767_12_14_n_2;
  wire RAM_reg_704_767_15_17_n_0;
  wire RAM_reg_704_767_15_17_n_1;
  wire RAM_reg_704_767_15_17_n_2;
  wire RAM_reg_704_767_18_20_n_0;
  wire RAM_reg_704_767_18_20_n_1;
  wire RAM_reg_704_767_18_20_n_2;
  wire RAM_reg_704_767_21_21_n_0;
  wire RAM_reg_704_767_3_5_n_0;
  wire RAM_reg_704_767_3_5_n_1;
  wire RAM_reg_704_767_3_5_n_2;
  wire RAM_reg_704_767_6_8_n_0;
  wire RAM_reg_704_767_6_8_n_1;
  wire RAM_reg_704_767_6_8_n_2;
  wire RAM_reg_704_767_9_11_n_0;
  wire RAM_reg_704_767_9_11_n_1;
  wire RAM_reg_704_767_9_11_n_2;
  wire RAM_reg_7104_7167_0_2_n_0;
  wire RAM_reg_7104_7167_0_2_n_1;
  wire RAM_reg_7104_7167_0_2_n_2;
  wire RAM_reg_7104_7167_12_14_n_0;
  wire RAM_reg_7104_7167_12_14_n_1;
  wire RAM_reg_7104_7167_12_14_n_2;
  wire RAM_reg_7104_7167_15_17_n_0;
  wire RAM_reg_7104_7167_15_17_n_1;
  wire RAM_reg_7104_7167_15_17_n_2;
  wire RAM_reg_7104_7167_18_20_n_0;
  wire RAM_reg_7104_7167_18_20_n_1;
  wire RAM_reg_7104_7167_18_20_n_2;
  wire RAM_reg_7104_7167_21_21_n_0;
  wire RAM_reg_7104_7167_3_5_n_0;
  wire RAM_reg_7104_7167_3_5_n_1;
  wire RAM_reg_7104_7167_3_5_n_2;
  wire RAM_reg_7104_7167_6_8_n_0;
  wire RAM_reg_7104_7167_6_8_n_1;
  wire RAM_reg_7104_7167_6_8_n_2;
  wire RAM_reg_7104_7167_9_11_n_0;
  wire RAM_reg_7104_7167_9_11_n_1;
  wire RAM_reg_7104_7167_9_11_n_2;
  wire RAM_reg_7168_7231_0_2_n_0;
  wire RAM_reg_7168_7231_0_2_n_1;
  wire RAM_reg_7168_7231_0_2_n_2;
  wire RAM_reg_7168_7231_12_14_n_0;
  wire RAM_reg_7168_7231_12_14_n_1;
  wire RAM_reg_7168_7231_12_14_n_2;
  wire RAM_reg_7168_7231_15_17_n_0;
  wire RAM_reg_7168_7231_15_17_n_1;
  wire RAM_reg_7168_7231_15_17_n_2;
  wire RAM_reg_7168_7231_18_20_n_0;
  wire RAM_reg_7168_7231_18_20_n_1;
  wire RAM_reg_7168_7231_18_20_n_2;
  wire RAM_reg_7168_7231_21_21_n_0;
  wire RAM_reg_7168_7231_3_5_n_0;
  wire RAM_reg_7168_7231_3_5_n_1;
  wire RAM_reg_7168_7231_3_5_n_2;
  wire RAM_reg_7168_7231_6_8_n_0;
  wire RAM_reg_7168_7231_6_8_n_1;
  wire RAM_reg_7168_7231_6_8_n_2;
  wire RAM_reg_7168_7231_9_11_n_0;
  wire RAM_reg_7168_7231_9_11_n_1;
  wire RAM_reg_7168_7231_9_11_n_2;
  wire RAM_reg_7232_7295_0_2_n_0;
  wire RAM_reg_7232_7295_0_2_n_1;
  wire RAM_reg_7232_7295_0_2_n_2;
  wire RAM_reg_7232_7295_12_14_n_0;
  wire RAM_reg_7232_7295_12_14_n_1;
  wire RAM_reg_7232_7295_12_14_n_2;
  wire RAM_reg_7232_7295_15_17_n_0;
  wire RAM_reg_7232_7295_15_17_n_1;
  wire RAM_reg_7232_7295_15_17_n_2;
  wire RAM_reg_7232_7295_18_20_n_0;
  wire RAM_reg_7232_7295_18_20_n_1;
  wire RAM_reg_7232_7295_18_20_n_2;
  wire RAM_reg_7232_7295_21_21_n_0;
  wire RAM_reg_7232_7295_3_5_n_0;
  wire RAM_reg_7232_7295_3_5_n_1;
  wire RAM_reg_7232_7295_3_5_n_2;
  wire RAM_reg_7232_7295_6_8_n_0;
  wire RAM_reg_7232_7295_6_8_n_1;
  wire RAM_reg_7232_7295_6_8_n_2;
  wire RAM_reg_7232_7295_9_11_n_0;
  wire RAM_reg_7232_7295_9_11_n_1;
  wire RAM_reg_7232_7295_9_11_n_2;
  wire RAM_reg_7296_7359_0_2_n_0;
  wire RAM_reg_7296_7359_0_2_n_1;
  wire RAM_reg_7296_7359_0_2_n_2;
  wire RAM_reg_7296_7359_12_14_n_0;
  wire RAM_reg_7296_7359_12_14_n_1;
  wire RAM_reg_7296_7359_12_14_n_2;
  wire RAM_reg_7296_7359_15_17_n_0;
  wire RAM_reg_7296_7359_15_17_n_1;
  wire RAM_reg_7296_7359_15_17_n_2;
  wire RAM_reg_7296_7359_18_20_n_0;
  wire RAM_reg_7296_7359_18_20_n_1;
  wire RAM_reg_7296_7359_18_20_n_2;
  wire RAM_reg_7296_7359_21_21_n_0;
  wire RAM_reg_7296_7359_3_5_n_0;
  wire RAM_reg_7296_7359_3_5_n_1;
  wire RAM_reg_7296_7359_3_5_n_2;
  wire RAM_reg_7296_7359_6_8_n_0;
  wire RAM_reg_7296_7359_6_8_n_1;
  wire RAM_reg_7296_7359_6_8_n_2;
  wire RAM_reg_7296_7359_9_11_n_0;
  wire RAM_reg_7296_7359_9_11_n_1;
  wire RAM_reg_7296_7359_9_11_n_2;
  wire RAM_reg_7360_7423_0_2_n_0;
  wire RAM_reg_7360_7423_0_2_n_1;
  wire RAM_reg_7360_7423_0_2_n_2;
  wire RAM_reg_7360_7423_12_14_n_0;
  wire RAM_reg_7360_7423_12_14_n_1;
  wire RAM_reg_7360_7423_12_14_n_2;
  wire RAM_reg_7360_7423_15_17_n_0;
  wire RAM_reg_7360_7423_15_17_n_1;
  wire RAM_reg_7360_7423_15_17_n_2;
  wire RAM_reg_7360_7423_18_20_n_0;
  wire RAM_reg_7360_7423_18_20_n_1;
  wire RAM_reg_7360_7423_18_20_n_2;
  wire RAM_reg_7360_7423_21_21_n_0;
  wire RAM_reg_7360_7423_3_5_n_0;
  wire RAM_reg_7360_7423_3_5_n_1;
  wire RAM_reg_7360_7423_3_5_n_2;
  wire RAM_reg_7360_7423_6_8_n_0;
  wire RAM_reg_7360_7423_6_8_n_1;
  wire RAM_reg_7360_7423_6_8_n_2;
  wire RAM_reg_7360_7423_9_11_n_0;
  wire RAM_reg_7360_7423_9_11_n_1;
  wire RAM_reg_7360_7423_9_11_n_2;
  wire RAM_reg_7424_7487_0_2_n_0;
  wire RAM_reg_7424_7487_0_2_n_1;
  wire RAM_reg_7424_7487_0_2_n_2;
  wire RAM_reg_7424_7487_12_14_n_0;
  wire RAM_reg_7424_7487_12_14_n_1;
  wire RAM_reg_7424_7487_12_14_n_2;
  wire RAM_reg_7424_7487_15_17_n_0;
  wire RAM_reg_7424_7487_15_17_n_1;
  wire RAM_reg_7424_7487_15_17_n_2;
  wire RAM_reg_7424_7487_18_20_n_0;
  wire RAM_reg_7424_7487_18_20_n_1;
  wire RAM_reg_7424_7487_18_20_n_2;
  wire RAM_reg_7424_7487_21_21_n_0;
  wire RAM_reg_7424_7487_3_5_n_0;
  wire RAM_reg_7424_7487_3_5_n_1;
  wire RAM_reg_7424_7487_3_5_n_2;
  wire RAM_reg_7424_7487_6_8_n_0;
  wire RAM_reg_7424_7487_6_8_n_1;
  wire RAM_reg_7424_7487_6_8_n_2;
  wire RAM_reg_7424_7487_9_11_n_0;
  wire RAM_reg_7424_7487_9_11_n_1;
  wire RAM_reg_7424_7487_9_11_n_2;
  wire RAM_reg_7488_7551_0_2_n_0;
  wire RAM_reg_7488_7551_0_2_n_1;
  wire RAM_reg_7488_7551_0_2_n_2;
  wire RAM_reg_7488_7551_12_14_n_0;
  wire RAM_reg_7488_7551_12_14_n_1;
  wire RAM_reg_7488_7551_12_14_n_2;
  wire RAM_reg_7488_7551_15_17_n_0;
  wire RAM_reg_7488_7551_15_17_n_1;
  wire RAM_reg_7488_7551_15_17_n_2;
  wire RAM_reg_7488_7551_18_20_n_0;
  wire RAM_reg_7488_7551_18_20_n_1;
  wire RAM_reg_7488_7551_18_20_n_2;
  wire RAM_reg_7488_7551_21_21_n_0;
  wire RAM_reg_7488_7551_3_5_n_0;
  wire RAM_reg_7488_7551_3_5_n_1;
  wire RAM_reg_7488_7551_3_5_n_2;
  wire RAM_reg_7488_7551_6_8_n_0;
  wire RAM_reg_7488_7551_6_8_n_1;
  wire RAM_reg_7488_7551_6_8_n_2;
  wire RAM_reg_7488_7551_9_11_n_0;
  wire RAM_reg_7488_7551_9_11_n_1;
  wire RAM_reg_7488_7551_9_11_n_2;
  wire RAM_reg_7552_7615_0_2_n_0;
  wire RAM_reg_7552_7615_0_2_n_1;
  wire RAM_reg_7552_7615_0_2_n_2;
  wire RAM_reg_7552_7615_12_14_n_0;
  wire RAM_reg_7552_7615_12_14_n_1;
  wire RAM_reg_7552_7615_12_14_n_2;
  wire RAM_reg_7552_7615_15_17_n_0;
  wire RAM_reg_7552_7615_15_17_n_1;
  wire RAM_reg_7552_7615_15_17_n_2;
  wire RAM_reg_7552_7615_18_20_n_0;
  wire RAM_reg_7552_7615_18_20_n_1;
  wire RAM_reg_7552_7615_18_20_n_2;
  wire RAM_reg_7552_7615_21_21_n_0;
  wire RAM_reg_7552_7615_3_5_n_0;
  wire RAM_reg_7552_7615_3_5_n_1;
  wire RAM_reg_7552_7615_3_5_n_2;
  wire RAM_reg_7552_7615_6_8_n_0;
  wire RAM_reg_7552_7615_6_8_n_1;
  wire RAM_reg_7552_7615_6_8_n_2;
  wire RAM_reg_7552_7615_9_11_n_0;
  wire RAM_reg_7552_7615_9_11_n_1;
  wire RAM_reg_7552_7615_9_11_n_2;
  wire RAM_reg_7616_7679_0_2_n_0;
  wire RAM_reg_7616_7679_0_2_n_1;
  wire RAM_reg_7616_7679_0_2_n_2;
  wire RAM_reg_7616_7679_12_14_n_0;
  wire RAM_reg_7616_7679_12_14_n_1;
  wire RAM_reg_7616_7679_12_14_n_2;
  wire RAM_reg_7616_7679_15_17_n_0;
  wire RAM_reg_7616_7679_15_17_n_1;
  wire RAM_reg_7616_7679_15_17_n_2;
  wire RAM_reg_7616_7679_18_20_n_0;
  wire RAM_reg_7616_7679_18_20_n_1;
  wire RAM_reg_7616_7679_18_20_n_2;
  wire RAM_reg_7616_7679_21_21_n_0;
  wire RAM_reg_7616_7679_3_5_n_0;
  wire RAM_reg_7616_7679_3_5_n_1;
  wire RAM_reg_7616_7679_3_5_n_2;
  wire RAM_reg_7616_7679_6_8_n_0;
  wire RAM_reg_7616_7679_6_8_n_1;
  wire RAM_reg_7616_7679_6_8_n_2;
  wire RAM_reg_7616_7679_9_11_n_0;
  wire RAM_reg_7616_7679_9_11_n_1;
  wire RAM_reg_7616_7679_9_11_n_2;
  wire RAM_reg_7680_7743_0_2_n_0;
  wire RAM_reg_7680_7743_0_2_n_1;
  wire RAM_reg_7680_7743_0_2_n_2;
  wire RAM_reg_7680_7743_12_14_n_0;
  wire RAM_reg_7680_7743_12_14_n_1;
  wire RAM_reg_7680_7743_12_14_n_2;
  wire RAM_reg_7680_7743_15_17_n_0;
  wire RAM_reg_7680_7743_15_17_n_1;
  wire RAM_reg_7680_7743_15_17_n_2;
  wire RAM_reg_7680_7743_18_20_n_0;
  wire RAM_reg_7680_7743_18_20_n_1;
  wire RAM_reg_7680_7743_18_20_n_2;
  wire RAM_reg_7680_7743_21_21_n_0;
  wire RAM_reg_7680_7743_3_5_n_0;
  wire RAM_reg_7680_7743_3_5_n_1;
  wire RAM_reg_7680_7743_3_5_n_2;
  wire RAM_reg_7680_7743_6_8_n_0;
  wire RAM_reg_7680_7743_6_8_n_1;
  wire RAM_reg_7680_7743_6_8_n_2;
  wire RAM_reg_7680_7743_9_11_n_0;
  wire RAM_reg_7680_7743_9_11_n_1;
  wire RAM_reg_7680_7743_9_11_n_2;
  wire RAM_reg_768_831_0_2_n_0;
  wire RAM_reg_768_831_0_2_n_1;
  wire RAM_reg_768_831_0_2_n_2;
  wire RAM_reg_768_831_12_14_n_0;
  wire RAM_reg_768_831_12_14_n_1;
  wire RAM_reg_768_831_12_14_n_2;
  wire RAM_reg_768_831_15_17_n_0;
  wire RAM_reg_768_831_15_17_n_1;
  wire RAM_reg_768_831_15_17_n_2;
  wire RAM_reg_768_831_18_20_n_0;
  wire RAM_reg_768_831_18_20_n_1;
  wire RAM_reg_768_831_18_20_n_2;
  wire RAM_reg_768_831_21_21_n_0;
  wire RAM_reg_768_831_3_5_n_0;
  wire RAM_reg_768_831_3_5_n_1;
  wire RAM_reg_768_831_3_5_n_2;
  wire RAM_reg_768_831_6_8_n_0;
  wire RAM_reg_768_831_6_8_n_1;
  wire RAM_reg_768_831_6_8_n_2;
  wire RAM_reg_768_831_9_11_n_0;
  wire RAM_reg_768_831_9_11_n_1;
  wire RAM_reg_768_831_9_11_n_2;
  wire RAM_reg_7744_7807_0_2_n_0;
  wire RAM_reg_7744_7807_0_2_n_1;
  wire RAM_reg_7744_7807_0_2_n_2;
  wire RAM_reg_7744_7807_12_14_n_0;
  wire RAM_reg_7744_7807_12_14_n_1;
  wire RAM_reg_7744_7807_12_14_n_2;
  wire RAM_reg_7744_7807_15_17_n_0;
  wire RAM_reg_7744_7807_15_17_n_1;
  wire RAM_reg_7744_7807_15_17_n_2;
  wire RAM_reg_7744_7807_18_20_n_0;
  wire RAM_reg_7744_7807_18_20_n_1;
  wire RAM_reg_7744_7807_18_20_n_2;
  wire RAM_reg_7744_7807_21_21_n_0;
  wire RAM_reg_7744_7807_3_5_n_0;
  wire RAM_reg_7744_7807_3_5_n_1;
  wire RAM_reg_7744_7807_3_5_n_2;
  wire RAM_reg_7744_7807_6_8_n_0;
  wire RAM_reg_7744_7807_6_8_n_1;
  wire RAM_reg_7744_7807_6_8_n_2;
  wire RAM_reg_7744_7807_9_11_n_0;
  wire RAM_reg_7744_7807_9_11_n_1;
  wire RAM_reg_7744_7807_9_11_n_2;
  wire RAM_reg_7808_7871_0_2_n_0;
  wire RAM_reg_7808_7871_0_2_n_1;
  wire RAM_reg_7808_7871_0_2_n_2;
  wire RAM_reg_7808_7871_12_14_n_0;
  wire RAM_reg_7808_7871_12_14_n_1;
  wire RAM_reg_7808_7871_12_14_n_2;
  wire RAM_reg_7808_7871_15_17_n_0;
  wire RAM_reg_7808_7871_15_17_n_1;
  wire RAM_reg_7808_7871_15_17_n_2;
  wire RAM_reg_7808_7871_18_20_n_0;
  wire RAM_reg_7808_7871_18_20_n_1;
  wire RAM_reg_7808_7871_18_20_n_2;
  wire RAM_reg_7808_7871_21_21_n_0;
  wire RAM_reg_7808_7871_3_5_n_0;
  wire RAM_reg_7808_7871_3_5_n_1;
  wire RAM_reg_7808_7871_3_5_n_2;
  wire RAM_reg_7808_7871_6_8_n_0;
  wire RAM_reg_7808_7871_6_8_n_1;
  wire RAM_reg_7808_7871_6_8_n_2;
  wire RAM_reg_7808_7871_9_11_n_0;
  wire RAM_reg_7808_7871_9_11_n_1;
  wire RAM_reg_7808_7871_9_11_n_2;
  wire RAM_reg_7872_7935_0_2_n_0;
  wire RAM_reg_7872_7935_0_2_n_1;
  wire RAM_reg_7872_7935_0_2_n_2;
  wire RAM_reg_7872_7935_12_14_n_0;
  wire RAM_reg_7872_7935_12_14_n_1;
  wire RAM_reg_7872_7935_12_14_n_2;
  wire RAM_reg_7872_7935_15_17_n_0;
  wire RAM_reg_7872_7935_15_17_n_1;
  wire RAM_reg_7872_7935_15_17_n_2;
  wire RAM_reg_7872_7935_18_20_n_0;
  wire RAM_reg_7872_7935_18_20_n_1;
  wire RAM_reg_7872_7935_18_20_n_2;
  wire RAM_reg_7872_7935_21_21_n_0;
  wire RAM_reg_7872_7935_3_5_n_0;
  wire RAM_reg_7872_7935_3_5_n_1;
  wire RAM_reg_7872_7935_3_5_n_2;
  wire RAM_reg_7872_7935_6_8_n_0;
  wire RAM_reg_7872_7935_6_8_n_1;
  wire RAM_reg_7872_7935_6_8_n_2;
  wire RAM_reg_7872_7935_9_11_n_0;
  wire RAM_reg_7872_7935_9_11_n_1;
  wire RAM_reg_7872_7935_9_11_n_2;
  wire RAM_reg_7936_7999_0_2_n_0;
  wire RAM_reg_7936_7999_0_2_n_1;
  wire RAM_reg_7936_7999_0_2_n_2;
  wire RAM_reg_7936_7999_12_14_n_0;
  wire RAM_reg_7936_7999_12_14_n_1;
  wire RAM_reg_7936_7999_12_14_n_2;
  wire RAM_reg_7936_7999_15_17_n_0;
  wire RAM_reg_7936_7999_15_17_n_1;
  wire RAM_reg_7936_7999_15_17_n_2;
  wire RAM_reg_7936_7999_18_20_n_0;
  wire RAM_reg_7936_7999_18_20_n_1;
  wire RAM_reg_7936_7999_18_20_n_2;
  wire RAM_reg_7936_7999_21_21_n_0;
  wire RAM_reg_7936_7999_3_5_n_0;
  wire RAM_reg_7936_7999_3_5_n_1;
  wire RAM_reg_7936_7999_3_5_n_2;
  wire RAM_reg_7936_7999_6_8_n_0;
  wire RAM_reg_7936_7999_6_8_n_1;
  wire RAM_reg_7936_7999_6_8_n_2;
  wire RAM_reg_7936_7999_9_11_n_0;
  wire RAM_reg_7936_7999_9_11_n_1;
  wire RAM_reg_7936_7999_9_11_n_2;
  wire RAM_reg_8000_8063_0_2_n_0;
  wire RAM_reg_8000_8063_0_2_n_1;
  wire RAM_reg_8000_8063_0_2_n_2;
  wire RAM_reg_8000_8063_12_14_n_0;
  wire RAM_reg_8000_8063_12_14_n_1;
  wire RAM_reg_8000_8063_12_14_n_2;
  wire RAM_reg_8000_8063_15_17_n_0;
  wire RAM_reg_8000_8063_15_17_n_1;
  wire RAM_reg_8000_8063_15_17_n_2;
  wire RAM_reg_8000_8063_18_20_n_0;
  wire RAM_reg_8000_8063_18_20_n_1;
  wire RAM_reg_8000_8063_18_20_n_2;
  wire RAM_reg_8000_8063_21_21_n_0;
  wire RAM_reg_8000_8063_3_5_n_0;
  wire RAM_reg_8000_8063_3_5_n_1;
  wire RAM_reg_8000_8063_3_5_n_2;
  wire RAM_reg_8000_8063_6_8_n_0;
  wire RAM_reg_8000_8063_6_8_n_1;
  wire RAM_reg_8000_8063_6_8_n_2;
  wire RAM_reg_8000_8063_9_11_n_0;
  wire RAM_reg_8000_8063_9_11_n_1;
  wire RAM_reg_8000_8063_9_11_n_2;
  wire RAM_reg_8064_8127_0_2_n_0;
  wire RAM_reg_8064_8127_0_2_n_1;
  wire RAM_reg_8064_8127_0_2_n_2;
  wire RAM_reg_8064_8127_12_14_n_0;
  wire RAM_reg_8064_8127_12_14_n_1;
  wire RAM_reg_8064_8127_12_14_n_2;
  wire RAM_reg_8064_8127_15_17_n_0;
  wire RAM_reg_8064_8127_15_17_n_1;
  wire RAM_reg_8064_8127_15_17_n_2;
  wire RAM_reg_8064_8127_18_20_n_0;
  wire RAM_reg_8064_8127_18_20_n_1;
  wire RAM_reg_8064_8127_18_20_n_2;
  wire RAM_reg_8064_8127_21_21_n_0;
  wire RAM_reg_8064_8127_3_5_n_0;
  wire RAM_reg_8064_8127_3_5_n_1;
  wire RAM_reg_8064_8127_3_5_n_2;
  wire RAM_reg_8064_8127_6_8_n_0;
  wire RAM_reg_8064_8127_6_8_n_1;
  wire RAM_reg_8064_8127_6_8_n_2;
  wire RAM_reg_8064_8127_9_11_n_0;
  wire RAM_reg_8064_8127_9_11_n_1;
  wire RAM_reg_8064_8127_9_11_n_2;
  wire RAM_reg_8128_8191_0_2_n_0;
  wire RAM_reg_8128_8191_0_2_n_1;
  wire RAM_reg_8128_8191_0_2_n_2;
  wire RAM_reg_8128_8191_12_14_n_0;
  wire RAM_reg_8128_8191_12_14_n_1;
  wire RAM_reg_8128_8191_12_14_n_2;
  wire RAM_reg_8128_8191_15_17_n_0;
  wire RAM_reg_8128_8191_15_17_n_1;
  wire RAM_reg_8128_8191_15_17_n_2;
  wire RAM_reg_8128_8191_18_20_n_0;
  wire RAM_reg_8128_8191_18_20_n_1;
  wire RAM_reg_8128_8191_18_20_n_2;
  wire RAM_reg_8128_8191_21_21_n_0;
  wire RAM_reg_8128_8191_3_5_n_0;
  wire RAM_reg_8128_8191_3_5_n_1;
  wire RAM_reg_8128_8191_3_5_n_2;
  wire RAM_reg_8128_8191_6_8_n_0;
  wire RAM_reg_8128_8191_6_8_n_1;
  wire RAM_reg_8128_8191_6_8_n_2;
  wire RAM_reg_8128_8191_9_11_n_0;
  wire RAM_reg_8128_8191_9_11_n_1;
  wire RAM_reg_8128_8191_9_11_n_2;
  wire RAM_reg_832_895_0_2_n_0;
  wire RAM_reg_832_895_0_2_n_1;
  wire RAM_reg_832_895_0_2_n_2;
  wire RAM_reg_832_895_12_14_n_0;
  wire RAM_reg_832_895_12_14_n_1;
  wire RAM_reg_832_895_12_14_n_2;
  wire RAM_reg_832_895_15_17_n_0;
  wire RAM_reg_832_895_15_17_n_1;
  wire RAM_reg_832_895_15_17_n_2;
  wire RAM_reg_832_895_18_20_n_0;
  wire RAM_reg_832_895_18_20_n_1;
  wire RAM_reg_832_895_18_20_n_2;
  wire RAM_reg_832_895_21_21_n_0;
  wire RAM_reg_832_895_3_5_n_0;
  wire RAM_reg_832_895_3_5_n_1;
  wire RAM_reg_832_895_3_5_n_2;
  wire RAM_reg_832_895_6_8_n_0;
  wire RAM_reg_832_895_6_8_n_1;
  wire RAM_reg_832_895_6_8_n_2;
  wire RAM_reg_832_895_9_11_n_0;
  wire RAM_reg_832_895_9_11_n_1;
  wire RAM_reg_832_895_9_11_n_2;
  wire RAM_reg_896_959_0_2_n_0;
  wire RAM_reg_896_959_0_2_n_1;
  wire RAM_reg_896_959_0_2_n_2;
  wire RAM_reg_896_959_12_14_n_0;
  wire RAM_reg_896_959_12_14_n_1;
  wire RAM_reg_896_959_12_14_n_2;
  wire RAM_reg_896_959_15_17_n_0;
  wire RAM_reg_896_959_15_17_n_1;
  wire RAM_reg_896_959_15_17_n_2;
  wire RAM_reg_896_959_18_20_n_0;
  wire RAM_reg_896_959_18_20_n_1;
  wire RAM_reg_896_959_18_20_n_2;
  wire RAM_reg_896_959_21_21_n_0;
  wire RAM_reg_896_959_3_5_n_0;
  wire RAM_reg_896_959_3_5_n_1;
  wire RAM_reg_896_959_3_5_n_2;
  wire RAM_reg_896_959_6_8_n_0;
  wire RAM_reg_896_959_6_8_n_1;
  wire RAM_reg_896_959_6_8_n_2;
  wire RAM_reg_896_959_9_11_n_0;
  wire RAM_reg_896_959_9_11_n_1;
  wire RAM_reg_896_959_9_11_n_2;
  wire RAM_reg_960_1023_0_2_n_0;
  wire RAM_reg_960_1023_0_2_n_1;
  wire RAM_reg_960_1023_0_2_n_2;
  wire RAM_reg_960_1023_12_14_n_0;
  wire RAM_reg_960_1023_12_14_n_1;
  wire RAM_reg_960_1023_12_14_n_2;
  wire RAM_reg_960_1023_15_17_n_0;
  wire RAM_reg_960_1023_15_17_n_1;
  wire RAM_reg_960_1023_15_17_n_2;
  wire RAM_reg_960_1023_18_20_n_0;
  wire RAM_reg_960_1023_18_20_n_1;
  wire RAM_reg_960_1023_18_20_n_2;
  wire RAM_reg_960_1023_21_21_n_0;
  wire RAM_reg_960_1023_3_5_n_0;
  wire RAM_reg_960_1023_3_5_n_1;
  wire RAM_reg_960_1023_3_5_n_2;
  wire RAM_reg_960_1023_6_8_n_0;
  wire RAM_reg_960_1023_6_8_n_1;
  wire RAM_reg_960_1023_6_8_n_2;
  wire RAM_reg_960_1023_9_11_n_0;
  wire RAM_reg_960_1023_9_11_n_1;
  wire RAM_reg_960_1023_9_11_n_2;
  wire [0:0]SR;
  wire [20:0]fg_rxd_wr_length;
  wire \gc1.count_d2_reg[0]_rep ;
  wire [12:0]\gc1.count_d2_reg[12] ;
  wire \gc1.count_d2_reg[1]_rep ;
  wire \gc1.count_d2_reg[2]_rep ;
  wire \gc1.count_d2_reg[3]_rep ;
  wire \gc1.count_d2_reg[4]_rep ;
  wire \gc1.count_d2_reg[5]_rep ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__1 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__10 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__11 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__12 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__13 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__14 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__15 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__16 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__17 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__18 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__19 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__2 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__20 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__21 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__22 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__23 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__24 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__25 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__26 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__27 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__3 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__4 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__5 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__6 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__7 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__8 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__9 ;
  wire \gc1.count_d2_reg[6]_rep ;
  wire \gc1.count_d2_reg[6]_rep__0 ;
  wire \gc1.count_d2_reg[6]_rep__1 ;
  wire \gc1.count_d2_reg[6]_rep__2 ;
  wire \gc1.count_d2_reg[6]_rep__3 ;
  wire \gc1.count_d2_reg[7]_rep ;
  wire \gc1.count_d2_reg[7]_rep__0 ;
  wire \gc1.count_d2_reg[7]_rep__1 ;
  wire \gc1.count_d2_reg[7]_rep__2 ;
  wire \gc1.count_d2_reg[7]_rep__3 ;
  wire \gc1.count_d2_reg[8]_rep ;
  wire \gc1.count_d2_reg[8]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[0]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[0]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[10] ;
  wire \gcc0.gc0.count_d1_reg[10]_0 ;
  wire \gcc0.gc0.count_d1_reg[10]_1 ;
  wire \gcc0.gc0.count_d1_reg[10]_10 ;
  wire \gcc0.gc0.count_d1_reg[10]_11 ;
  wire \gcc0.gc0.count_d1_reg[10]_12 ;
  wire \gcc0.gc0.count_d1_reg[10]_13 ;
  wire \gcc0.gc0.count_d1_reg[10]_14 ;
  wire \gcc0.gc0.count_d1_reg[10]_15 ;
  wire \gcc0.gc0.count_d1_reg[10]_16 ;
  wire \gcc0.gc0.count_d1_reg[10]_2 ;
  wire \gcc0.gc0.count_d1_reg[10]_3 ;
  wire \gcc0.gc0.count_d1_reg[10]_4 ;
  wire \gcc0.gc0.count_d1_reg[10]_5 ;
  wire \gcc0.gc0.count_d1_reg[10]_6 ;
  wire \gcc0.gc0.count_d1_reg[10]_7 ;
  wire \gcc0.gc0.count_d1_reg[10]_8 ;
  wire \gcc0.gc0.count_d1_reg[10]_9 ;
  wire \gcc0.gc0.count_d1_reg[11] ;
  wire \gcc0.gc0.count_d1_reg[11]_0 ;
  wire \gcc0.gc0.count_d1_reg[11]_1 ;
  wire \gcc0.gc0.count_d1_reg[11]_10 ;
  wire \gcc0.gc0.count_d1_reg[11]_11 ;
  wire \gcc0.gc0.count_d1_reg[11]_12 ;
  wire \gcc0.gc0.count_d1_reg[11]_13 ;
  wire \gcc0.gc0.count_d1_reg[11]_14 ;
  wire \gcc0.gc0.count_d1_reg[11]_15 ;
  wire \gcc0.gc0.count_d1_reg[11]_16 ;
  wire \gcc0.gc0.count_d1_reg[11]_17 ;
  wire \gcc0.gc0.count_d1_reg[11]_18 ;
  wire \gcc0.gc0.count_d1_reg[11]_19 ;
  wire \gcc0.gc0.count_d1_reg[11]_2 ;
  wire \gcc0.gc0.count_d1_reg[11]_20 ;
  wire \gcc0.gc0.count_d1_reg[11]_21 ;
  wire \gcc0.gc0.count_d1_reg[11]_3 ;
  wire \gcc0.gc0.count_d1_reg[11]_4 ;
  wire \gcc0.gc0.count_d1_reg[11]_5 ;
  wire \gcc0.gc0.count_d1_reg[11]_6 ;
  wire \gcc0.gc0.count_d1_reg[11]_7 ;
  wire \gcc0.gc0.count_d1_reg[11]_8 ;
  wire \gcc0.gc0.count_d1_reg[11]_9 ;
  wire \gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_d1_reg[12]_10 ;
  wire \gcc0.gc0.count_d1_reg[12]_11 ;
  wire \gcc0.gc0.count_d1_reg[12]_12 ;
  wire \gcc0.gc0.count_d1_reg[12]_13 ;
  wire \gcc0.gc0.count_d1_reg[12]_14 ;
  wire \gcc0.gc0.count_d1_reg[12]_15 ;
  wire \gcc0.gc0.count_d1_reg[12]_16 ;
  wire \gcc0.gc0.count_d1_reg[12]_17 ;
  wire \gcc0.gc0.count_d1_reg[12]_18 ;
  wire \gcc0.gc0.count_d1_reg[12]_19 ;
  wire \gcc0.gc0.count_d1_reg[12]_2 ;
  wire \gcc0.gc0.count_d1_reg[12]_20 ;
  wire \gcc0.gc0.count_d1_reg[12]_21 ;
  wire \gcc0.gc0.count_d1_reg[12]_22 ;
  wire \gcc0.gc0.count_d1_reg[12]_23 ;
  wire \gcc0.gc0.count_d1_reg[12]_24 ;
  wire \gcc0.gc0.count_d1_reg[12]_25 ;
  wire \gcc0.gc0.count_d1_reg[12]_26 ;
  wire \gcc0.gc0.count_d1_reg[12]_27 ;
  wire \gcc0.gc0.count_d1_reg[12]_28 ;
  wire \gcc0.gc0.count_d1_reg[12]_29 ;
  wire \gcc0.gc0.count_d1_reg[12]_3 ;
  wire \gcc0.gc0.count_d1_reg[12]_30 ;
  wire \gcc0.gc0.count_d1_reg[12]_31 ;
  wire \gcc0.gc0.count_d1_reg[12]_32 ;
  wire \gcc0.gc0.count_d1_reg[12]_4 ;
  wire \gcc0.gc0.count_d1_reg[12]_5 ;
  wire \gcc0.gc0.count_d1_reg[12]_6 ;
  wire \gcc0.gc0.count_d1_reg[12]_7 ;
  wire \gcc0.gc0.count_d1_reg[12]_8 ;
  wire \gcc0.gc0.count_d1_reg[12]_9 ;
  wire \gcc0.gc0.count_d1_reg[1]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[1]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[2]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[2]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[3]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[3]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[4]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[4]_rep__13 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__0 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__1 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__10 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__11 ;
  wire \gcc0.gc0.count_d1_reg[5]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[5]_rep__13 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__2 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__3 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__4 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__5 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__6 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__7 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__8 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__9 ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[7]_0 ;
  wire \gcc0.gc0.count_d1_reg[7]_1 ;
  wire \gcc0.gc0.count_d1_reg[7]_2 ;
  wire \gcc0.gc0.count_d1_reg[7]_3 ;
  wire \gcc0.gc0.count_d1_reg[7]_4 ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[8]_0 ;
  wire \gcc0.gc0.count_d1_reg[8]_1 ;
  wire \gcc0.gc0.count_d1_reg[8]_10 ;
  wire \gcc0.gc0.count_d1_reg[8]_11 ;
  wire \gcc0.gc0.count_d1_reg[8]_12 ;
  wire \gcc0.gc0.count_d1_reg[8]_13 ;
  wire \gcc0.gc0.count_d1_reg[8]_14 ;
  wire \gcc0.gc0.count_d1_reg[8]_15 ;
  wire \gcc0.gc0.count_d1_reg[8]_16 ;
  wire \gcc0.gc0.count_d1_reg[8]_17 ;
  wire \gcc0.gc0.count_d1_reg[8]_18 ;
  wire \gcc0.gc0.count_d1_reg[8]_19 ;
  wire \gcc0.gc0.count_d1_reg[8]_2 ;
  wire \gcc0.gc0.count_d1_reg[8]_20 ;
  wire \gcc0.gc0.count_d1_reg[8]_21 ;
  wire \gcc0.gc0.count_d1_reg[8]_22 ;
  wire \gcc0.gc0.count_d1_reg[8]_3 ;
  wire \gcc0.gc0.count_d1_reg[8]_4 ;
  wire \gcc0.gc0.count_d1_reg[8]_5 ;
  wire \gcc0.gc0.count_d1_reg[8]_6 ;
  wire \gcc0.gc0.count_d1_reg[8]_7 ;
  wire \gcc0.gc0.count_d1_reg[8]_8 ;
  wire \gcc0.gc0.count_d1_reg[8]_9 ;
  wire \gcc0.gc0.count_d1_reg[9] ;
  wire \gcc0.gc0.count_d1_reg[9]_0 ;
  wire \gcc0.gc0.count_d1_reg[9]_1 ;
  wire \gcc0.gc0.count_d1_reg[9]_10 ;
  wire \gcc0.gc0.count_d1_reg[9]_11 ;
  wire \gcc0.gc0.count_d1_reg[9]_12 ;
  wire \gcc0.gc0.count_d1_reg[9]_13 ;
  wire \gcc0.gc0.count_d1_reg[9]_14 ;
  wire \gcc0.gc0.count_d1_reg[9]_15 ;
  wire \gcc0.gc0.count_d1_reg[9]_16 ;
  wire \gcc0.gc0.count_d1_reg[9]_17 ;
  wire \gcc0.gc0.count_d1_reg[9]_18 ;
  wire \gcc0.gc0.count_d1_reg[9]_19 ;
  wire \gcc0.gc0.count_d1_reg[9]_2 ;
  wire \gcc0.gc0.count_d1_reg[9]_3 ;
  wire \gcc0.gc0.count_d1_reg[9]_4 ;
  wire \gcc0.gc0.count_d1_reg[9]_5 ;
  wire \gcc0.gc0.count_d1_reg[9]_6 ;
  wire \gcc0.gc0.count_d1_reg[9]_7 ;
  wire \gcc0.gc0.count_d1_reg[9]_8 ;
  wire \gcc0.gc0.count_d1_reg[9]_9 ;
  wire [21:0]\goreg_dm.dout_i_reg[21] ;
  wire \gpr1.dout_i[0]_i_28_n_0 ;
  wire \gpr1.dout_i[0]_i_29_n_0 ;
  wire \gpr1.dout_i[0]_i_2_n_0 ;
  wire \gpr1.dout_i[0]_i_30_n_0 ;
  wire \gpr1.dout_i[0]_i_31_n_0 ;
  wire \gpr1.dout_i[0]_i_32_n_0 ;
  wire \gpr1.dout_i[0]_i_33_n_0 ;
  wire \gpr1.dout_i[0]_i_34_n_0 ;
  wire \gpr1.dout_i[0]_i_35_n_0 ;
  wire \gpr1.dout_i[0]_i_36_n_0 ;
  wire \gpr1.dout_i[0]_i_37_n_0 ;
  wire \gpr1.dout_i[0]_i_38_n_0 ;
  wire \gpr1.dout_i[0]_i_39_n_0 ;
  wire \gpr1.dout_i[0]_i_3_n_0 ;
  wire \gpr1.dout_i[0]_i_40_n_0 ;
  wire \gpr1.dout_i[0]_i_41_n_0 ;
  wire \gpr1.dout_i[0]_i_42_n_0 ;
  wire \gpr1.dout_i[0]_i_43_n_0 ;
  wire \gpr1.dout_i[0]_i_44_n_0 ;
  wire \gpr1.dout_i[0]_i_45_n_0 ;
  wire \gpr1.dout_i[0]_i_46_n_0 ;
  wire \gpr1.dout_i[0]_i_47_n_0 ;
  wire \gpr1.dout_i[0]_i_48_n_0 ;
  wire \gpr1.dout_i[0]_i_49_n_0 ;
  wire \gpr1.dout_i[0]_i_50_n_0 ;
  wire \gpr1.dout_i[0]_i_51_n_0 ;
  wire \gpr1.dout_i[0]_i_52_n_0 ;
  wire \gpr1.dout_i[0]_i_53_n_0 ;
  wire \gpr1.dout_i[0]_i_54_n_0 ;
  wire \gpr1.dout_i[0]_i_55_n_0 ;
  wire \gpr1.dout_i[0]_i_56_n_0 ;
  wire \gpr1.dout_i[0]_i_57_n_0 ;
  wire \gpr1.dout_i[0]_i_58_n_0 ;
  wire \gpr1.dout_i[0]_i_59_n_0 ;
  wire \gpr1.dout_i[10]_i_28_n_0 ;
  wire \gpr1.dout_i[10]_i_29_n_0 ;
  wire \gpr1.dout_i[10]_i_2_n_0 ;
  wire \gpr1.dout_i[10]_i_30_n_0 ;
  wire \gpr1.dout_i[10]_i_31_n_0 ;
  wire \gpr1.dout_i[10]_i_32_n_0 ;
  wire \gpr1.dout_i[10]_i_33_n_0 ;
  wire \gpr1.dout_i[10]_i_34_n_0 ;
  wire \gpr1.dout_i[10]_i_35_n_0 ;
  wire \gpr1.dout_i[10]_i_36_n_0 ;
  wire \gpr1.dout_i[10]_i_37_n_0 ;
  wire \gpr1.dout_i[10]_i_38_n_0 ;
  wire \gpr1.dout_i[10]_i_39_n_0 ;
  wire \gpr1.dout_i[10]_i_3_n_0 ;
  wire \gpr1.dout_i[10]_i_40_n_0 ;
  wire \gpr1.dout_i[10]_i_41_n_0 ;
  wire \gpr1.dout_i[10]_i_42_n_0 ;
  wire \gpr1.dout_i[10]_i_43_n_0 ;
  wire \gpr1.dout_i[10]_i_44_n_0 ;
  wire \gpr1.dout_i[10]_i_45_n_0 ;
  wire \gpr1.dout_i[10]_i_46_n_0 ;
  wire \gpr1.dout_i[10]_i_47_n_0 ;
  wire \gpr1.dout_i[10]_i_48_n_0 ;
  wire \gpr1.dout_i[10]_i_49_n_0 ;
  wire \gpr1.dout_i[10]_i_50_n_0 ;
  wire \gpr1.dout_i[10]_i_51_n_0 ;
  wire \gpr1.dout_i[10]_i_52_n_0 ;
  wire \gpr1.dout_i[10]_i_53_n_0 ;
  wire \gpr1.dout_i[10]_i_54_n_0 ;
  wire \gpr1.dout_i[10]_i_55_n_0 ;
  wire \gpr1.dout_i[10]_i_56_n_0 ;
  wire \gpr1.dout_i[10]_i_57_n_0 ;
  wire \gpr1.dout_i[10]_i_58_n_0 ;
  wire \gpr1.dout_i[10]_i_59_n_0 ;
  wire \gpr1.dout_i[11]_i_28_n_0 ;
  wire \gpr1.dout_i[11]_i_29_n_0 ;
  wire \gpr1.dout_i[11]_i_2_n_0 ;
  wire \gpr1.dout_i[11]_i_30_n_0 ;
  wire \gpr1.dout_i[11]_i_31_n_0 ;
  wire \gpr1.dout_i[11]_i_32_n_0 ;
  wire \gpr1.dout_i[11]_i_33_n_0 ;
  wire \gpr1.dout_i[11]_i_34_n_0 ;
  wire \gpr1.dout_i[11]_i_35_n_0 ;
  wire \gpr1.dout_i[11]_i_36_n_0 ;
  wire \gpr1.dout_i[11]_i_37_n_0 ;
  wire \gpr1.dout_i[11]_i_38_n_0 ;
  wire \gpr1.dout_i[11]_i_39_n_0 ;
  wire \gpr1.dout_i[11]_i_3_n_0 ;
  wire \gpr1.dout_i[11]_i_40_n_0 ;
  wire \gpr1.dout_i[11]_i_41_n_0 ;
  wire \gpr1.dout_i[11]_i_42_n_0 ;
  wire \gpr1.dout_i[11]_i_43_n_0 ;
  wire \gpr1.dout_i[11]_i_44_n_0 ;
  wire \gpr1.dout_i[11]_i_45_n_0 ;
  wire \gpr1.dout_i[11]_i_46_n_0 ;
  wire \gpr1.dout_i[11]_i_47_n_0 ;
  wire \gpr1.dout_i[11]_i_48_n_0 ;
  wire \gpr1.dout_i[11]_i_49_n_0 ;
  wire \gpr1.dout_i[11]_i_50_n_0 ;
  wire \gpr1.dout_i[11]_i_51_n_0 ;
  wire \gpr1.dout_i[11]_i_52_n_0 ;
  wire \gpr1.dout_i[11]_i_53_n_0 ;
  wire \gpr1.dout_i[11]_i_54_n_0 ;
  wire \gpr1.dout_i[11]_i_55_n_0 ;
  wire \gpr1.dout_i[11]_i_56_n_0 ;
  wire \gpr1.dout_i[11]_i_57_n_0 ;
  wire \gpr1.dout_i[11]_i_58_n_0 ;
  wire \gpr1.dout_i[11]_i_59_n_0 ;
  wire \gpr1.dout_i[12]_i_28_n_0 ;
  wire \gpr1.dout_i[12]_i_29_n_0 ;
  wire \gpr1.dout_i[12]_i_2_n_0 ;
  wire \gpr1.dout_i[12]_i_30_n_0 ;
  wire \gpr1.dout_i[12]_i_31_n_0 ;
  wire \gpr1.dout_i[12]_i_32_n_0 ;
  wire \gpr1.dout_i[12]_i_33_n_0 ;
  wire \gpr1.dout_i[12]_i_34_n_0 ;
  wire \gpr1.dout_i[12]_i_35_n_0 ;
  wire \gpr1.dout_i[12]_i_36_n_0 ;
  wire \gpr1.dout_i[12]_i_37_n_0 ;
  wire \gpr1.dout_i[12]_i_38_n_0 ;
  wire \gpr1.dout_i[12]_i_39_n_0 ;
  wire \gpr1.dout_i[12]_i_3_n_0 ;
  wire \gpr1.dout_i[12]_i_40_n_0 ;
  wire \gpr1.dout_i[12]_i_41_n_0 ;
  wire \gpr1.dout_i[12]_i_42_n_0 ;
  wire \gpr1.dout_i[12]_i_43_n_0 ;
  wire \gpr1.dout_i[12]_i_44_n_0 ;
  wire \gpr1.dout_i[12]_i_45_n_0 ;
  wire \gpr1.dout_i[12]_i_46_n_0 ;
  wire \gpr1.dout_i[12]_i_47_n_0 ;
  wire \gpr1.dout_i[12]_i_48_n_0 ;
  wire \gpr1.dout_i[12]_i_49_n_0 ;
  wire \gpr1.dout_i[12]_i_50_n_0 ;
  wire \gpr1.dout_i[12]_i_51_n_0 ;
  wire \gpr1.dout_i[12]_i_52_n_0 ;
  wire \gpr1.dout_i[12]_i_53_n_0 ;
  wire \gpr1.dout_i[12]_i_54_n_0 ;
  wire \gpr1.dout_i[12]_i_55_n_0 ;
  wire \gpr1.dout_i[12]_i_56_n_0 ;
  wire \gpr1.dout_i[12]_i_57_n_0 ;
  wire \gpr1.dout_i[12]_i_58_n_0 ;
  wire \gpr1.dout_i[12]_i_59_n_0 ;
  wire \gpr1.dout_i[13]_i_28_n_0 ;
  wire \gpr1.dout_i[13]_i_29_n_0 ;
  wire \gpr1.dout_i[13]_i_2_n_0 ;
  wire \gpr1.dout_i[13]_i_30_n_0 ;
  wire \gpr1.dout_i[13]_i_31_n_0 ;
  wire \gpr1.dout_i[13]_i_32_n_0 ;
  wire \gpr1.dout_i[13]_i_33_n_0 ;
  wire \gpr1.dout_i[13]_i_34_n_0 ;
  wire \gpr1.dout_i[13]_i_35_n_0 ;
  wire \gpr1.dout_i[13]_i_36_n_0 ;
  wire \gpr1.dout_i[13]_i_37_n_0 ;
  wire \gpr1.dout_i[13]_i_38_n_0 ;
  wire \gpr1.dout_i[13]_i_39_n_0 ;
  wire \gpr1.dout_i[13]_i_3_n_0 ;
  wire \gpr1.dout_i[13]_i_40_n_0 ;
  wire \gpr1.dout_i[13]_i_41_n_0 ;
  wire \gpr1.dout_i[13]_i_42_n_0 ;
  wire \gpr1.dout_i[13]_i_43_n_0 ;
  wire \gpr1.dout_i[13]_i_44_n_0 ;
  wire \gpr1.dout_i[13]_i_45_n_0 ;
  wire \gpr1.dout_i[13]_i_46_n_0 ;
  wire \gpr1.dout_i[13]_i_47_n_0 ;
  wire \gpr1.dout_i[13]_i_48_n_0 ;
  wire \gpr1.dout_i[13]_i_49_n_0 ;
  wire \gpr1.dout_i[13]_i_50_n_0 ;
  wire \gpr1.dout_i[13]_i_51_n_0 ;
  wire \gpr1.dout_i[13]_i_52_n_0 ;
  wire \gpr1.dout_i[13]_i_53_n_0 ;
  wire \gpr1.dout_i[13]_i_54_n_0 ;
  wire \gpr1.dout_i[13]_i_55_n_0 ;
  wire \gpr1.dout_i[13]_i_56_n_0 ;
  wire \gpr1.dout_i[13]_i_57_n_0 ;
  wire \gpr1.dout_i[13]_i_58_n_0 ;
  wire \gpr1.dout_i[13]_i_59_n_0 ;
  wire \gpr1.dout_i[14]_i_28_n_0 ;
  wire \gpr1.dout_i[14]_i_29_n_0 ;
  wire \gpr1.dout_i[14]_i_2_n_0 ;
  wire \gpr1.dout_i[14]_i_30_n_0 ;
  wire \gpr1.dout_i[14]_i_31_n_0 ;
  wire \gpr1.dout_i[14]_i_32_n_0 ;
  wire \gpr1.dout_i[14]_i_33_n_0 ;
  wire \gpr1.dout_i[14]_i_34_n_0 ;
  wire \gpr1.dout_i[14]_i_35_n_0 ;
  wire \gpr1.dout_i[14]_i_36_n_0 ;
  wire \gpr1.dout_i[14]_i_37_n_0 ;
  wire \gpr1.dout_i[14]_i_38_n_0 ;
  wire \gpr1.dout_i[14]_i_39_n_0 ;
  wire \gpr1.dout_i[14]_i_3_n_0 ;
  wire \gpr1.dout_i[14]_i_40_n_0 ;
  wire \gpr1.dout_i[14]_i_41_n_0 ;
  wire \gpr1.dout_i[14]_i_42_n_0 ;
  wire \gpr1.dout_i[14]_i_43_n_0 ;
  wire \gpr1.dout_i[14]_i_44_n_0 ;
  wire \gpr1.dout_i[14]_i_45_n_0 ;
  wire \gpr1.dout_i[14]_i_46_n_0 ;
  wire \gpr1.dout_i[14]_i_47_n_0 ;
  wire \gpr1.dout_i[14]_i_48_n_0 ;
  wire \gpr1.dout_i[14]_i_49_n_0 ;
  wire \gpr1.dout_i[14]_i_50_n_0 ;
  wire \gpr1.dout_i[14]_i_51_n_0 ;
  wire \gpr1.dout_i[14]_i_52_n_0 ;
  wire \gpr1.dout_i[14]_i_53_n_0 ;
  wire \gpr1.dout_i[14]_i_54_n_0 ;
  wire \gpr1.dout_i[14]_i_55_n_0 ;
  wire \gpr1.dout_i[14]_i_56_n_0 ;
  wire \gpr1.dout_i[14]_i_57_n_0 ;
  wire \gpr1.dout_i[14]_i_58_n_0 ;
  wire \gpr1.dout_i[14]_i_59_n_0 ;
  wire \gpr1.dout_i[15]_i_28_n_0 ;
  wire \gpr1.dout_i[15]_i_29_n_0 ;
  wire \gpr1.dout_i[15]_i_2_n_0 ;
  wire \gpr1.dout_i[15]_i_30_n_0 ;
  wire \gpr1.dout_i[15]_i_31_n_0 ;
  wire \gpr1.dout_i[15]_i_32_n_0 ;
  wire \gpr1.dout_i[15]_i_33_n_0 ;
  wire \gpr1.dout_i[15]_i_34_n_0 ;
  wire \gpr1.dout_i[15]_i_35_n_0 ;
  wire \gpr1.dout_i[15]_i_36_n_0 ;
  wire \gpr1.dout_i[15]_i_37_n_0 ;
  wire \gpr1.dout_i[15]_i_38_n_0 ;
  wire \gpr1.dout_i[15]_i_39_n_0 ;
  wire \gpr1.dout_i[15]_i_3_n_0 ;
  wire \gpr1.dout_i[15]_i_40_n_0 ;
  wire \gpr1.dout_i[15]_i_41_n_0 ;
  wire \gpr1.dout_i[15]_i_42_n_0 ;
  wire \gpr1.dout_i[15]_i_43_n_0 ;
  wire \gpr1.dout_i[15]_i_44_n_0 ;
  wire \gpr1.dout_i[15]_i_45_n_0 ;
  wire \gpr1.dout_i[15]_i_46_n_0 ;
  wire \gpr1.dout_i[15]_i_47_n_0 ;
  wire \gpr1.dout_i[15]_i_48_n_0 ;
  wire \gpr1.dout_i[15]_i_49_n_0 ;
  wire \gpr1.dout_i[15]_i_50_n_0 ;
  wire \gpr1.dout_i[15]_i_51_n_0 ;
  wire \gpr1.dout_i[15]_i_52_n_0 ;
  wire \gpr1.dout_i[15]_i_53_n_0 ;
  wire \gpr1.dout_i[15]_i_54_n_0 ;
  wire \gpr1.dout_i[15]_i_55_n_0 ;
  wire \gpr1.dout_i[15]_i_56_n_0 ;
  wire \gpr1.dout_i[15]_i_57_n_0 ;
  wire \gpr1.dout_i[15]_i_58_n_0 ;
  wire \gpr1.dout_i[15]_i_59_n_0 ;
  wire \gpr1.dout_i[16]_i_28_n_0 ;
  wire \gpr1.dout_i[16]_i_29_n_0 ;
  wire \gpr1.dout_i[16]_i_2_n_0 ;
  wire \gpr1.dout_i[16]_i_30_n_0 ;
  wire \gpr1.dout_i[16]_i_31_n_0 ;
  wire \gpr1.dout_i[16]_i_32_n_0 ;
  wire \gpr1.dout_i[16]_i_33_n_0 ;
  wire \gpr1.dout_i[16]_i_34_n_0 ;
  wire \gpr1.dout_i[16]_i_35_n_0 ;
  wire \gpr1.dout_i[16]_i_36_n_0 ;
  wire \gpr1.dout_i[16]_i_37_n_0 ;
  wire \gpr1.dout_i[16]_i_38_n_0 ;
  wire \gpr1.dout_i[16]_i_39_n_0 ;
  wire \gpr1.dout_i[16]_i_3_n_0 ;
  wire \gpr1.dout_i[16]_i_40_n_0 ;
  wire \gpr1.dout_i[16]_i_41_n_0 ;
  wire \gpr1.dout_i[16]_i_42_n_0 ;
  wire \gpr1.dout_i[16]_i_43_n_0 ;
  wire \gpr1.dout_i[16]_i_44_n_0 ;
  wire \gpr1.dout_i[16]_i_45_n_0 ;
  wire \gpr1.dout_i[16]_i_46_n_0 ;
  wire \gpr1.dout_i[16]_i_47_n_0 ;
  wire \gpr1.dout_i[16]_i_48_n_0 ;
  wire \gpr1.dout_i[16]_i_49_n_0 ;
  wire \gpr1.dout_i[16]_i_50_n_0 ;
  wire \gpr1.dout_i[16]_i_51_n_0 ;
  wire \gpr1.dout_i[16]_i_52_n_0 ;
  wire \gpr1.dout_i[16]_i_53_n_0 ;
  wire \gpr1.dout_i[16]_i_54_n_0 ;
  wire \gpr1.dout_i[16]_i_55_n_0 ;
  wire \gpr1.dout_i[16]_i_56_n_0 ;
  wire \gpr1.dout_i[16]_i_57_n_0 ;
  wire \gpr1.dout_i[16]_i_58_n_0 ;
  wire \gpr1.dout_i[16]_i_59_n_0 ;
  wire \gpr1.dout_i[17]_i_28_n_0 ;
  wire \gpr1.dout_i[17]_i_29_n_0 ;
  wire \gpr1.dout_i[17]_i_2_n_0 ;
  wire \gpr1.dout_i[17]_i_30_n_0 ;
  wire \gpr1.dout_i[17]_i_31_n_0 ;
  wire \gpr1.dout_i[17]_i_32_n_0 ;
  wire \gpr1.dout_i[17]_i_33_n_0 ;
  wire \gpr1.dout_i[17]_i_34_n_0 ;
  wire \gpr1.dout_i[17]_i_35_n_0 ;
  wire \gpr1.dout_i[17]_i_36_n_0 ;
  wire \gpr1.dout_i[17]_i_37_n_0 ;
  wire \gpr1.dout_i[17]_i_38_n_0 ;
  wire \gpr1.dout_i[17]_i_39_n_0 ;
  wire \gpr1.dout_i[17]_i_3_n_0 ;
  wire \gpr1.dout_i[17]_i_40_n_0 ;
  wire \gpr1.dout_i[17]_i_41_n_0 ;
  wire \gpr1.dout_i[17]_i_42_n_0 ;
  wire \gpr1.dout_i[17]_i_43_n_0 ;
  wire \gpr1.dout_i[17]_i_44_n_0 ;
  wire \gpr1.dout_i[17]_i_45_n_0 ;
  wire \gpr1.dout_i[17]_i_46_n_0 ;
  wire \gpr1.dout_i[17]_i_47_n_0 ;
  wire \gpr1.dout_i[17]_i_48_n_0 ;
  wire \gpr1.dout_i[17]_i_49_n_0 ;
  wire \gpr1.dout_i[17]_i_50_n_0 ;
  wire \gpr1.dout_i[17]_i_51_n_0 ;
  wire \gpr1.dout_i[17]_i_52_n_0 ;
  wire \gpr1.dout_i[17]_i_53_n_0 ;
  wire \gpr1.dout_i[17]_i_54_n_0 ;
  wire \gpr1.dout_i[17]_i_55_n_0 ;
  wire \gpr1.dout_i[17]_i_56_n_0 ;
  wire \gpr1.dout_i[17]_i_57_n_0 ;
  wire \gpr1.dout_i[17]_i_58_n_0 ;
  wire \gpr1.dout_i[17]_i_59_n_0 ;
  wire \gpr1.dout_i[18]_i_28_n_0 ;
  wire \gpr1.dout_i[18]_i_29_n_0 ;
  wire \gpr1.dout_i[18]_i_2_n_0 ;
  wire \gpr1.dout_i[18]_i_30_n_0 ;
  wire \gpr1.dout_i[18]_i_31_n_0 ;
  wire \gpr1.dout_i[18]_i_32_n_0 ;
  wire \gpr1.dout_i[18]_i_33_n_0 ;
  wire \gpr1.dout_i[18]_i_34_n_0 ;
  wire \gpr1.dout_i[18]_i_35_n_0 ;
  wire \gpr1.dout_i[18]_i_36_n_0 ;
  wire \gpr1.dout_i[18]_i_37_n_0 ;
  wire \gpr1.dout_i[18]_i_38_n_0 ;
  wire \gpr1.dout_i[18]_i_39_n_0 ;
  wire \gpr1.dout_i[18]_i_3_n_0 ;
  wire \gpr1.dout_i[18]_i_40_n_0 ;
  wire \gpr1.dout_i[18]_i_41_n_0 ;
  wire \gpr1.dout_i[18]_i_42_n_0 ;
  wire \gpr1.dout_i[18]_i_43_n_0 ;
  wire \gpr1.dout_i[18]_i_44_n_0 ;
  wire \gpr1.dout_i[18]_i_45_n_0 ;
  wire \gpr1.dout_i[18]_i_46_n_0 ;
  wire \gpr1.dout_i[18]_i_47_n_0 ;
  wire \gpr1.dout_i[18]_i_48_n_0 ;
  wire \gpr1.dout_i[18]_i_49_n_0 ;
  wire \gpr1.dout_i[18]_i_50_n_0 ;
  wire \gpr1.dout_i[18]_i_51_n_0 ;
  wire \gpr1.dout_i[18]_i_52_n_0 ;
  wire \gpr1.dout_i[18]_i_53_n_0 ;
  wire \gpr1.dout_i[18]_i_54_n_0 ;
  wire \gpr1.dout_i[18]_i_55_n_0 ;
  wire \gpr1.dout_i[18]_i_56_n_0 ;
  wire \gpr1.dout_i[18]_i_57_n_0 ;
  wire \gpr1.dout_i[18]_i_58_n_0 ;
  wire \gpr1.dout_i[18]_i_59_n_0 ;
  wire \gpr1.dout_i[19]_i_28_n_0 ;
  wire \gpr1.dout_i[19]_i_29_n_0 ;
  wire \gpr1.dout_i[19]_i_2_n_0 ;
  wire \gpr1.dout_i[19]_i_30_n_0 ;
  wire \gpr1.dout_i[19]_i_31_n_0 ;
  wire \gpr1.dout_i[19]_i_32_n_0 ;
  wire \gpr1.dout_i[19]_i_33_n_0 ;
  wire \gpr1.dout_i[19]_i_34_n_0 ;
  wire \gpr1.dout_i[19]_i_35_n_0 ;
  wire \gpr1.dout_i[19]_i_36_n_0 ;
  wire \gpr1.dout_i[19]_i_37_n_0 ;
  wire \gpr1.dout_i[19]_i_38_n_0 ;
  wire \gpr1.dout_i[19]_i_39_n_0 ;
  wire \gpr1.dout_i[19]_i_3_n_0 ;
  wire \gpr1.dout_i[19]_i_40_n_0 ;
  wire \gpr1.dout_i[19]_i_41_n_0 ;
  wire \gpr1.dout_i[19]_i_42_n_0 ;
  wire \gpr1.dout_i[19]_i_43_n_0 ;
  wire \gpr1.dout_i[19]_i_44_n_0 ;
  wire \gpr1.dout_i[19]_i_45_n_0 ;
  wire \gpr1.dout_i[19]_i_46_n_0 ;
  wire \gpr1.dout_i[19]_i_47_n_0 ;
  wire \gpr1.dout_i[19]_i_48_n_0 ;
  wire \gpr1.dout_i[19]_i_49_n_0 ;
  wire \gpr1.dout_i[19]_i_50_n_0 ;
  wire \gpr1.dout_i[19]_i_51_n_0 ;
  wire \gpr1.dout_i[19]_i_52_n_0 ;
  wire \gpr1.dout_i[19]_i_53_n_0 ;
  wire \gpr1.dout_i[19]_i_54_n_0 ;
  wire \gpr1.dout_i[19]_i_55_n_0 ;
  wire \gpr1.dout_i[19]_i_56_n_0 ;
  wire \gpr1.dout_i[19]_i_57_n_0 ;
  wire \gpr1.dout_i[19]_i_58_n_0 ;
  wire \gpr1.dout_i[19]_i_59_n_0 ;
  wire \gpr1.dout_i[1]_i_28_n_0 ;
  wire \gpr1.dout_i[1]_i_29_n_0 ;
  wire \gpr1.dout_i[1]_i_2_n_0 ;
  wire \gpr1.dout_i[1]_i_30_n_0 ;
  wire \gpr1.dout_i[1]_i_31_n_0 ;
  wire \gpr1.dout_i[1]_i_32_n_0 ;
  wire \gpr1.dout_i[1]_i_33_n_0 ;
  wire \gpr1.dout_i[1]_i_34_n_0 ;
  wire \gpr1.dout_i[1]_i_35_n_0 ;
  wire \gpr1.dout_i[1]_i_36_n_0 ;
  wire \gpr1.dout_i[1]_i_37_n_0 ;
  wire \gpr1.dout_i[1]_i_38_n_0 ;
  wire \gpr1.dout_i[1]_i_39_n_0 ;
  wire \gpr1.dout_i[1]_i_3_n_0 ;
  wire \gpr1.dout_i[1]_i_40_n_0 ;
  wire \gpr1.dout_i[1]_i_41_n_0 ;
  wire \gpr1.dout_i[1]_i_42_n_0 ;
  wire \gpr1.dout_i[1]_i_43_n_0 ;
  wire \gpr1.dout_i[1]_i_44_n_0 ;
  wire \gpr1.dout_i[1]_i_45_n_0 ;
  wire \gpr1.dout_i[1]_i_46_n_0 ;
  wire \gpr1.dout_i[1]_i_47_n_0 ;
  wire \gpr1.dout_i[1]_i_48_n_0 ;
  wire \gpr1.dout_i[1]_i_49_n_0 ;
  wire \gpr1.dout_i[1]_i_50_n_0 ;
  wire \gpr1.dout_i[1]_i_51_n_0 ;
  wire \gpr1.dout_i[1]_i_52_n_0 ;
  wire \gpr1.dout_i[1]_i_53_n_0 ;
  wire \gpr1.dout_i[1]_i_54_n_0 ;
  wire \gpr1.dout_i[1]_i_55_n_0 ;
  wire \gpr1.dout_i[1]_i_56_n_0 ;
  wire \gpr1.dout_i[1]_i_57_n_0 ;
  wire \gpr1.dout_i[1]_i_58_n_0 ;
  wire \gpr1.dout_i[1]_i_59_n_0 ;
  wire \gpr1.dout_i[20]_i_28_n_0 ;
  wire \gpr1.dout_i[20]_i_29_n_0 ;
  wire \gpr1.dout_i[20]_i_2_n_0 ;
  wire \gpr1.dout_i[20]_i_30_n_0 ;
  wire \gpr1.dout_i[20]_i_31_n_0 ;
  wire \gpr1.dout_i[20]_i_32_n_0 ;
  wire \gpr1.dout_i[20]_i_33_n_0 ;
  wire \gpr1.dout_i[20]_i_34_n_0 ;
  wire \gpr1.dout_i[20]_i_35_n_0 ;
  wire \gpr1.dout_i[20]_i_36_n_0 ;
  wire \gpr1.dout_i[20]_i_37_n_0 ;
  wire \gpr1.dout_i[20]_i_38_n_0 ;
  wire \gpr1.dout_i[20]_i_39_n_0 ;
  wire \gpr1.dout_i[20]_i_3_n_0 ;
  wire \gpr1.dout_i[20]_i_40_n_0 ;
  wire \gpr1.dout_i[20]_i_41_n_0 ;
  wire \gpr1.dout_i[20]_i_42_n_0 ;
  wire \gpr1.dout_i[20]_i_43_n_0 ;
  wire \gpr1.dout_i[20]_i_44_n_0 ;
  wire \gpr1.dout_i[20]_i_45_n_0 ;
  wire \gpr1.dout_i[20]_i_46_n_0 ;
  wire \gpr1.dout_i[20]_i_47_n_0 ;
  wire \gpr1.dout_i[20]_i_48_n_0 ;
  wire \gpr1.dout_i[20]_i_49_n_0 ;
  wire \gpr1.dout_i[20]_i_50_n_0 ;
  wire \gpr1.dout_i[20]_i_51_n_0 ;
  wire \gpr1.dout_i[20]_i_52_n_0 ;
  wire \gpr1.dout_i[20]_i_53_n_0 ;
  wire \gpr1.dout_i[20]_i_54_n_0 ;
  wire \gpr1.dout_i[20]_i_55_n_0 ;
  wire \gpr1.dout_i[20]_i_56_n_0 ;
  wire \gpr1.dout_i[20]_i_57_n_0 ;
  wire \gpr1.dout_i[20]_i_58_n_0 ;
  wire \gpr1.dout_i[20]_i_59_n_0 ;
  wire \gpr1.dout_i[21]_i_28_n_0 ;
  wire \gpr1.dout_i[21]_i_29_n_0 ;
  wire \gpr1.dout_i[21]_i_2_n_0 ;
  wire \gpr1.dout_i[21]_i_30_n_0 ;
  wire \gpr1.dout_i[21]_i_31_n_0 ;
  wire \gpr1.dout_i[21]_i_32_n_0 ;
  wire \gpr1.dout_i[21]_i_33_n_0 ;
  wire \gpr1.dout_i[21]_i_34_n_0 ;
  wire \gpr1.dout_i[21]_i_35_n_0 ;
  wire \gpr1.dout_i[21]_i_36_n_0 ;
  wire \gpr1.dout_i[21]_i_37_n_0 ;
  wire \gpr1.dout_i[21]_i_38_n_0 ;
  wire \gpr1.dout_i[21]_i_39_n_0 ;
  wire \gpr1.dout_i[21]_i_3_n_0 ;
  wire \gpr1.dout_i[21]_i_40_n_0 ;
  wire \gpr1.dout_i[21]_i_41_n_0 ;
  wire \gpr1.dout_i[21]_i_42_n_0 ;
  wire \gpr1.dout_i[21]_i_43_n_0 ;
  wire \gpr1.dout_i[21]_i_44_n_0 ;
  wire \gpr1.dout_i[21]_i_45_n_0 ;
  wire \gpr1.dout_i[21]_i_46_n_0 ;
  wire \gpr1.dout_i[21]_i_47_n_0 ;
  wire \gpr1.dout_i[21]_i_48_n_0 ;
  wire \gpr1.dout_i[21]_i_49_n_0 ;
  wire \gpr1.dout_i[21]_i_50_n_0 ;
  wire \gpr1.dout_i[21]_i_51_n_0 ;
  wire \gpr1.dout_i[21]_i_52_n_0 ;
  wire \gpr1.dout_i[21]_i_53_n_0 ;
  wire \gpr1.dout_i[21]_i_54_n_0 ;
  wire \gpr1.dout_i[21]_i_55_n_0 ;
  wire \gpr1.dout_i[21]_i_56_n_0 ;
  wire \gpr1.dout_i[21]_i_57_n_0 ;
  wire \gpr1.dout_i[21]_i_58_n_0 ;
  wire \gpr1.dout_i[21]_i_59_n_0 ;
  wire \gpr1.dout_i[2]_i_28_n_0 ;
  wire \gpr1.dout_i[2]_i_29_n_0 ;
  wire \gpr1.dout_i[2]_i_2_n_0 ;
  wire \gpr1.dout_i[2]_i_30_n_0 ;
  wire \gpr1.dout_i[2]_i_31_n_0 ;
  wire \gpr1.dout_i[2]_i_32_n_0 ;
  wire \gpr1.dout_i[2]_i_33_n_0 ;
  wire \gpr1.dout_i[2]_i_34_n_0 ;
  wire \gpr1.dout_i[2]_i_35_n_0 ;
  wire \gpr1.dout_i[2]_i_36_n_0 ;
  wire \gpr1.dout_i[2]_i_37_n_0 ;
  wire \gpr1.dout_i[2]_i_38_n_0 ;
  wire \gpr1.dout_i[2]_i_39_n_0 ;
  wire \gpr1.dout_i[2]_i_3_n_0 ;
  wire \gpr1.dout_i[2]_i_40_n_0 ;
  wire \gpr1.dout_i[2]_i_41_n_0 ;
  wire \gpr1.dout_i[2]_i_42_n_0 ;
  wire \gpr1.dout_i[2]_i_43_n_0 ;
  wire \gpr1.dout_i[2]_i_44_n_0 ;
  wire \gpr1.dout_i[2]_i_45_n_0 ;
  wire \gpr1.dout_i[2]_i_46_n_0 ;
  wire \gpr1.dout_i[2]_i_47_n_0 ;
  wire \gpr1.dout_i[2]_i_48_n_0 ;
  wire \gpr1.dout_i[2]_i_49_n_0 ;
  wire \gpr1.dout_i[2]_i_50_n_0 ;
  wire \gpr1.dout_i[2]_i_51_n_0 ;
  wire \gpr1.dout_i[2]_i_52_n_0 ;
  wire \gpr1.dout_i[2]_i_53_n_0 ;
  wire \gpr1.dout_i[2]_i_54_n_0 ;
  wire \gpr1.dout_i[2]_i_55_n_0 ;
  wire \gpr1.dout_i[2]_i_56_n_0 ;
  wire \gpr1.dout_i[2]_i_57_n_0 ;
  wire \gpr1.dout_i[2]_i_58_n_0 ;
  wire \gpr1.dout_i[2]_i_59_n_0 ;
  wire \gpr1.dout_i[3]_i_28_n_0 ;
  wire \gpr1.dout_i[3]_i_29_n_0 ;
  wire \gpr1.dout_i[3]_i_2_n_0 ;
  wire \gpr1.dout_i[3]_i_30_n_0 ;
  wire \gpr1.dout_i[3]_i_31_n_0 ;
  wire \gpr1.dout_i[3]_i_32_n_0 ;
  wire \gpr1.dout_i[3]_i_33_n_0 ;
  wire \gpr1.dout_i[3]_i_34_n_0 ;
  wire \gpr1.dout_i[3]_i_35_n_0 ;
  wire \gpr1.dout_i[3]_i_36_n_0 ;
  wire \gpr1.dout_i[3]_i_37_n_0 ;
  wire \gpr1.dout_i[3]_i_38_n_0 ;
  wire \gpr1.dout_i[3]_i_39_n_0 ;
  wire \gpr1.dout_i[3]_i_3_n_0 ;
  wire \gpr1.dout_i[3]_i_40_n_0 ;
  wire \gpr1.dout_i[3]_i_41_n_0 ;
  wire \gpr1.dout_i[3]_i_42_n_0 ;
  wire \gpr1.dout_i[3]_i_43_n_0 ;
  wire \gpr1.dout_i[3]_i_44_n_0 ;
  wire \gpr1.dout_i[3]_i_45_n_0 ;
  wire \gpr1.dout_i[3]_i_46_n_0 ;
  wire \gpr1.dout_i[3]_i_47_n_0 ;
  wire \gpr1.dout_i[3]_i_48_n_0 ;
  wire \gpr1.dout_i[3]_i_49_n_0 ;
  wire \gpr1.dout_i[3]_i_50_n_0 ;
  wire \gpr1.dout_i[3]_i_51_n_0 ;
  wire \gpr1.dout_i[3]_i_52_n_0 ;
  wire \gpr1.dout_i[3]_i_53_n_0 ;
  wire \gpr1.dout_i[3]_i_54_n_0 ;
  wire \gpr1.dout_i[3]_i_55_n_0 ;
  wire \gpr1.dout_i[3]_i_56_n_0 ;
  wire \gpr1.dout_i[3]_i_57_n_0 ;
  wire \gpr1.dout_i[3]_i_58_n_0 ;
  wire \gpr1.dout_i[3]_i_59_n_0 ;
  wire \gpr1.dout_i[4]_i_28_n_0 ;
  wire \gpr1.dout_i[4]_i_29_n_0 ;
  wire \gpr1.dout_i[4]_i_2_n_0 ;
  wire \gpr1.dout_i[4]_i_30_n_0 ;
  wire \gpr1.dout_i[4]_i_31_n_0 ;
  wire \gpr1.dout_i[4]_i_32_n_0 ;
  wire \gpr1.dout_i[4]_i_33_n_0 ;
  wire \gpr1.dout_i[4]_i_34_n_0 ;
  wire \gpr1.dout_i[4]_i_35_n_0 ;
  wire \gpr1.dout_i[4]_i_36_n_0 ;
  wire \gpr1.dout_i[4]_i_37_n_0 ;
  wire \gpr1.dout_i[4]_i_38_n_0 ;
  wire \gpr1.dout_i[4]_i_39_n_0 ;
  wire \gpr1.dout_i[4]_i_3_n_0 ;
  wire \gpr1.dout_i[4]_i_40_n_0 ;
  wire \gpr1.dout_i[4]_i_41_n_0 ;
  wire \gpr1.dout_i[4]_i_42_n_0 ;
  wire \gpr1.dout_i[4]_i_43_n_0 ;
  wire \gpr1.dout_i[4]_i_44_n_0 ;
  wire \gpr1.dout_i[4]_i_45_n_0 ;
  wire \gpr1.dout_i[4]_i_46_n_0 ;
  wire \gpr1.dout_i[4]_i_47_n_0 ;
  wire \gpr1.dout_i[4]_i_48_n_0 ;
  wire \gpr1.dout_i[4]_i_49_n_0 ;
  wire \gpr1.dout_i[4]_i_50_n_0 ;
  wire \gpr1.dout_i[4]_i_51_n_0 ;
  wire \gpr1.dout_i[4]_i_52_n_0 ;
  wire \gpr1.dout_i[4]_i_53_n_0 ;
  wire \gpr1.dout_i[4]_i_54_n_0 ;
  wire \gpr1.dout_i[4]_i_55_n_0 ;
  wire \gpr1.dout_i[4]_i_56_n_0 ;
  wire \gpr1.dout_i[4]_i_57_n_0 ;
  wire \gpr1.dout_i[4]_i_58_n_0 ;
  wire \gpr1.dout_i[4]_i_59_n_0 ;
  wire \gpr1.dout_i[5]_i_28_n_0 ;
  wire \gpr1.dout_i[5]_i_29_n_0 ;
  wire \gpr1.dout_i[5]_i_2_n_0 ;
  wire \gpr1.dout_i[5]_i_30_n_0 ;
  wire \gpr1.dout_i[5]_i_31_n_0 ;
  wire \gpr1.dout_i[5]_i_32_n_0 ;
  wire \gpr1.dout_i[5]_i_33_n_0 ;
  wire \gpr1.dout_i[5]_i_34_n_0 ;
  wire \gpr1.dout_i[5]_i_35_n_0 ;
  wire \gpr1.dout_i[5]_i_36_n_0 ;
  wire \gpr1.dout_i[5]_i_37_n_0 ;
  wire \gpr1.dout_i[5]_i_38_n_0 ;
  wire \gpr1.dout_i[5]_i_39_n_0 ;
  wire \gpr1.dout_i[5]_i_3_n_0 ;
  wire \gpr1.dout_i[5]_i_40_n_0 ;
  wire \gpr1.dout_i[5]_i_41_n_0 ;
  wire \gpr1.dout_i[5]_i_42_n_0 ;
  wire \gpr1.dout_i[5]_i_43_n_0 ;
  wire \gpr1.dout_i[5]_i_44_n_0 ;
  wire \gpr1.dout_i[5]_i_45_n_0 ;
  wire \gpr1.dout_i[5]_i_46_n_0 ;
  wire \gpr1.dout_i[5]_i_47_n_0 ;
  wire \gpr1.dout_i[5]_i_48_n_0 ;
  wire \gpr1.dout_i[5]_i_49_n_0 ;
  wire \gpr1.dout_i[5]_i_50_n_0 ;
  wire \gpr1.dout_i[5]_i_51_n_0 ;
  wire \gpr1.dout_i[5]_i_52_n_0 ;
  wire \gpr1.dout_i[5]_i_53_n_0 ;
  wire \gpr1.dout_i[5]_i_54_n_0 ;
  wire \gpr1.dout_i[5]_i_55_n_0 ;
  wire \gpr1.dout_i[5]_i_56_n_0 ;
  wire \gpr1.dout_i[5]_i_57_n_0 ;
  wire \gpr1.dout_i[5]_i_58_n_0 ;
  wire \gpr1.dout_i[5]_i_59_n_0 ;
  wire \gpr1.dout_i[6]_i_28_n_0 ;
  wire \gpr1.dout_i[6]_i_29_n_0 ;
  wire \gpr1.dout_i[6]_i_2_n_0 ;
  wire \gpr1.dout_i[6]_i_30_n_0 ;
  wire \gpr1.dout_i[6]_i_31_n_0 ;
  wire \gpr1.dout_i[6]_i_32_n_0 ;
  wire \gpr1.dout_i[6]_i_33_n_0 ;
  wire \gpr1.dout_i[6]_i_34_n_0 ;
  wire \gpr1.dout_i[6]_i_35_n_0 ;
  wire \gpr1.dout_i[6]_i_36_n_0 ;
  wire \gpr1.dout_i[6]_i_37_n_0 ;
  wire \gpr1.dout_i[6]_i_38_n_0 ;
  wire \gpr1.dout_i[6]_i_39_n_0 ;
  wire \gpr1.dout_i[6]_i_3_n_0 ;
  wire \gpr1.dout_i[6]_i_40_n_0 ;
  wire \gpr1.dout_i[6]_i_41_n_0 ;
  wire \gpr1.dout_i[6]_i_42_n_0 ;
  wire \gpr1.dout_i[6]_i_43_n_0 ;
  wire \gpr1.dout_i[6]_i_44_n_0 ;
  wire \gpr1.dout_i[6]_i_45_n_0 ;
  wire \gpr1.dout_i[6]_i_46_n_0 ;
  wire \gpr1.dout_i[6]_i_47_n_0 ;
  wire \gpr1.dout_i[6]_i_48_n_0 ;
  wire \gpr1.dout_i[6]_i_49_n_0 ;
  wire \gpr1.dout_i[6]_i_50_n_0 ;
  wire \gpr1.dout_i[6]_i_51_n_0 ;
  wire \gpr1.dout_i[6]_i_52_n_0 ;
  wire \gpr1.dout_i[6]_i_53_n_0 ;
  wire \gpr1.dout_i[6]_i_54_n_0 ;
  wire \gpr1.dout_i[6]_i_55_n_0 ;
  wire \gpr1.dout_i[6]_i_56_n_0 ;
  wire \gpr1.dout_i[6]_i_57_n_0 ;
  wire \gpr1.dout_i[6]_i_58_n_0 ;
  wire \gpr1.dout_i[6]_i_59_n_0 ;
  wire \gpr1.dout_i[7]_i_28_n_0 ;
  wire \gpr1.dout_i[7]_i_29_n_0 ;
  wire \gpr1.dout_i[7]_i_2_n_0 ;
  wire \gpr1.dout_i[7]_i_30_n_0 ;
  wire \gpr1.dout_i[7]_i_31_n_0 ;
  wire \gpr1.dout_i[7]_i_32_n_0 ;
  wire \gpr1.dout_i[7]_i_33_n_0 ;
  wire \gpr1.dout_i[7]_i_34_n_0 ;
  wire \gpr1.dout_i[7]_i_35_n_0 ;
  wire \gpr1.dout_i[7]_i_36_n_0 ;
  wire \gpr1.dout_i[7]_i_37_n_0 ;
  wire \gpr1.dout_i[7]_i_38_n_0 ;
  wire \gpr1.dout_i[7]_i_39_n_0 ;
  wire \gpr1.dout_i[7]_i_3_n_0 ;
  wire \gpr1.dout_i[7]_i_40_n_0 ;
  wire \gpr1.dout_i[7]_i_41_n_0 ;
  wire \gpr1.dout_i[7]_i_42_n_0 ;
  wire \gpr1.dout_i[7]_i_43_n_0 ;
  wire \gpr1.dout_i[7]_i_44_n_0 ;
  wire \gpr1.dout_i[7]_i_45_n_0 ;
  wire \gpr1.dout_i[7]_i_46_n_0 ;
  wire \gpr1.dout_i[7]_i_47_n_0 ;
  wire \gpr1.dout_i[7]_i_48_n_0 ;
  wire \gpr1.dout_i[7]_i_49_n_0 ;
  wire \gpr1.dout_i[7]_i_50_n_0 ;
  wire \gpr1.dout_i[7]_i_51_n_0 ;
  wire \gpr1.dout_i[7]_i_52_n_0 ;
  wire \gpr1.dout_i[7]_i_53_n_0 ;
  wire \gpr1.dout_i[7]_i_54_n_0 ;
  wire \gpr1.dout_i[7]_i_55_n_0 ;
  wire \gpr1.dout_i[7]_i_56_n_0 ;
  wire \gpr1.dout_i[7]_i_57_n_0 ;
  wire \gpr1.dout_i[7]_i_58_n_0 ;
  wire \gpr1.dout_i[7]_i_59_n_0 ;
  wire \gpr1.dout_i[8]_i_28_n_0 ;
  wire \gpr1.dout_i[8]_i_29_n_0 ;
  wire \gpr1.dout_i[8]_i_2_n_0 ;
  wire \gpr1.dout_i[8]_i_30_n_0 ;
  wire \gpr1.dout_i[8]_i_31_n_0 ;
  wire \gpr1.dout_i[8]_i_32_n_0 ;
  wire \gpr1.dout_i[8]_i_33_n_0 ;
  wire \gpr1.dout_i[8]_i_34_n_0 ;
  wire \gpr1.dout_i[8]_i_35_n_0 ;
  wire \gpr1.dout_i[8]_i_36_n_0 ;
  wire \gpr1.dout_i[8]_i_37_n_0 ;
  wire \gpr1.dout_i[8]_i_38_n_0 ;
  wire \gpr1.dout_i[8]_i_39_n_0 ;
  wire \gpr1.dout_i[8]_i_3_n_0 ;
  wire \gpr1.dout_i[8]_i_40_n_0 ;
  wire \gpr1.dout_i[8]_i_41_n_0 ;
  wire \gpr1.dout_i[8]_i_42_n_0 ;
  wire \gpr1.dout_i[8]_i_43_n_0 ;
  wire \gpr1.dout_i[8]_i_44_n_0 ;
  wire \gpr1.dout_i[8]_i_45_n_0 ;
  wire \gpr1.dout_i[8]_i_46_n_0 ;
  wire \gpr1.dout_i[8]_i_47_n_0 ;
  wire \gpr1.dout_i[8]_i_48_n_0 ;
  wire \gpr1.dout_i[8]_i_49_n_0 ;
  wire \gpr1.dout_i[8]_i_50_n_0 ;
  wire \gpr1.dout_i[8]_i_51_n_0 ;
  wire \gpr1.dout_i[8]_i_52_n_0 ;
  wire \gpr1.dout_i[8]_i_53_n_0 ;
  wire \gpr1.dout_i[8]_i_54_n_0 ;
  wire \gpr1.dout_i[8]_i_55_n_0 ;
  wire \gpr1.dout_i[8]_i_56_n_0 ;
  wire \gpr1.dout_i[8]_i_57_n_0 ;
  wire \gpr1.dout_i[8]_i_58_n_0 ;
  wire \gpr1.dout_i[8]_i_59_n_0 ;
  wire \gpr1.dout_i[9]_i_28_n_0 ;
  wire \gpr1.dout_i[9]_i_29_n_0 ;
  wire \gpr1.dout_i[9]_i_2_n_0 ;
  wire \gpr1.dout_i[9]_i_30_n_0 ;
  wire \gpr1.dout_i[9]_i_31_n_0 ;
  wire \gpr1.dout_i[9]_i_32_n_0 ;
  wire \gpr1.dout_i[9]_i_33_n_0 ;
  wire \gpr1.dout_i[9]_i_34_n_0 ;
  wire \gpr1.dout_i[9]_i_35_n_0 ;
  wire \gpr1.dout_i[9]_i_36_n_0 ;
  wire \gpr1.dout_i[9]_i_37_n_0 ;
  wire \gpr1.dout_i[9]_i_38_n_0 ;
  wire \gpr1.dout_i[9]_i_39_n_0 ;
  wire \gpr1.dout_i[9]_i_3_n_0 ;
  wire \gpr1.dout_i[9]_i_40_n_0 ;
  wire \gpr1.dout_i[9]_i_41_n_0 ;
  wire \gpr1.dout_i[9]_i_42_n_0 ;
  wire \gpr1.dout_i[9]_i_43_n_0 ;
  wire \gpr1.dout_i[9]_i_44_n_0 ;
  wire \gpr1.dout_i[9]_i_45_n_0 ;
  wire \gpr1.dout_i[9]_i_46_n_0 ;
  wire \gpr1.dout_i[9]_i_47_n_0 ;
  wire \gpr1.dout_i[9]_i_48_n_0 ;
  wire \gpr1.dout_i[9]_i_49_n_0 ;
  wire \gpr1.dout_i[9]_i_50_n_0 ;
  wire \gpr1.dout_i[9]_i_51_n_0 ;
  wire \gpr1.dout_i[9]_i_52_n_0 ;
  wire \gpr1.dout_i[9]_i_53_n_0 ;
  wire \gpr1.dout_i[9]_i_54_n_0 ;
  wire \gpr1.dout_i[9]_i_55_n_0 ;
  wire \gpr1.dout_i[9]_i_56_n_0 ;
  wire \gpr1.dout_i[9]_i_57_n_0 ;
  wire \gpr1.dout_i[9]_i_58_n_0 ;
  wire \gpr1.dout_i[9]_i_59_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[0]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[10]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[11]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[12]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[13]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[14]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[15]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[16]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[17]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[18]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[19]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[1]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[20]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[21]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[2]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[3]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[4]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[5]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[6]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[7]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[8]_i_9_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_10_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_11_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_12_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_13_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_14_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_15_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_16_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_17_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_18_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_19_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_20_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_21_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_22_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_23_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_24_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_25_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_26_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_27_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_4_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_5_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_6_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_7_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_8_n_0 ;
  wire \gpr1.dout_i_reg[9]_i_9_n_0 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire [21:0]p_0_out;
  wire s_axi_aclk;
  wire NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1024_1087_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1088_1151_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1152_1215_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1216_1279_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1280_1343_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1344_1407_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1408_1471_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1472_1535_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1536_1599_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1600_1663_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1664_1727_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1728_1791_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1792_1855_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1856_1919_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1920_1983_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_1984_2047_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2048_2111_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2112_2175_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2176_2239_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2240_2303_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2304_2367_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2368_2431_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2432_2495_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2496_2559_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2560_2623_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2624_2687_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2688_2751_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2752_2815_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2816_2879_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2880_2943_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_2944_3007_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3008_3071_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3072_3135_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3136_3199_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3200_3263_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3264_3327_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3328_3391_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3392_3455_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3456_3519_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3520_3583_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3584_3647_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3648_3711_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3712_3775_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3776_3839_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3840_3903_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3904_3967_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_3968_4031_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4032_4095_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4096_4159_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4160_4223_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4224_4287_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4288_4351_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4352_4415_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4416_4479_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4480_4543_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4544_4607_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4608_4671_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4672_4735_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4736_4799_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4800_4863_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4864_4927_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4928_4991_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_4992_5055_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5056_5119_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5120_5183_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5184_5247_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5248_5311_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5312_5375_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5376_5439_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5440_5503_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5504_5567_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5568_5631_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5632_5695_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5696_5759_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5760_5823_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5824_5887_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5888_5951_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_5952_6015_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6016_6079_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6080_6143_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6144_6207_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6208_6271_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6272_6335_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6336_6399_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6400_6463_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6464_6527_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6528_6591_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6592_6655_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6656_6719_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6720_6783_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6784_6847_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6848_6911_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6912_6975_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_6976_7039_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7040_7103_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7104_7167_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7168_7231_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7232_7295_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7296_7359_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7360_7423_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7424_7487_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7488_7551_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7552_7615_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7616_7679_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7680_7743_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7744_7807_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7808_7871_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7872_7935_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_7936_7999_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8000_8063_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8064_8127_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_8128_8191_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_0_2_n_0),
        .DOB(RAM_reg_0_63_0_2_n_1),
        .DOC(RAM_reg_0_63_0_2_n_2),
        .DOD(NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_12_14_n_0),
        .DOB(RAM_reg_0_63_12_14_n_1),
        .DOC(RAM_reg_0_63_12_14_n_2),
        .DOD(NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_15_17_n_0),
        .DOB(RAM_reg_0_63_15_17_n_1),
        .DOC(RAM_reg_0_63_15_17_n_2),
        .DOD(NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_18_20_n_0),
        .DOB(RAM_reg_0_63_18_20_n_1),
        .DOC(RAM_reg_0_63_18_20_n_2),
        .DOD(NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  RAM64X1D RAM_reg_0_63_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_0_63_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_3_5_n_0),
        .DOB(RAM_reg_0_63_3_5_n_1),
        .DOC(RAM_reg_0_63_3_5_n_2),
        .DOD(NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_6_8_n_0),
        .DOB(RAM_reg_0_63_6_8_n_1),
        .DOC(RAM_reg_0_63_6_8_n_2),
        .DOD(NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_0_63_9_11_n_0),
        .DOB(RAM_reg_0_63_9_11_n_1),
        .DOC(RAM_reg_0_63_9_11_n_2),
        .DOD(NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_0_2_n_0),
        .DOB(RAM_reg_1024_1087_0_2_n_1),
        .DOC(RAM_reg_1024_1087_0_2_n_2),
        .DOD(NLW_RAM_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_12_14_n_0),
        .DOB(RAM_reg_1024_1087_12_14_n_1),
        .DOC(RAM_reg_1024_1087_12_14_n_2),
        .DOD(NLW_RAM_reg_1024_1087_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_15_17_n_0),
        .DOB(RAM_reg_1024_1087_15_17_n_1),
        .DOC(RAM_reg_1024_1087_15_17_n_2),
        .DOD(NLW_RAM_reg_1024_1087_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_18_20_n_0),
        .DOB(RAM_reg_1024_1087_18_20_n_1),
        .DOC(RAM_reg_1024_1087_18_20_n_2),
        .DOD(NLW_RAM_reg_1024_1087_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  RAM64X1D RAM_reg_1024_1087_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1024_1087_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1024_1087_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_3_5_n_0),
        .DOB(RAM_reg_1024_1087_3_5_n_1),
        .DOC(RAM_reg_1024_1087_3_5_n_2),
        .DOD(NLW_RAM_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_6_8_n_0),
        .DOB(RAM_reg_1024_1087_6_8_n_1),
        .DOC(RAM_reg_1024_1087_6_8_n_2),
        .DOD(NLW_RAM_reg_1024_1087_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1024_1087_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1024_1087_9_11_n_0),
        .DOB(RAM_reg_1024_1087_9_11_n_1),
        .DOC(RAM_reg_1024_1087_9_11_n_2),
        .DOD(NLW_RAM_reg_1024_1087_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_0_2_n_0),
        .DOB(RAM_reg_1088_1151_0_2_n_1),
        .DOC(RAM_reg_1088_1151_0_2_n_2),
        .DOD(NLW_RAM_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_12_14_n_0),
        .DOB(RAM_reg_1088_1151_12_14_n_1),
        .DOC(RAM_reg_1088_1151_12_14_n_2),
        .DOD(NLW_RAM_reg_1088_1151_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_15_17_n_0),
        .DOB(RAM_reg_1088_1151_15_17_n_1),
        .DOC(RAM_reg_1088_1151_15_17_n_2),
        .DOD(NLW_RAM_reg_1088_1151_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_18_20_n_0),
        .DOB(RAM_reg_1088_1151_18_20_n_1),
        .DOC(RAM_reg_1088_1151_18_20_n_2),
        .DOD(NLW_RAM_reg_1088_1151_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  RAM64X1D RAM_reg_1088_1151_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1088_1151_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1088_1151_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_3_5_n_0),
        .DOB(RAM_reg_1088_1151_3_5_n_1),
        .DOC(RAM_reg_1088_1151_3_5_n_2),
        .DOD(NLW_RAM_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_6_8_n_0),
        .DOB(RAM_reg_1088_1151_6_8_n_1),
        .DOC(RAM_reg_1088_1151_6_8_n_2),
        .DOD(NLW_RAM_reg_1088_1151_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1088_1151_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1088_1151_9_11_n_0),
        .DOB(RAM_reg_1088_1151_9_11_n_1),
        .DOC(RAM_reg_1088_1151_9_11_n_2),
        .DOD(NLW_RAM_reg_1088_1151_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_0_2_n_0),
        .DOB(RAM_reg_1152_1215_0_2_n_1),
        .DOC(RAM_reg_1152_1215_0_2_n_2),
        .DOD(NLW_RAM_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_12_14_n_0),
        .DOB(RAM_reg_1152_1215_12_14_n_1),
        .DOC(RAM_reg_1152_1215_12_14_n_2),
        .DOD(NLW_RAM_reg_1152_1215_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_15_17_n_0),
        .DOB(RAM_reg_1152_1215_15_17_n_1),
        .DOC(RAM_reg_1152_1215_15_17_n_2),
        .DOD(NLW_RAM_reg_1152_1215_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_18_20_n_0),
        .DOB(RAM_reg_1152_1215_18_20_n_1),
        .DOC(RAM_reg_1152_1215_18_20_n_2),
        .DOD(NLW_RAM_reg_1152_1215_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  RAM64X1D RAM_reg_1152_1215_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1152_1215_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1152_1215_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_3_5_n_0),
        .DOB(RAM_reg_1152_1215_3_5_n_1),
        .DOC(RAM_reg_1152_1215_3_5_n_2),
        .DOD(NLW_RAM_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_6_8_n_0),
        .DOB(RAM_reg_1152_1215_6_8_n_1),
        .DOC(RAM_reg_1152_1215_6_8_n_2),
        .DOD(NLW_RAM_reg_1152_1215_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1152_1215_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1152_1215_9_11_n_0),
        .DOB(RAM_reg_1152_1215_9_11_n_1),
        .DOC(RAM_reg_1152_1215_9_11_n_2),
        .DOD(NLW_RAM_reg_1152_1215_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_0_2_n_0),
        .DOB(RAM_reg_1216_1279_0_2_n_1),
        .DOC(RAM_reg_1216_1279_0_2_n_2),
        .DOD(NLW_RAM_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_12_14_n_0),
        .DOB(RAM_reg_1216_1279_12_14_n_1),
        .DOC(RAM_reg_1216_1279_12_14_n_2),
        .DOD(NLW_RAM_reg_1216_1279_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_15_17_n_0),
        .DOB(RAM_reg_1216_1279_15_17_n_1),
        .DOC(RAM_reg_1216_1279_15_17_n_2),
        .DOD(NLW_RAM_reg_1216_1279_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_18_20_n_0),
        .DOB(RAM_reg_1216_1279_18_20_n_1),
        .DOC(RAM_reg_1216_1279_18_20_n_2),
        .DOD(NLW_RAM_reg_1216_1279_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  RAM64X1D RAM_reg_1216_1279_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1216_1279_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1216_1279_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_3_5_n_0),
        .DOB(RAM_reg_1216_1279_3_5_n_1),
        .DOC(RAM_reg_1216_1279_3_5_n_2),
        .DOD(NLW_RAM_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_6_8_n_0),
        .DOB(RAM_reg_1216_1279_6_8_n_1),
        .DOC(RAM_reg_1216_1279_6_8_n_2),
        .DOD(NLW_RAM_reg_1216_1279_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1216_1279_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1216_1279_9_11_n_0),
        .DOB(RAM_reg_1216_1279_9_11_n_1),
        .DOC(RAM_reg_1216_1279_9_11_n_2),
        .DOD(NLW_RAM_reg_1216_1279_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_0_2_n_0),
        .DOB(RAM_reg_1280_1343_0_2_n_1),
        .DOC(RAM_reg_1280_1343_0_2_n_2),
        .DOD(NLW_RAM_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_12_14_n_0),
        .DOB(RAM_reg_1280_1343_12_14_n_1),
        .DOC(RAM_reg_1280_1343_12_14_n_2),
        .DOD(NLW_RAM_reg_1280_1343_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_15_17_n_0),
        .DOB(RAM_reg_1280_1343_15_17_n_1),
        .DOC(RAM_reg_1280_1343_15_17_n_2),
        .DOD(NLW_RAM_reg_1280_1343_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_18_20_n_0),
        .DOB(RAM_reg_1280_1343_18_20_n_1),
        .DOC(RAM_reg_1280_1343_18_20_n_2),
        .DOD(NLW_RAM_reg_1280_1343_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  RAM64X1D RAM_reg_1280_1343_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1280_1343_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1280_1343_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_3_5_n_0),
        .DOB(RAM_reg_1280_1343_3_5_n_1),
        .DOC(RAM_reg_1280_1343_3_5_n_2),
        .DOD(NLW_RAM_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_6_8_n_0),
        .DOB(RAM_reg_1280_1343_6_8_n_1),
        .DOC(RAM_reg_1280_1343_6_8_n_2),
        .DOD(NLW_RAM_reg_1280_1343_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1280_1343_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1280_1343_9_11_n_0),
        .DOB(RAM_reg_1280_1343_9_11_n_1),
        .DOC(RAM_reg_1280_1343_9_11_n_2),
        .DOD(NLW_RAM_reg_1280_1343_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_0_2_n_0),
        .DOB(RAM_reg_128_191_0_2_n_1),
        .DOC(RAM_reg_128_191_0_2_n_2),
        .DOD(NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_12_14_n_0),
        .DOB(RAM_reg_128_191_12_14_n_1),
        .DOC(RAM_reg_128_191_12_14_n_2),
        .DOD(NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_15_17_n_0),
        .DOB(RAM_reg_128_191_15_17_n_1),
        .DOC(RAM_reg_128_191_15_17_n_2),
        .DOD(NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_18_20_n_0),
        .DOB(RAM_reg_128_191_18_20_n_1),
        .DOC(RAM_reg_128_191_18_20_n_2),
        .DOD(NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  RAM64X1D RAM_reg_128_191_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_128_191_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_3_5_n_0),
        .DOB(RAM_reg_128_191_3_5_n_1),
        .DOC(RAM_reg_128_191_3_5_n_2),
        .DOD(NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_6_8_n_0),
        .DOB(RAM_reg_128_191_6_8_n_1),
        .DOC(RAM_reg_128_191_6_8_n_2),
        .DOD(NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_128_191_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_128_191_9_11_n_0),
        .DOB(RAM_reg_128_191_9_11_n_1),
        .DOC(RAM_reg_128_191_9_11_n_2),
        .DOD(NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_0_2_n_0),
        .DOB(RAM_reg_1344_1407_0_2_n_1),
        .DOC(RAM_reg_1344_1407_0_2_n_2),
        .DOD(NLW_RAM_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_12_14_n_0),
        .DOB(RAM_reg_1344_1407_12_14_n_1),
        .DOC(RAM_reg_1344_1407_12_14_n_2),
        .DOD(NLW_RAM_reg_1344_1407_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_15_17_n_0),
        .DOB(RAM_reg_1344_1407_15_17_n_1),
        .DOC(RAM_reg_1344_1407_15_17_n_2),
        .DOD(NLW_RAM_reg_1344_1407_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_18_20_n_0),
        .DOB(RAM_reg_1344_1407_18_20_n_1),
        .DOC(RAM_reg_1344_1407_18_20_n_2),
        .DOD(NLW_RAM_reg_1344_1407_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  RAM64X1D RAM_reg_1344_1407_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1344_1407_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1344_1407_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_3_5_n_0),
        .DOB(RAM_reg_1344_1407_3_5_n_1),
        .DOC(RAM_reg_1344_1407_3_5_n_2),
        .DOD(NLW_RAM_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_6_8_n_0),
        .DOB(RAM_reg_1344_1407_6_8_n_1),
        .DOC(RAM_reg_1344_1407_6_8_n_2),
        .DOD(NLW_RAM_reg_1344_1407_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1344_1407_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1344_1407_9_11_n_0),
        .DOB(RAM_reg_1344_1407_9_11_n_1),
        .DOC(RAM_reg_1344_1407_9_11_n_2),
        .DOD(NLW_RAM_reg_1344_1407_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_0_2_n_0),
        .DOB(RAM_reg_1408_1471_0_2_n_1),
        .DOC(RAM_reg_1408_1471_0_2_n_2),
        .DOD(NLW_RAM_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_12_14_n_0),
        .DOB(RAM_reg_1408_1471_12_14_n_1),
        .DOC(RAM_reg_1408_1471_12_14_n_2),
        .DOD(NLW_RAM_reg_1408_1471_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_15_17_n_0),
        .DOB(RAM_reg_1408_1471_15_17_n_1),
        .DOC(RAM_reg_1408_1471_15_17_n_2),
        .DOD(NLW_RAM_reg_1408_1471_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_18_20_n_0),
        .DOB(RAM_reg_1408_1471_18_20_n_1),
        .DOC(RAM_reg_1408_1471_18_20_n_2),
        .DOD(NLW_RAM_reg_1408_1471_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  RAM64X1D RAM_reg_1408_1471_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1408_1471_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1408_1471_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_3_5_n_0),
        .DOB(RAM_reg_1408_1471_3_5_n_1),
        .DOC(RAM_reg_1408_1471_3_5_n_2),
        .DOD(NLW_RAM_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_6_8_n_0),
        .DOB(RAM_reg_1408_1471_6_8_n_1),
        .DOC(RAM_reg_1408_1471_6_8_n_2),
        .DOD(NLW_RAM_reg_1408_1471_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1408_1471_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1408_1471_9_11_n_0),
        .DOB(RAM_reg_1408_1471_9_11_n_1),
        .DOC(RAM_reg_1408_1471_9_11_n_2),
        .DOD(NLW_RAM_reg_1408_1471_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_0_2_n_0),
        .DOB(RAM_reg_1472_1535_0_2_n_1),
        .DOC(RAM_reg_1472_1535_0_2_n_2),
        .DOD(NLW_RAM_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_12_14_n_0),
        .DOB(RAM_reg_1472_1535_12_14_n_1),
        .DOC(RAM_reg_1472_1535_12_14_n_2),
        .DOD(NLW_RAM_reg_1472_1535_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_15_17_n_0),
        .DOB(RAM_reg_1472_1535_15_17_n_1),
        .DOC(RAM_reg_1472_1535_15_17_n_2),
        .DOD(NLW_RAM_reg_1472_1535_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_18_20_n_0),
        .DOB(RAM_reg_1472_1535_18_20_n_1),
        .DOC(RAM_reg_1472_1535_18_20_n_2),
        .DOD(NLW_RAM_reg_1472_1535_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  RAM64X1D RAM_reg_1472_1535_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1472_1535_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1472_1535_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_3_5_n_0),
        .DOB(RAM_reg_1472_1535_3_5_n_1),
        .DOC(RAM_reg_1472_1535_3_5_n_2),
        .DOD(NLW_RAM_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_6_8_n_0),
        .DOB(RAM_reg_1472_1535_6_8_n_1),
        .DOC(RAM_reg_1472_1535_6_8_n_2),
        .DOD(NLW_RAM_reg_1472_1535_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1472_1535_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1472_1535_9_11_n_0),
        .DOB(RAM_reg_1472_1535_9_11_n_1),
        .DOC(RAM_reg_1472_1535_9_11_n_2),
        .DOD(NLW_RAM_reg_1472_1535_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_0_2_n_0),
        .DOB(RAM_reg_1536_1599_0_2_n_1),
        .DOC(RAM_reg_1536_1599_0_2_n_2),
        .DOD(NLW_RAM_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_12_14_n_0),
        .DOB(RAM_reg_1536_1599_12_14_n_1),
        .DOC(RAM_reg_1536_1599_12_14_n_2),
        .DOD(NLW_RAM_reg_1536_1599_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_15_17_n_0),
        .DOB(RAM_reg_1536_1599_15_17_n_1),
        .DOC(RAM_reg_1536_1599_15_17_n_2),
        .DOD(NLW_RAM_reg_1536_1599_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_18_20_n_0),
        .DOB(RAM_reg_1536_1599_18_20_n_1),
        .DOC(RAM_reg_1536_1599_18_20_n_2),
        .DOD(NLW_RAM_reg_1536_1599_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  RAM64X1D RAM_reg_1536_1599_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1536_1599_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1536_1599_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_3_5_n_0),
        .DOB(RAM_reg_1536_1599_3_5_n_1),
        .DOC(RAM_reg_1536_1599_3_5_n_2),
        .DOD(NLW_RAM_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_6_8_n_0),
        .DOB(RAM_reg_1536_1599_6_8_n_1),
        .DOC(RAM_reg_1536_1599_6_8_n_2),
        .DOD(NLW_RAM_reg_1536_1599_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1536_1599_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1536_1599_9_11_n_0),
        .DOB(RAM_reg_1536_1599_9_11_n_1),
        .DOC(RAM_reg_1536_1599_9_11_n_2),
        .DOD(NLW_RAM_reg_1536_1599_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_0_2_n_0),
        .DOB(RAM_reg_1600_1663_0_2_n_1),
        .DOC(RAM_reg_1600_1663_0_2_n_2),
        .DOD(NLW_RAM_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_12_14_n_0),
        .DOB(RAM_reg_1600_1663_12_14_n_1),
        .DOC(RAM_reg_1600_1663_12_14_n_2),
        .DOD(NLW_RAM_reg_1600_1663_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_15_17_n_0),
        .DOB(RAM_reg_1600_1663_15_17_n_1),
        .DOC(RAM_reg_1600_1663_15_17_n_2),
        .DOD(NLW_RAM_reg_1600_1663_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_18_20_n_0),
        .DOB(RAM_reg_1600_1663_18_20_n_1),
        .DOC(RAM_reg_1600_1663_18_20_n_2),
        .DOD(NLW_RAM_reg_1600_1663_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  RAM64X1D RAM_reg_1600_1663_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1600_1663_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1600_1663_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_3_5_n_0),
        .DOB(RAM_reg_1600_1663_3_5_n_1),
        .DOC(RAM_reg_1600_1663_3_5_n_2),
        .DOD(NLW_RAM_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_6_8_n_0),
        .DOB(RAM_reg_1600_1663_6_8_n_1),
        .DOC(RAM_reg_1600_1663_6_8_n_2),
        .DOD(NLW_RAM_reg_1600_1663_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1600_1663_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1600_1663_9_11_n_0),
        .DOB(RAM_reg_1600_1663_9_11_n_1),
        .DOC(RAM_reg_1600_1663_9_11_n_2),
        .DOD(NLW_RAM_reg_1600_1663_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_0_2_n_0),
        .DOB(RAM_reg_1664_1727_0_2_n_1),
        .DOC(RAM_reg_1664_1727_0_2_n_2),
        .DOD(NLW_RAM_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_12_14_n_0),
        .DOB(RAM_reg_1664_1727_12_14_n_1),
        .DOC(RAM_reg_1664_1727_12_14_n_2),
        .DOD(NLW_RAM_reg_1664_1727_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_15_17_n_0),
        .DOB(RAM_reg_1664_1727_15_17_n_1),
        .DOC(RAM_reg_1664_1727_15_17_n_2),
        .DOD(NLW_RAM_reg_1664_1727_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_18_20_n_0),
        .DOB(RAM_reg_1664_1727_18_20_n_1),
        .DOC(RAM_reg_1664_1727_18_20_n_2),
        .DOD(NLW_RAM_reg_1664_1727_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  RAM64X1D RAM_reg_1664_1727_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1664_1727_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1664_1727_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_3_5_n_0),
        .DOB(RAM_reg_1664_1727_3_5_n_1),
        .DOC(RAM_reg_1664_1727_3_5_n_2),
        .DOD(NLW_RAM_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_6_8_n_0),
        .DOB(RAM_reg_1664_1727_6_8_n_1),
        .DOC(RAM_reg_1664_1727_6_8_n_2),
        .DOD(NLW_RAM_reg_1664_1727_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1664_1727_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1664_1727_9_11_n_0),
        .DOB(RAM_reg_1664_1727_9_11_n_1),
        .DOC(RAM_reg_1664_1727_9_11_n_2),
        .DOD(NLW_RAM_reg_1664_1727_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_0_2_n_0),
        .DOB(RAM_reg_1728_1791_0_2_n_1),
        .DOC(RAM_reg_1728_1791_0_2_n_2),
        .DOD(NLW_RAM_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_12_14_n_0),
        .DOB(RAM_reg_1728_1791_12_14_n_1),
        .DOC(RAM_reg_1728_1791_12_14_n_2),
        .DOD(NLW_RAM_reg_1728_1791_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_15_17_n_0),
        .DOB(RAM_reg_1728_1791_15_17_n_1),
        .DOC(RAM_reg_1728_1791_15_17_n_2),
        .DOD(NLW_RAM_reg_1728_1791_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_18_20_n_0),
        .DOB(RAM_reg_1728_1791_18_20_n_1),
        .DOC(RAM_reg_1728_1791_18_20_n_2),
        .DOD(NLW_RAM_reg_1728_1791_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  RAM64X1D RAM_reg_1728_1791_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1728_1791_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1728_1791_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_3_5_n_0),
        .DOB(RAM_reg_1728_1791_3_5_n_1),
        .DOC(RAM_reg_1728_1791_3_5_n_2),
        .DOD(NLW_RAM_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_6_8_n_0),
        .DOB(RAM_reg_1728_1791_6_8_n_1),
        .DOC(RAM_reg_1728_1791_6_8_n_2),
        .DOD(NLW_RAM_reg_1728_1791_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1728_1791_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1728_1791_9_11_n_0),
        .DOB(RAM_reg_1728_1791_9_11_n_1),
        .DOC(RAM_reg_1728_1791_9_11_n_2),
        .DOD(NLW_RAM_reg_1728_1791_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_0_2_n_0),
        .DOB(RAM_reg_1792_1855_0_2_n_1),
        .DOC(RAM_reg_1792_1855_0_2_n_2),
        .DOD(NLW_RAM_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_12_14_n_0),
        .DOB(RAM_reg_1792_1855_12_14_n_1),
        .DOC(RAM_reg_1792_1855_12_14_n_2),
        .DOD(NLW_RAM_reg_1792_1855_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_15_17_n_0),
        .DOB(RAM_reg_1792_1855_15_17_n_1),
        .DOC(RAM_reg_1792_1855_15_17_n_2),
        .DOD(NLW_RAM_reg_1792_1855_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_18_20_n_0),
        .DOB(RAM_reg_1792_1855_18_20_n_1),
        .DOC(RAM_reg_1792_1855_18_20_n_2),
        .DOD(NLW_RAM_reg_1792_1855_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  RAM64X1D RAM_reg_1792_1855_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1792_1855_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1792_1855_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_3_5_n_0),
        .DOB(RAM_reg_1792_1855_3_5_n_1),
        .DOC(RAM_reg_1792_1855_3_5_n_2),
        .DOD(NLW_RAM_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_6_8_n_0),
        .DOB(RAM_reg_1792_1855_6_8_n_1),
        .DOC(RAM_reg_1792_1855_6_8_n_2),
        .DOD(NLW_RAM_reg_1792_1855_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1792_1855_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1792_1855_9_11_n_0),
        .DOB(RAM_reg_1792_1855_9_11_n_1),
        .DOC(RAM_reg_1792_1855_9_11_n_2),
        .DOD(NLW_RAM_reg_1792_1855_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_0_2_n_0),
        .DOB(RAM_reg_1856_1919_0_2_n_1),
        .DOC(RAM_reg_1856_1919_0_2_n_2),
        .DOD(NLW_RAM_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_12_14_n_0),
        .DOB(RAM_reg_1856_1919_12_14_n_1),
        .DOC(RAM_reg_1856_1919_12_14_n_2),
        .DOD(NLW_RAM_reg_1856_1919_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_15_17_n_0),
        .DOB(RAM_reg_1856_1919_15_17_n_1),
        .DOC(RAM_reg_1856_1919_15_17_n_2),
        .DOD(NLW_RAM_reg_1856_1919_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_18_20_n_0),
        .DOB(RAM_reg_1856_1919_18_20_n_1),
        .DOC(RAM_reg_1856_1919_18_20_n_2),
        .DOD(NLW_RAM_reg_1856_1919_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  RAM64X1D RAM_reg_1856_1919_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1856_1919_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1856_1919_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_3_5_n_0),
        .DOB(RAM_reg_1856_1919_3_5_n_1),
        .DOC(RAM_reg_1856_1919_3_5_n_2),
        .DOD(NLW_RAM_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_6_8_n_0),
        .DOB(RAM_reg_1856_1919_6_8_n_1),
        .DOC(RAM_reg_1856_1919_6_8_n_2),
        .DOD(NLW_RAM_reg_1856_1919_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1856_1919_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1856_1919_9_11_n_0),
        .DOB(RAM_reg_1856_1919_9_11_n_1),
        .DOC(RAM_reg_1856_1919_9_11_n_2),
        .DOD(NLW_RAM_reg_1856_1919_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_0_2_n_0),
        .DOB(RAM_reg_1920_1983_0_2_n_1),
        .DOC(RAM_reg_1920_1983_0_2_n_2),
        .DOD(NLW_RAM_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_12_14_n_0),
        .DOB(RAM_reg_1920_1983_12_14_n_1),
        .DOC(RAM_reg_1920_1983_12_14_n_2),
        .DOD(NLW_RAM_reg_1920_1983_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_15_17_n_0),
        .DOB(RAM_reg_1920_1983_15_17_n_1),
        .DOC(RAM_reg_1920_1983_15_17_n_2),
        .DOD(NLW_RAM_reg_1920_1983_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_18_20_n_0),
        .DOB(RAM_reg_1920_1983_18_20_n_1),
        .DOC(RAM_reg_1920_1983_18_20_n_2),
        .DOD(NLW_RAM_reg_1920_1983_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  RAM64X1D RAM_reg_1920_1983_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1920_1983_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1920_1983_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_3_5_n_0),
        .DOB(RAM_reg_1920_1983_3_5_n_1),
        .DOC(RAM_reg_1920_1983_3_5_n_2),
        .DOD(NLW_RAM_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_6_8_n_0),
        .DOB(RAM_reg_1920_1983_6_8_n_1),
        .DOC(RAM_reg_1920_1983_6_8_n_2),
        .DOD(NLW_RAM_reg_1920_1983_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1920_1983_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1920_1983_9_11_n_0),
        .DOB(RAM_reg_1920_1983_9_11_n_1),
        .DOC(RAM_reg_1920_1983_9_11_n_2),
        .DOD(NLW_RAM_reg_1920_1983_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_0_2_n_0),
        .DOB(RAM_reg_192_255_0_2_n_1),
        .DOC(RAM_reg_192_255_0_2_n_2),
        .DOD(NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_12_14_n_0),
        .DOB(RAM_reg_192_255_12_14_n_1),
        .DOC(RAM_reg_192_255_12_14_n_2),
        .DOD(NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_15_17_n_0),
        .DOB(RAM_reg_192_255_15_17_n_1),
        .DOC(RAM_reg_192_255_15_17_n_2),
        .DOD(NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_18_20_n_0),
        .DOB(RAM_reg_192_255_18_20_n_1),
        .DOC(RAM_reg_192_255_18_20_n_2),
        .DOD(NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  RAM64X1D RAM_reg_192_255_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_192_255_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_3_5_n_0),
        .DOB(RAM_reg_192_255_3_5_n_1),
        .DOC(RAM_reg_192_255_3_5_n_2),
        .DOD(NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_6_8_n_0),
        .DOB(RAM_reg_192_255_6_8_n_1),
        .DOC(RAM_reg_192_255_6_8_n_2),
        .DOD(NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_192_255_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_192_255_9_11_n_0),
        .DOB(RAM_reg_192_255_9_11_n_1),
        .DOC(RAM_reg_192_255_9_11_n_2),
        .DOD(NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_0_2_n_0),
        .DOB(RAM_reg_1984_2047_0_2_n_1),
        .DOC(RAM_reg_1984_2047_0_2_n_2),
        .DOD(NLW_RAM_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_12_14_n_0),
        .DOB(RAM_reg_1984_2047_12_14_n_1),
        .DOC(RAM_reg_1984_2047_12_14_n_2),
        .DOD(NLW_RAM_reg_1984_2047_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_15_17_n_0),
        .DOB(RAM_reg_1984_2047_15_17_n_1),
        .DOC(RAM_reg_1984_2047_15_17_n_2),
        .DOD(NLW_RAM_reg_1984_2047_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_18_20_n_0),
        .DOB(RAM_reg_1984_2047_18_20_n_1),
        .DOC(RAM_reg_1984_2047_18_20_n_2),
        .DOD(NLW_RAM_reg_1984_2047_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  RAM64X1D RAM_reg_1984_2047_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_1984_2047_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_1984_2047_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_3_5_n_0),
        .DOB(RAM_reg_1984_2047_3_5_n_1),
        .DOC(RAM_reg_1984_2047_3_5_n_2),
        .DOD(NLW_RAM_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_6_8_n_0),
        .DOB(RAM_reg_1984_2047_6_8_n_1),
        .DOC(RAM_reg_1984_2047_6_8_n_2),
        .DOD(NLW_RAM_reg_1984_2047_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_1984_2047_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_1984_2047_9_11_n_0),
        .DOB(RAM_reg_1984_2047_9_11_n_1),
        .DOC(RAM_reg_1984_2047_9_11_n_2),
        .DOD(NLW_RAM_reg_1984_2047_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\grxd.rx_len_wr_en_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_0_2_n_0),
        .DOB(RAM_reg_2048_2111_0_2_n_1),
        .DOC(RAM_reg_2048_2111_0_2_n_2),
        .DOD(NLW_RAM_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_12_14_n_0),
        .DOB(RAM_reg_2048_2111_12_14_n_1),
        .DOC(RAM_reg_2048_2111_12_14_n_2),
        .DOD(NLW_RAM_reg_2048_2111_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_15_17_n_0),
        .DOB(RAM_reg_2048_2111_15_17_n_1),
        .DOC(RAM_reg_2048_2111_15_17_n_2),
        .DOD(NLW_RAM_reg_2048_2111_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_18_20_n_0),
        .DOB(RAM_reg_2048_2111_18_20_n_1),
        .DOC(RAM_reg_2048_2111_18_20_n_2),
        .DOD(NLW_RAM_reg_2048_2111_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  RAM64X1D RAM_reg_2048_2111_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2048_2111_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2048_2111_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_3_5_n_0),
        .DOB(RAM_reg_2048_2111_3_5_n_1),
        .DOC(RAM_reg_2048_2111_3_5_n_2),
        .DOD(NLW_RAM_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_6_8_n_0),
        .DOB(RAM_reg_2048_2111_6_8_n_1),
        .DOC(RAM_reg_2048_2111_6_8_n_2),
        .DOD(NLW_RAM_reg_2048_2111_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2048_2111_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2048_2111_9_11_n_0),
        .DOB(RAM_reg_2048_2111_9_11_n_1),
        .DOC(RAM_reg_2048_2111_9_11_n_2),
        .DOD(NLW_RAM_reg_2048_2111_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_0_2_n_0),
        .DOB(RAM_reg_2112_2175_0_2_n_1),
        .DOC(RAM_reg_2112_2175_0_2_n_2),
        .DOD(NLW_RAM_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_12_14_n_0),
        .DOB(RAM_reg_2112_2175_12_14_n_1),
        .DOC(RAM_reg_2112_2175_12_14_n_2),
        .DOD(NLW_RAM_reg_2112_2175_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_15_17_n_0),
        .DOB(RAM_reg_2112_2175_15_17_n_1),
        .DOC(RAM_reg_2112_2175_15_17_n_2),
        .DOD(NLW_RAM_reg_2112_2175_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_18_20_n_0),
        .DOB(RAM_reg_2112_2175_18_20_n_1),
        .DOC(RAM_reg_2112_2175_18_20_n_2),
        .DOD(NLW_RAM_reg_2112_2175_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  RAM64X1D RAM_reg_2112_2175_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2112_2175_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2112_2175_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_3_5_n_0),
        .DOB(RAM_reg_2112_2175_3_5_n_1),
        .DOC(RAM_reg_2112_2175_3_5_n_2),
        .DOD(NLW_RAM_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_6_8_n_0),
        .DOB(RAM_reg_2112_2175_6_8_n_1),
        .DOC(RAM_reg_2112_2175_6_8_n_2),
        .DOD(NLW_RAM_reg_2112_2175_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2112_2175_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2112_2175_9_11_n_0),
        .DOB(RAM_reg_2112_2175_9_11_n_1),
        .DOC(RAM_reg_2112_2175_9_11_n_2),
        .DOD(NLW_RAM_reg_2112_2175_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_0_2_n_0),
        .DOB(RAM_reg_2176_2239_0_2_n_1),
        .DOC(RAM_reg_2176_2239_0_2_n_2),
        .DOD(NLW_RAM_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_12_14_n_0),
        .DOB(RAM_reg_2176_2239_12_14_n_1),
        .DOC(RAM_reg_2176_2239_12_14_n_2),
        .DOD(NLW_RAM_reg_2176_2239_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_15_17_n_0),
        .DOB(RAM_reg_2176_2239_15_17_n_1),
        .DOC(RAM_reg_2176_2239_15_17_n_2),
        .DOD(NLW_RAM_reg_2176_2239_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_18_20_n_0),
        .DOB(RAM_reg_2176_2239_18_20_n_1),
        .DOC(RAM_reg_2176_2239_18_20_n_2),
        .DOD(NLW_RAM_reg_2176_2239_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  RAM64X1D RAM_reg_2176_2239_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2176_2239_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2176_2239_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_3_5_n_0),
        .DOB(RAM_reg_2176_2239_3_5_n_1),
        .DOC(RAM_reg_2176_2239_3_5_n_2),
        .DOD(NLW_RAM_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_6_8_n_0),
        .DOB(RAM_reg_2176_2239_6_8_n_1),
        .DOC(RAM_reg_2176_2239_6_8_n_2),
        .DOD(NLW_RAM_reg_2176_2239_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2176_2239_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2176_2239_9_11_n_0),
        .DOB(RAM_reg_2176_2239_9_11_n_1),
        .DOC(RAM_reg_2176_2239_9_11_n_2),
        .DOD(NLW_RAM_reg_2176_2239_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_0_2_n_0),
        .DOB(RAM_reg_2240_2303_0_2_n_1),
        .DOC(RAM_reg_2240_2303_0_2_n_2),
        .DOD(NLW_RAM_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_12_14_n_0),
        .DOB(RAM_reg_2240_2303_12_14_n_1),
        .DOC(RAM_reg_2240_2303_12_14_n_2),
        .DOD(NLW_RAM_reg_2240_2303_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_15_17_n_0),
        .DOB(RAM_reg_2240_2303_15_17_n_1),
        .DOC(RAM_reg_2240_2303_15_17_n_2),
        .DOD(NLW_RAM_reg_2240_2303_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_18_20_n_0),
        .DOB(RAM_reg_2240_2303_18_20_n_1),
        .DOC(RAM_reg_2240_2303_18_20_n_2),
        .DOD(NLW_RAM_reg_2240_2303_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  RAM64X1D RAM_reg_2240_2303_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2240_2303_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2240_2303_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_3_5_n_0),
        .DOB(RAM_reg_2240_2303_3_5_n_1),
        .DOC(RAM_reg_2240_2303_3_5_n_2),
        .DOD(NLW_RAM_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_6_8_n_0),
        .DOB(RAM_reg_2240_2303_6_8_n_1),
        .DOC(RAM_reg_2240_2303_6_8_n_2),
        .DOD(NLW_RAM_reg_2240_2303_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2240_2303_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2240_2303_9_11_n_0),
        .DOB(RAM_reg_2240_2303_9_11_n_1),
        .DOC(RAM_reg_2240_2303_9_11_n_2),
        .DOD(NLW_RAM_reg_2240_2303_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_0_2_n_0),
        .DOB(RAM_reg_2304_2367_0_2_n_1),
        .DOC(RAM_reg_2304_2367_0_2_n_2),
        .DOD(NLW_RAM_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_12_14_n_0),
        .DOB(RAM_reg_2304_2367_12_14_n_1),
        .DOC(RAM_reg_2304_2367_12_14_n_2),
        .DOD(NLW_RAM_reg_2304_2367_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_15_17_n_0),
        .DOB(RAM_reg_2304_2367_15_17_n_1),
        .DOC(RAM_reg_2304_2367_15_17_n_2),
        .DOD(NLW_RAM_reg_2304_2367_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_18_20_n_0),
        .DOB(RAM_reg_2304_2367_18_20_n_1),
        .DOC(RAM_reg_2304_2367_18_20_n_2),
        .DOD(NLW_RAM_reg_2304_2367_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  RAM64X1D RAM_reg_2304_2367_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2304_2367_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2304_2367_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_3_5_n_0),
        .DOB(RAM_reg_2304_2367_3_5_n_1),
        .DOC(RAM_reg_2304_2367_3_5_n_2),
        .DOD(NLW_RAM_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_6_8_n_0),
        .DOB(RAM_reg_2304_2367_6_8_n_1),
        .DOC(RAM_reg_2304_2367_6_8_n_2),
        .DOD(NLW_RAM_reg_2304_2367_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2304_2367_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2304_2367_9_11_n_0),
        .DOB(RAM_reg_2304_2367_9_11_n_1),
        .DOC(RAM_reg_2304_2367_9_11_n_2),
        .DOD(NLW_RAM_reg_2304_2367_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_0_2_n_0),
        .DOB(RAM_reg_2368_2431_0_2_n_1),
        .DOC(RAM_reg_2368_2431_0_2_n_2),
        .DOD(NLW_RAM_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_12_14_n_0),
        .DOB(RAM_reg_2368_2431_12_14_n_1),
        .DOC(RAM_reg_2368_2431_12_14_n_2),
        .DOD(NLW_RAM_reg_2368_2431_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_15_17_n_0),
        .DOB(RAM_reg_2368_2431_15_17_n_1),
        .DOC(RAM_reg_2368_2431_15_17_n_2),
        .DOD(NLW_RAM_reg_2368_2431_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_18_20_n_0),
        .DOB(RAM_reg_2368_2431_18_20_n_1),
        .DOC(RAM_reg_2368_2431_18_20_n_2),
        .DOD(NLW_RAM_reg_2368_2431_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  RAM64X1D RAM_reg_2368_2431_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2368_2431_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2368_2431_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_3_5_n_0),
        .DOB(RAM_reg_2368_2431_3_5_n_1),
        .DOC(RAM_reg_2368_2431_3_5_n_2),
        .DOD(NLW_RAM_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_6_8_n_0),
        .DOB(RAM_reg_2368_2431_6_8_n_1),
        .DOC(RAM_reg_2368_2431_6_8_n_2),
        .DOD(NLW_RAM_reg_2368_2431_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2368_2431_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2368_2431_9_11_n_0),
        .DOB(RAM_reg_2368_2431_9_11_n_1),
        .DOC(RAM_reg_2368_2431_9_11_n_2),
        .DOD(NLW_RAM_reg_2368_2431_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_0_2_n_0),
        .DOB(RAM_reg_2432_2495_0_2_n_1),
        .DOC(RAM_reg_2432_2495_0_2_n_2),
        .DOD(NLW_RAM_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_12_14_n_0),
        .DOB(RAM_reg_2432_2495_12_14_n_1),
        .DOC(RAM_reg_2432_2495_12_14_n_2),
        .DOD(NLW_RAM_reg_2432_2495_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_15_17_n_0),
        .DOB(RAM_reg_2432_2495_15_17_n_1),
        .DOC(RAM_reg_2432_2495_15_17_n_2),
        .DOD(NLW_RAM_reg_2432_2495_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_18_20_n_0),
        .DOB(RAM_reg_2432_2495_18_20_n_1),
        .DOC(RAM_reg_2432_2495_18_20_n_2),
        .DOD(NLW_RAM_reg_2432_2495_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  RAM64X1D RAM_reg_2432_2495_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2432_2495_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2432_2495_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_3_5_n_0),
        .DOB(RAM_reg_2432_2495_3_5_n_1),
        .DOC(RAM_reg_2432_2495_3_5_n_2),
        .DOD(NLW_RAM_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_6_8_n_0),
        .DOB(RAM_reg_2432_2495_6_8_n_1),
        .DOC(RAM_reg_2432_2495_6_8_n_2),
        .DOD(NLW_RAM_reg_2432_2495_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2432_2495_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2432_2495_9_11_n_0),
        .DOB(RAM_reg_2432_2495_9_11_n_1),
        .DOC(RAM_reg_2432_2495_9_11_n_2),
        .DOD(NLW_RAM_reg_2432_2495_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_0_2_n_0),
        .DOB(RAM_reg_2496_2559_0_2_n_1),
        .DOC(RAM_reg_2496_2559_0_2_n_2),
        .DOD(NLW_RAM_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_12_14_n_0),
        .DOB(RAM_reg_2496_2559_12_14_n_1),
        .DOC(RAM_reg_2496_2559_12_14_n_2),
        .DOD(NLW_RAM_reg_2496_2559_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_15_17_n_0),
        .DOB(RAM_reg_2496_2559_15_17_n_1),
        .DOC(RAM_reg_2496_2559_15_17_n_2),
        .DOD(NLW_RAM_reg_2496_2559_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_18_20_n_0),
        .DOB(RAM_reg_2496_2559_18_20_n_1),
        .DOC(RAM_reg_2496_2559_18_20_n_2),
        .DOD(NLW_RAM_reg_2496_2559_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  RAM64X1D RAM_reg_2496_2559_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2496_2559_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2496_2559_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_3_5_n_0),
        .DOB(RAM_reg_2496_2559_3_5_n_1),
        .DOC(RAM_reg_2496_2559_3_5_n_2),
        .DOD(NLW_RAM_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_6_8_n_0),
        .DOB(RAM_reg_2496_2559_6_8_n_1),
        .DOC(RAM_reg_2496_2559_6_8_n_2),
        .DOD(NLW_RAM_reg_2496_2559_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2496_2559_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2496_2559_9_11_n_0),
        .DOB(RAM_reg_2496_2559_9_11_n_1),
        .DOC(RAM_reg_2496_2559_9_11_n_2),
        .DOD(NLW_RAM_reg_2496_2559_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_0_2_n_0),
        .DOB(RAM_reg_2560_2623_0_2_n_1),
        .DOC(RAM_reg_2560_2623_0_2_n_2),
        .DOD(NLW_RAM_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_12_14_n_0),
        .DOB(RAM_reg_2560_2623_12_14_n_1),
        .DOC(RAM_reg_2560_2623_12_14_n_2),
        .DOD(NLW_RAM_reg_2560_2623_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_15_17_n_0),
        .DOB(RAM_reg_2560_2623_15_17_n_1),
        .DOC(RAM_reg_2560_2623_15_17_n_2),
        .DOD(NLW_RAM_reg_2560_2623_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_18_20_n_0),
        .DOB(RAM_reg_2560_2623_18_20_n_1),
        .DOC(RAM_reg_2560_2623_18_20_n_2),
        .DOD(NLW_RAM_reg_2560_2623_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  RAM64X1D RAM_reg_2560_2623_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2560_2623_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2560_2623_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_3_5_n_0),
        .DOB(RAM_reg_2560_2623_3_5_n_1),
        .DOC(RAM_reg_2560_2623_3_5_n_2),
        .DOD(NLW_RAM_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_6_8_n_0),
        .DOB(RAM_reg_2560_2623_6_8_n_1),
        .DOC(RAM_reg_2560_2623_6_8_n_2),
        .DOD(NLW_RAM_reg_2560_2623_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2560_2623_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2560_2623_9_11_n_0),
        .DOB(RAM_reg_2560_2623_9_11_n_1),
        .DOC(RAM_reg_2560_2623_9_11_n_2),
        .DOD(NLW_RAM_reg_2560_2623_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_0_2_n_0),
        .DOB(RAM_reg_256_319_0_2_n_1),
        .DOC(RAM_reg_256_319_0_2_n_2),
        .DOD(NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_12_14_n_0),
        .DOB(RAM_reg_256_319_12_14_n_1),
        .DOC(RAM_reg_256_319_12_14_n_2),
        .DOD(NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_15_17_n_0),
        .DOB(RAM_reg_256_319_15_17_n_1),
        .DOC(RAM_reg_256_319_15_17_n_2),
        .DOD(NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_18_20_n_0),
        .DOB(RAM_reg_256_319_18_20_n_1),
        .DOC(RAM_reg_256_319_18_20_n_2),
        .DOD(NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  RAM64X1D RAM_reg_256_319_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_256_319_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_3_5_n_0),
        .DOB(RAM_reg_256_319_3_5_n_1),
        .DOC(RAM_reg_256_319_3_5_n_2),
        .DOD(NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_6_8_n_0),
        .DOB(RAM_reg_256_319_6_8_n_1),
        .DOC(RAM_reg_256_319_6_8_n_2),
        .DOD(NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_256_319_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_256_319_9_11_n_0),
        .DOB(RAM_reg_256_319_9_11_n_1),
        .DOC(RAM_reg_256_319_9_11_n_2),
        .DOD(NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_0_2_n_0),
        .DOB(RAM_reg_2624_2687_0_2_n_1),
        .DOC(RAM_reg_2624_2687_0_2_n_2),
        .DOD(NLW_RAM_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_12_14_n_0),
        .DOB(RAM_reg_2624_2687_12_14_n_1),
        .DOC(RAM_reg_2624_2687_12_14_n_2),
        .DOD(NLW_RAM_reg_2624_2687_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_15_17_n_0),
        .DOB(RAM_reg_2624_2687_15_17_n_1),
        .DOC(RAM_reg_2624_2687_15_17_n_2),
        .DOD(NLW_RAM_reg_2624_2687_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_18_20_n_0),
        .DOB(RAM_reg_2624_2687_18_20_n_1),
        .DOC(RAM_reg_2624_2687_18_20_n_2),
        .DOD(NLW_RAM_reg_2624_2687_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  RAM64X1D RAM_reg_2624_2687_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2624_2687_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2624_2687_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_3_5_n_0),
        .DOB(RAM_reg_2624_2687_3_5_n_1),
        .DOC(RAM_reg_2624_2687_3_5_n_2),
        .DOD(NLW_RAM_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_6_8_n_0),
        .DOB(RAM_reg_2624_2687_6_8_n_1),
        .DOC(RAM_reg_2624_2687_6_8_n_2),
        .DOD(NLW_RAM_reg_2624_2687_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2624_2687_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2624_2687_9_11_n_0),
        .DOB(RAM_reg_2624_2687_9_11_n_1),
        .DOC(RAM_reg_2624_2687_9_11_n_2),
        .DOD(NLW_RAM_reg_2624_2687_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_0_2_n_0),
        .DOB(RAM_reg_2688_2751_0_2_n_1),
        .DOC(RAM_reg_2688_2751_0_2_n_2),
        .DOD(NLW_RAM_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_12_14_n_0),
        .DOB(RAM_reg_2688_2751_12_14_n_1),
        .DOC(RAM_reg_2688_2751_12_14_n_2),
        .DOD(NLW_RAM_reg_2688_2751_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_15_17_n_0),
        .DOB(RAM_reg_2688_2751_15_17_n_1),
        .DOC(RAM_reg_2688_2751_15_17_n_2),
        .DOD(NLW_RAM_reg_2688_2751_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_18_20_n_0),
        .DOB(RAM_reg_2688_2751_18_20_n_1),
        .DOC(RAM_reg_2688_2751_18_20_n_2),
        .DOD(NLW_RAM_reg_2688_2751_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  RAM64X1D RAM_reg_2688_2751_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2688_2751_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2688_2751_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_3_5_n_0),
        .DOB(RAM_reg_2688_2751_3_5_n_1),
        .DOC(RAM_reg_2688_2751_3_5_n_2),
        .DOD(NLW_RAM_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_6_8_n_0),
        .DOB(RAM_reg_2688_2751_6_8_n_1),
        .DOC(RAM_reg_2688_2751_6_8_n_2),
        .DOD(NLW_RAM_reg_2688_2751_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2688_2751_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2688_2751_9_11_n_0),
        .DOB(RAM_reg_2688_2751_9_11_n_1),
        .DOC(RAM_reg_2688_2751_9_11_n_2),
        .DOD(NLW_RAM_reg_2688_2751_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_0_2_n_0),
        .DOB(RAM_reg_2752_2815_0_2_n_1),
        .DOC(RAM_reg_2752_2815_0_2_n_2),
        .DOD(NLW_RAM_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_12_14_n_0),
        .DOB(RAM_reg_2752_2815_12_14_n_1),
        .DOC(RAM_reg_2752_2815_12_14_n_2),
        .DOD(NLW_RAM_reg_2752_2815_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_15_17_n_0),
        .DOB(RAM_reg_2752_2815_15_17_n_1),
        .DOC(RAM_reg_2752_2815_15_17_n_2),
        .DOD(NLW_RAM_reg_2752_2815_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_18_20_n_0),
        .DOB(RAM_reg_2752_2815_18_20_n_1),
        .DOC(RAM_reg_2752_2815_18_20_n_2),
        .DOD(NLW_RAM_reg_2752_2815_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  RAM64X1D RAM_reg_2752_2815_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2752_2815_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2752_2815_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_3_5_n_0),
        .DOB(RAM_reg_2752_2815_3_5_n_1),
        .DOC(RAM_reg_2752_2815_3_5_n_2),
        .DOD(NLW_RAM_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_6_8_n_0),
        .DOB(RAM_reg_2752_2815_6_8_n_1),
        .DOC(RAM_reg_2752_2815_6_8_n_2),
        .DOD(NLW_RAM_reg_2752_2815_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2752_2815_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2752_2815_9_11_n_0),
        .DOB(RAM_reg_2752_2815_9_11_n_1),
        .DOC(RAM_reg_2752_2815_9_11_n_2),
        .DOD(NLW_RAM_reg_2752_2815_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_0_2_n_0),
        .DOB(RAM_reg_2816_2879_0_2_n_1),
        .DOC(RAM_reg_2816_2879_0_2_n_2),
        .DOD(NLW_RAM_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_12_14_n_0),
        .DOB(RAM_reg_2816_2879_12_14_n_1),
        .DOC(RAM_reg_2816_2879_12_14_n_2),
        .DOD(NLW_RAM_reg_2816_2879_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_15_17_n_0),
        .DOB(RAM_reg_2816_2879_15_17_n_1),
        .DOC(RAM_reg_2816_2879_15_17_n_2),
        .DOD(NLW_RAM_reg_2816_2879_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_18_20_n_0),
        .DOB(RAM_reg_2816_2879_18_20_n_1),
        .DOC(RAM_reg_2816_2879_18_20_n_2),
        .DOD(NLW_RAM_reg_2816_2879_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  RAM64X1D RAM_reg_2816_2879_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2816_2879_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2816_2879_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_3_5_n_0),
        .DOB(RAM_reg_2816_2879_3_5_n_1),
        .DOC(RAM_reg_2816_2879_3_5_n_2),
        .DOD(NLW_RAM_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_6_8_n_0),
        .DOB(RAM_reg_2816_2879_6_8_n_1),
        .DOC(RAM_reg_2816_2879_6_8_n_2),
        .DOD(NLW_RAM_reg_2816_2879_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2816_2879_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2816_2879_9_11_n_0),
        .DOB(RAM_reg_2816_2879_9_11_n_1),
        .DOC(RAM_reg_2816_2879_9_11_n_2),
        .DOD(NLW_RAM_reg_2816_2879_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_0_2_n_0),
        .DOB(RAM_reg_2880_2943_0_2_n_1),
        .DOC(RAM_reg_2880_2943_0_2_n_2),
        .DOD(NLW_RAM_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_12_14_n_0),
        .DOB(RAM_reg_2880_2943_12_14_n_1),
        .DOC(RAM_reg_2880_2943_12_14_n_2),
        .DOD(NLW_RAM_reg_2880_2943_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_15_17_n_0),
        .DOB(RAM_reg_2880_2943_15_17_n_1),
        .DOC(RAM_reg_2880_2943_15_17_n_2),
        .DOD(NLW_RAM_reg_2880_2943_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_18_20_n_0),
        .DOB(RAM_reg_2880_2943_18_20_n_1),
        .DOC(RAM_reg_2880_2943_18_20_n_2),
        .DOD(NLW_RAM_reg_2880_2943_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  RAM64X1D RAM_reg_2880_2943_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2880_2943_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2880_2943_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_3_5_n_0),
        .DOB(RAM_reg_2880_2943_3_5_n_1),
        .DOC(RAM_reg_2880_2943_3_5_n_2),
        .DOD(NLW_RAM_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_6_8_n_0),
        .DOB(RAM_reg_2880_2943_6_8_n_1),
        .DOC(RAM_reg_2880_2943_6_8_n_2),
        .DOD(NLW_RAM_reg_2880_2943_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2880_2943_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2880_2943_9_11_n_0),
        .DOB(RAM_reg_2880_2943_9_11_n_1),
        .DOC(RAM_reg_2880_2943_9_11_n_2),
        .DOD(NLW_RAM_reg_2880_2943_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_0_2_n_0),
        .DOB(RAM_reg_2944_3007_0_2_n_1),
        .DOC(RAM_reg_2944_3007_0_2_n_2),
        .DOD(NLW_RAM_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_12_14_n_0),
        .DOB(RAM_reg_2944_3007_12_14_n_1),
        .DOC(RAM_reg_2944_3007_12_14_n_2),
        .DOD(NLW_RAM_reg_2944_3007_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_15_17_n_0),
        .DOB(RAM_reg_2944_3007_15_17_n_1),
        .DOC(RAM_reg_2944_3007_15_17_n_2),
        .DOD(NLW_RAM_reg_2944_3007_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_18_20_n_0),
        .DOB(RAM_reg_2944_3007_18_20_n_1),
        .DOC(RAM_reg_2944_3007_18_20_n_2),
        .DOD(NLW_RAM_reg_2944_3007_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  RAM64X1D RAM_reg_2944_3007_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_2944_3007_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_2944_3007_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_3_5_n_0),
        .DOB(RAM_reg_2944_3007_3_5_n_1),
        .DOC(RAM_reg_2944_3007_3_5_n_2),
        .DOD(NLW_RAM_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_6_8_n_0),
        .DOB(RAM_reg_2944_3007_6_8_n_1),
        .DOC(RAM_reg_2944_3007_6_8_n_2),
        .DOD(NLW_RAM_reg_2944_3007_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_2944_3007_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_2944_3007_9_11_n_0),
        .DOB(RAM_reg_2944_3007_9_11_n_1),
        .DOC(RAM_reg_2944_3007_9_11_n_2),
        .DOD(NLW_RAM_reg_2944_3007_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_0_2_n_0),
        .DOB(RAM_reg_3008_3071_0_2_n_1),
        .DOC(RAM_reg_3008_3071_0_2_n_2),
        .DOD(NLW_RAM_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_12_14_n_0),
        .DOB(RAM_reg_3008_3071_12_14_n_1),
        .DOC(RAM_reg_3008_3071_12_14_n_2),
        .DOD(NLW_RAM_reg_3008_3071_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_15_17_n_0),
        .DOB(RAM_reg_3008_3071_15_17_n_1),
        .DOC(RAM_reg_3008_3071_15_17_n_2),
        .DOD(NLW_RAM_reg_3008_3071_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_18_20_n_0),
        .DOB(RAM_reg_3008_3071_18_20_n_1),
        .DOC(RAM_reg_3008_3071_18_20_n_2),
        .DOD(NLW_RAM_reg_3008_3071_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  RAM64X1D RAM_reg_3008_3071_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3008_3071_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3008_3071_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_3_5_n_0),
        .DOB(RAM_reg_3008_3071_3_5_n_1),
        .DOC(RAM_reg_3008_3071_3_5_n_2),
        .DOD(NLW_RAM_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_6_8_n_0),
        .DOB(RAM_reg_3008_3071_6_8_n_1),
        .DOC(RAM_reg_3008_3071_6_8_n_2),
        .DOD(NLW_RAM_reg_3008_3071_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3008_3071_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3008_3071_9_11_n_0),
        .DOB(RAM_reg_3008_3071_9_11_n_1),
        .DOC(RAM_reg_3008_3071_9_11_n_2),
        .DOD(NLW_RAM_reg_3008_3071_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_0_2_n_0),
        .DOB(RAM_reg_3072_3135_0_2_n_1),
        .DOC(RAM_reg_3072_3135_0_2_n_2),
        .DOD(NLW_RAM_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_12_14_n_0),
        .DOB(RAM_reg_3072_3135_12_14_n_1),
        .DOC(RAM_reg_3072_3135_12_14_n_2),
        .DOD(NLW_RAM_reg_3072_3135_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_15_17_n_0),
        .DOB(RAM_reg_3072_3135_15_17_n_1),
        .DOC(RAM_reg_3072_3135_15_17_n_2),
        .DOD(NLW_RAM_reg_3072_3135_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_18_20_n_0),
        .DOB(RAM_reg_3072_3135_18_20_n_1),
        .DOC(RAM_reg_3072_3135_18_20_n_2),
        .DOD(NLW_RAM_reg_3072_3135_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  RAM64X1D RAM_reg_3072_3135_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3072_3135_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3072_3135_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_3_5_n_0),
        .DOB(RAM_reg_3072_3135_3_5_n_1),
        .DOC(RAM_reg_3072_3135_3_5_n_2),
        .DOD(NLW_RAM_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_6_8_n_0),
        .DOB(RAM_reg_3072_3135_6_8_n_1),
        .DOC(RAM_reg_3072_3135_6_8_n_2),
        .DOD(NLW_RAM_reg_3072_3135_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3072_3135_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3072_3135_9_11_n_0),
        .DOB(RAM_reg_3072_3135_9_11_n_1),
        .DOC(RAM_reg_3072_3135_9_11_n_2),
        .DOD(NLW_RAM_reg_3072_3135_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_0_2_n_0),
        .DOB(RAM_reg_3136_3199_0_2_n_1),
        .DOC(RAM_reg_3136_3199_0_2_n_2),
        .DOD(NLW_RAM_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_12_14_n_0),
        .DOB(RAM_reg_3136_3199_12_14_n_1),
        .DOC(RAM_reg_3136_3199_12_14_n_2),
        .DOD(NLW_RAM_reg_3136_3199_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_15_17_n_0),
        .DOB(RAM_reg_3136_3199_15_17_n_1),
        .DOC(RAM_reg_3136_3199_15_17_n_2),
        .DOD(NLW_RAM_reg_3136_3199_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_18_20_n_0),
        .DOB(RAM_reg_3136_3199_18_20_n_1),
        .DOC(RAM_reg_3136_3199_18_20_n_2),
        .DOD(NLW_RAM_reg_3136_3199_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  RAM64X1D RAM_reg_3136_3199_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3136_3199_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3136_3199_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_3_5_n_0),
        .DOB(RAM_reg_3136_3199_3_5_n_1),
        .DOC(RAM_reg_3136_3199_3_5_n_2),
        .DOD(NLW_RAM_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_6_8_n_0),
        .DOB(RAM_reg_3136_3199_6_8_n_1),
        .DOC(RAM_reg_3136_3199_6_8_n_2),
        .DOD(NLW_RAM_reg_3136_3199_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3136_3199_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3136_3199_9_11_n_0),
        .DOB(RAM_reg_3136_3199_9_11_n_1),
        .DOC(RAM_reg_3136_3199_9_11_n_2),
        .DOD(NLW_RAM_reg_3136_3199_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_0_2_n_0),
        .DOB(RAM_reg_3200_3263_0_2_n_1),
        .DOC(RAM_reg_3200_3263_0_2_n_2),
        .DOD(NLW_RAM_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_12_14_n_0),
        .DOB(RAM_reg_3200_3263_12_14_n_1),
        .DOC(RAM_reg_3200_3263_12_14_n_2),
        .DOD(NLW_RAM_reg_3200_3263_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_15_17_n_0),
        .DOB(RAM_reg_3200_3263_15_17_n_1),
        .DOC(RAM_reg_3200_3263_15_17_n_2),
        .DOD(NLW_RAM_reg_3200_3263_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_18_20_n_0),
        .DOB(RAM_reg_3200_3263_18_20_n_1),
        .DOC(RAM_reg_3200_3263_18_20_n_2),
        .DOD(NLW_RAM_reg_3200_3263_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  RAM64X1D RAM_reg_3200_3263_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3200_3263_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3200_3263_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_3_5_n_0),
        .DOB(RAM_reg_3200_3263_3_5_n_1),
        .DOC(RAM_reg_3200_3263_3_5_n_2),
        .DOD(NLW_RAM_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_6_8_n_0),
        .DOB(RAM_reg_3200_3263_6_8_n_1),
        .DOC(RAM_reg_3200_3263_6_8_n_2),
        .DOD(NLW_RAM_reg_3200_3263_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3200_3263_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3200_3263_9_11_n_0),
        .DOB(RAM_reg_3200_3263_9_11_n_1),
        .DOC(RAM_reg_3200_3263_9_11_n_2),
        .DOD(NLW_RAM_reg_3200_3263_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_0_2_n_0),
        .DOB(RAM_reg_320_383_0_2_n_1),
        .DOC(RAM_reg_320_383_0_2_n_2),
        .DOD(NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_12_14_n_0),
        .DOB(RAM_reg_320_383_12_14_n_1),
        .DOC(RAM_reg_320_383_12_14_n_2),
        .DOD(NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_15_17_n_0),
        .DOB(RAM_reg_320_383_15_17_n_1),
        .DOC(RAM_reg_320_383_15_17_n_2),
        .DOD(NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_18_20_n_0),
        .DOB(RAM_reg_320_383_18_20_n_1),
        .DOC(RAM_reg_320_383_18_20_n_2),
        .DOD(NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  RAM64X1D RAM_reg_320_383_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_320_383_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_3_5_n_0),
        .DOB(RAM_reg_320_383_3_5_n_1),
        .DOC(RAM_reg_320_383_3_5_n_2),
        .DOD(NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_6_8_n_0),
        .DOB(RAM_reg_320_383_6_8_n_1),
        .DOC(RAM_reg_320_383_6_8_n_2),
        .DOD(NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_320_383_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_320_383_9_11_n_0),
        .DOB(RAM_reg_320_383_9_11_n_1),
        .DOC(RAM_reg_320_383_9_11_n_2),
        .DOD(NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_0_2_n_0),
        .DOB(RAM_reg_3264_3327_0_2_n_1),
        .DOC(RAM_reg_3264_3327_0_2_n_2),
        .DOD(NLW_RAM_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_12_14_n_0),
        .DOB(RAM_reg_3264_3327_12_14_n_1),
        .DOC(RAM_reg_3264_3327_12_14_n_2),
        .DOD(NLW_RAM_reg_3264_3327_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_15_17_n_0),
        .DOB(RAM_reg_3264_3327_15_17_n_1),
        .DOC(RAM_reg_3264_3327_15_17_n_2),
        .DOD(NLW_RAM_reg_3264_3327_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_18_20_n_0),
        .DOB(RAM_reg_3264_3327_18_20_n_1),
        .DOC(RAM_reg_3264_3327_18_20_n_2),
        .DOD(NLW_RAM_reg_3264_3327_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  RAM64X1D RAM_reg_3264_3327_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3264_3327_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3264_3327_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_3_5_n_0),
        .DOB(RAM_reg_3264_3327_3_5_n_1),
        .DOC(RAM_reg_3264_3327_3_5_n_2),
        .DOD(NLW_RAM_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_6_8_n_0),
        .DOB(RAM_reg_3264_3327_6_8_n_1),
        .DOC(RAM_reg_3264_3327_6_8_n_2),
        .DOD(NLW_RAM_reg_3264_3327_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3264_3327_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3264_3327_9_11_n_0),
        .DOB(RAM_reg_3264_3327_9_11_n_1),
        .DOC(RAM_reg_3264_3327_9_11_n_2),
        .DOD(NLW_RAM_reg_3264_3327_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_0_2_n_0),
        .DOB(RAM_reg_3328_3391_0_2_n_1),
        .DOC(RAM_reg_3328_3391_0_2_n_2),
        .DOD(NLW_RAM_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_12_14_n_0),
        .DOB(RAM_reg_3328_3391_12_14_n_1),
        .DOC(RAM_reg_3328_3391_12_14_n_2),
        .DOD(NLW_RAM_reg_3328_3391_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_15_17_n_0),
        .DOB(RAM_reg_3328_3391_15_17_n_1),
        .DOC(RAM_reg_3328_3391_15_17_n_2),
        .DOD(NLW_RAM_reg_3328_3391_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_18_20_n_0),
        .DOB(RAM_reg_3328_3391_18_20_n_1),
        .DOC(RAM_reg_3328_3391_18_20_n_2),
        .DOD(NLW_RAM_reg_3328_3391_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  RAM64X1D RAM_reg_3328_3391_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3328_3391_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3328_3391_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_3_5_n_0),
        .DOB(RAM_reg_3328_3391_3_5_n_1),
        .DOC(RAM_reg_3328_3391_3_5_n_2),
        .DOD(NLW_RAM_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_6_8_n_0),
        .DOB(RAM_reg_3328_3391_6_8_n_1),
        .DOC(RAM_reg_3328_3391_6_8_n_2),
        .DOD(NLW_RAM_reg_3328_3391_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3328_3391_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3328_3391_9_11_n_0),
        .DOB(RAM_reg_3328_3391_9_11_n_1),
        .DOC(RAM_reg_3328_3391_9_11_n_2),
        .DOD(NLW_RAM_reg_3328_3391_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_0_2_n_0),
        .DOB(RAM_reg_3392_3455_0_2_n_1),
        .DOC(RAM_reg_3392_3455_0_2_n_2),
        .DOD(NLW_RAM_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_12_14_n_0),
        .DOB(RAM_reg_3392_3455_12_14_n_1),
        .DOC(RAM_reg_3392_3455_12_14_n_2),
        .DOD(NLW_RAM_reg_3392_3455_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_15_17_n_0),
        .DOB(RAM_reg_3392_3455_15_17_n_1),
        .DOC(RAM_reg_3392_3455_15_17_n_2),
        .DOD(NLW_RAM_reg_3392_3455_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_18_20_n_0),
        .DOB(RAM_reg_3392_3455_18_20_n_1),
        .DOC(RAM_reg_3392_3455_18_20_n_2),
        .DOD(NLW_RAM_reg_3392_3455_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  RAM64X1D RAM_reg_3392_3455_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3392_3455_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3392_3455_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_3_5_n_0),
        .DOB(RAM_reg_3392_3455_3_5_n_1),
        .DOC(RAM_reg_3392_3455_3_5_n_2),
        .DOD(NLW_RAM_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_6_8_n_0),
        .DOB(RAM_reg_3392_3455_6_8_n_1),
        .DOC(RAM_reg_3392_3455_6_8_n_2),
        .DOD(NLW_RAM_reg_3392_3455_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3392_3455_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3392_3455_9_11_n_0),
        .DOB(RAM_reg_3392_3455_9_11_n_1),
        .DOC(RAM_reg_3392_3455_9_11_n_2),
        .DOD(NLW_RAM_reg_3392_3455_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_0_2_n_0),
        .DOB(RAM_reg_3456_3519_0_2_n_1),
        .DOC(RAM_reg_3456_3519_0_2_n_2),
        .DOD(NLW_RAM_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_12_14_n_0),
        .DOB(RAM_reg_3456_3519_12_14_n_1),
        .DOC(RAM_reg_3456_3519_12_14_n_2),
        .DOD(NLW_RAM_reg_3456_3519_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_15_17_n_0),
        .DOB(RAM_reg_3456_3519_15_17_n_1),
        .DOC(RAM_reg_3456_3519_15_17_n_2),
        .DOD(NLW_RAM_reg_3456_3519_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_18_20_n_0),
        .DOB(RAM_reg_3456_3519_18_20_n_1),
        .DOC(RAM_reg_3456_3519_18_20_n_2),
        .DOD(NLW_RAM_reg_3456_3519_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  RAM64X1D RAM_reg_3456_3519_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3456_3519_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3456_3519_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_3_5_n_0),
        .DOB(RAM_reg_3456_3519_3_5_n_1),
        .DOC(RAM_reg_3456_3519_3_5_n_2),
        .DOD(NLW_RAM_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_6_8_n_0),
        .DOB(RAM_reg_3456_3519_6_8_n_1),
        .DOC(RAM_reg_3456_3519_6_8_n_2),
        .DOD(NLW_RAM_reg_3456_3519_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3456_3519_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3456_3519_9_11_n_0),
        .DOB(RAM_reg_3456_3519_9_11_n_1),
        .DOC(RAM_reg_3456_3519_9_11_n_2),
        .DOD(NLW_RAM_reg_3456_3519_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_0_2_n_0),
        .DOB(RAM_reg_3520_3583_0_2_n_1),
        .DOC(RAM_reg_3520_3583_0_2_n_2),
        .DOD(NLW_RAM_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_12_14_n_0),
        .DOB(RAM_reg_3520_3583_12_14_n_1),
        .DOC(RAM_reg_3520_3583_12_14_n_2),
        .DOD(NLW_RAM_reg_3520_3583_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_15_17_n_0),
        .DOB(RAM_reg_3520_3583_15_17_n_1),
        .DOC(RAM_reg_3520_3583_15_17_n_2),
        .DOD(NLW_RAM_reg_3520_3583_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_18_20_n_0),
        .DOB(RAM_reg_3520_3583_18_20_n_1),
        .DOC(RAM_reg_3520_3583_18_20_n_2),
        .DOD(NLW_RAM_reg_3520_3583_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  RAM64X1D RAM_reg_3520_3583_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3520_3583_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3520_3583_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_3_5_n_0),
        .DOB(RAM_reg_3520_3583_3_5_n_1),
        .DOC(RAM_reg_3520_3583_3_5_n_2),
        .DOD(NLW_RAM_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_6_8_n_0),
        .DOB(RAM_reg_3520_3583_6_8_n_1),
        .DOC(RAM_reg_3520_3583_6_8_n_2),
        .DOD(NLW_RAM_reg_3520_3583_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3520_3583_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3520_3583_9_11_n_0),
        .DOB(RAM_reg_3520_3583_9_11_n_1),
        .DOC(RAM_reg_3520_3583_9_11_n_2),
        .DOD(NLW_RAM_reg_3520_3583_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_23 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_0_2_n_0),
        .DOB(RAM_reg_3584_3647_0_2_n_1),
        .DOC(RAM_reg_3584_3647_0_2_n_2),
        .DOD(NLW_RAM_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_12_14_n_0),
        .DOB(RAM_reg_3584_3647_12_14_n_1),
        .DOC(RAM_reg_3584_3647_12_14_n_2),
        .DOD(NLW_RAM_reg_3584_3647_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_15_17_n_0),
        .DOB(RAM_reg_3584_3647_15_17_n_1),
        .DOC(RAM_reg_3584_3647_15_17_n_2),
        .DOD(NLW_RAM_reg_3584_3647_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_18_20_n_0),
        .DOB(RAM_reg_3584_3647_18_20_n_1),
        .DOC(RAM_reg_3584_3647_18_20_n_2),
        .DOD(NLW_RAM_reg_3584_3647_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  RAM64X1D RAM_reg_3584_3647_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3584_3647_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3584_3647_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_3_5_n_0),
        .DOB(RAM_reg_3584_3647_3_5_n_1),
        .DOC(RAM_reg_3584_3647_3_5_n_2),
        .DOD(NLW_RAM_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_6_8_n_0),
        .DOB(RAM_reg_3584_3647_6_8_n_1),
        .DOC(RAM_reg_3584_3647_6_8_n_2),
        .DOD(NLW_RAM_reg_3584_3647_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3584_3647_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3584_3647_9_11_n_0),
        .DOB(RAM_reg_3584_3647_9_11_n_1),
        .DOC(RAM_reg_3584_3647_9_11_n_2),
        .DOD(NLW_RAM_reg_3584_3647_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_24 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_0_2_n_0),
        .DOB(RAM_reg_3648_3711_0_2_n_1),
        .DOC(RAM_reg_3648_3711_0_2_n_2),
        .DOD(NLW_RAM_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_12_14_n_0),
        .DOB(RAM_reg_3648_3711_12_14_n_1),
        .DOC(RAM_reg_3648_3711_12_14_n_2),
        .DOD(NLW_RAM_reg_3648_3711_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_15_17_n_0),
        .DOB(RAM_reg_3648_3711_15_17_n_1),
        .DOC(RAM_reg_3648_3711_15_17_n_2),
        .DOD(NLW_RAM_reg_3648_3711_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_18_20_n_0),
        .DOB(RAM_reg_3648_3711_18_20_n_1),
        .DOC(RAM_reg_3648_3711_18_20_n_2),
        .DOD(NLW_RAM_reg_3648_3711_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  RAM64X1D RAM_reg_3648_3711_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3648_3711_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3648_3711_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_3_5_n_0),
        .DOB(RAM_reg_3648_3711_3_5_n_1),
        .DOC(RAM_reg_3648_3711_3_5_n_2),
        .DOD(NLW_RAM_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_6_8_n_0),
        .DOB(RAM_reg_3648_3711_6_8_n_1),
        .DOC(RAM_reg_3648_3711_6_8_n_2),
        .DOD(NLW_RAM_reg_3648_3711_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3648_3711_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3648_3711_9_11_n_0),
        .DOB(RAM_reg_3648_3711_9_11_n_1),
        .DOC(RAM_reg_3648_3711_9_11_n_2),
        .DOD(NLW_RAM_reg_3648_3711_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_25 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_0_2_n_0),
        .DOB(RAM_reg_3712_3775_0_2_n_1),
        .DOC(RAM_reg_3712_3775_0_2_n_2),
        .DOD(NLW_RAM_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_12_14_n_0),
        .DOB(RAM_reg_3712_3775_12_14_n_1),
        .DOC(RAM_reg_3712_3775_12_14_n_2),
        .DOD(NLW_RAM_reg_3712_3775_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_15_17_n_0),
        .DOB(RAM_reg_3712_3775_15_17_n_1),
        .DOC(RAM_reg_3712_3775_15_17_n_2),
        .DOD(NLW_RAM_reg_3712_3775_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_18_20_n_0),
        .DOB(RAM_reg_3712_3775_18_20_n_1),
        .DOC(RAM_reg_3712_3775_18_20_n_2),
        .DOD(NLW_RAM_reg_3712_3775_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  RAM64X1D RAM_reg_3712_3775_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3712_3775_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3712_3775_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_3_5_n_0),
        .DOB(RAM_reg_3712_3775_3_5_n_1),
        .DOC(RAM_reg_3712_3775_3_5_n_2),
        .DOD(NLW_RAM_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_6_8_n_0),
        .DOB(RAM_reg_3712_3775_6_8_n_1),
        .DOC(RAM_reg_3712_3775_6_8_n_2),
        .DOD(NLW_RAM_reg_3712_3775_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3712_3775_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3712_3775_9_11_n_0),
        .DOB(RAM_reg_3712_3775_9_11_n_1),
        .DOC(RAM_reg_3712_3775_9_11_n_2),
        .DOD(NLW_RAM_reg_3712_3775_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_26 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_0_2_n_0),
        .DOB(RAM_reg_3776_3839_0_2_n_1),
        .DOC(RAM_reg_3776_3839_0_2_n_2),
        .DOD(NLW_RAM_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_12_14_n_0),
        .DOB(RAM_reg_3776_3839_12_14_n_1),
        .DOC(RAM_reg_3776_3839_12_14_n_2),
        .DOD(NLW_RAM_reg_3776_3839_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_15_17_n_0),
        .DOB(RAM_reg_3776_3839_15_17_n_1),
        .DOC(RAM_reg_3776_3839_15_17_n_2),
        .DOD(NLW_RAM_reg_3776_3839_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_18_20_n_0),
        .DOB(RAM_reg_3776_3839_18_20_n_1),
        .DOC(RAM_reg_3776_3839_18_20_n_2),
        .DOD(NLW_RAM_reg_3776_3839_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  RAM64X1D RAM_reg_3776_3839_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3776_3839_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3776_3839_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_3_5_n_0),
        .DOB(RAM_reg_3776_3839_3_5_n_1),
        .DOC(RAM_reg_3776_3839_3_5_n_2),
        .DOD(NLW_RAM_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_6_8_n_0),
        .DOB(RAM_reg_3776_3839_6_8_n_1),
        .DOC(RAM_reg_3776_3839_6_8_n_2),
        .DOD(NLW_RAM_reg_3776_3839_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3776_3839_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3776_3839_9_11_n_0),
        .DOB(RAM_reg_3776_3839_9_11_n_1),
        .DOC(RAM_reg_3776_3839_9_11_n_2),
        .DOD(NLW_RAM_reg_3776_3839_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_0_2_n_0),
        .DOB(RAM_reg_3840_3903_0_2_n_1),
        .DOC(RAM_reg_3840_3903_0_2_n_2),
        .DOD(NLW_RAM_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_12_14_n_0),
        .DOB(RAM_reg_3840_3903_12_14_n_1),
        .DOC(RAM_reg_3840_3903_12_14_n_2),
        .DOD(NLW_RAM_reg_3840_3903_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_15_17_n_0),
        .DOB(RAM_reg_3840_3903_15_17_n_1),
        .DOC(RAM_reg_3840_3903_15_17_n_2),
        .DOD(NLW_RAM_reg_3840_3903_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_18_20_n_0),
        .DOB(RAM_reg_3840_3903_18_20_n_1),
        .DOC(RAM_reg_3840_3903_18_20_n_2),
        .DOD(NLW_RAM_reg_3840_3903_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  RAM64X1D RAM_reg_3840_3903_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3840_3903_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3840_3903_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_3_5_n_0),
        .DOB(RAM_reg_3840_3903_3_5_n_1),
        .DOC(RAM_reg_3840_3903_3_5_n_2),
        .DOD(NLW_RAM_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_6_8_n_0),
        .DOB(RAM_reg_3840_3903_6_8_n_1),
        .DOC(RAM_reg_3840_3903_6_8_n_2),
        .DOD(NLW_RAM_reg_3840_3903_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3840_3903_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3840_3903_9_11_n_0),
        .DOB(RAM_reg_3840_3903_9_11_n_1),
        .DOC(RAM_reg_3840_3903_9_11_n_2),
        .DOD(NLW_RAM_reg_3840_3903_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_28 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_0_2_n_0),
        .DOB(RAM_reg_384_447_0_2_n_1),
        .DOC(RAM_reg_384_447_0_2_n_2),
        .DOD(NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_12_14_n_0),
        .DOB(RAM_reg_384_447_12_14_n_1),
        .DOC(RAM_reg_384_447_12_14_n_2),
        .DOD(NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_15_17_n_0),
        .DOB(RAM_reg_384_447_15_17_n_1),
        .DOC(RAM_reg_384_447_15_17_n_2),
        .DOD(NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_18_20_n_0),
        .DOB(RAM_reg_384_447_18_20_n_1),
        .DOC(RAM_reg_384_447_18_20_n_2),
        .DOD(NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  RAM64X1D RAM_reg_384_447_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_384_447_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_3_5_n_0),
        .DOB(RAM_reg_384_447_3_5_n_1),
        .DOC(RAM_reg_384_447_3_5_n_2),
        .DOD(NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_6_8_n_0),
        .DOB(RAM_reg_384_447_6_8_n_1),
        .DOC(RAM_reg_384_447_6_8_n_2),
        .DOD(NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_384_447_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_384_447_9_11_n_0),
        .DOB(RAM_reg_384_447_9_11_n_1),
        .DOC(RAM_reg_384_447_9_11_n_2),
        .DOD(NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_0_2_n_0),
        .DOB(RAM_reg_3904_3967_0_2_n_1),
        .DOC(RAM_reg_3904_3967_0_2_n_2),
        .DOD(NLW_RAM_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_12_14_n_0),
        .DOB(RAM_reg_3904_3967_12_14_n_1),
        .DOC(RAM_reg_3904_3967_12_14_n_2),
        .DOD(NLW_RAM_reg_3904_3967_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_15_17_n_0),
        .DOB(RAM_reg_3904_3967_15_17_n_1),
        .DOC(RAM_reg_3904_3967_15_17_n_2),
        .DOD(NLW_RAM_reg_3904_3967_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_18_20_n_0),
        .DOB(RAM_reg_3904_3967_18_20_n_1),
        .DOC(RAM_reg_3904_3967_18_20_n_2),
        .DOD(NLW_RAM_reg_3904_3967_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  RAM64X1D RAM_reg_3904_3967_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3904_3967_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3904_3967_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_3_5_n_0),
        .DOB(RAM_reg_3904_3967_3_5_n_1),
        .DOC(RAM_reg_3904_3967_3_5_n_2),
        .DOD(NLW_RAM_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_6_8_n_0),
        .DOB(RAM_reg_3904_3967_6_8_n_1),
        .DOC(RAM_reg_3904_3967_6_8_n_2),
        .DOD(NLW_RAM_reg_3904_3967_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3904_3967_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3904_3967_9_11_n_0),
        .DOB(RAM_reg_3904_3967_9_11_n_1),
        .DOC(RAM_reg_3904_3967_9_11_n_2),
        .DOD(NLW_RAM_reg_3904_3967_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_29 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_0_2_n_0),
        .DOB(RAM_reg_3968_4031_0_2_n_1),
        .DOC(RAM_reg_3968_4031_0_2_n_2),
        .DOD(NLW_RAM_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_12_14_n_0),
        .DOB(RAM_reg_3968_4031_12_14_n_1),
        .DOC(RAM_reg_3968_4031_12_14_n_2),
        .DOD(NLW_RAM_reg_3968_4031_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_15_17_n_0),
        .DOB(RAM_reg_3968_4031_15_17_n_1),
        .DOC(RAM_reg_3968_4031_15_17_n_2),
        .DOD(NLW_RAM_reg_3968_4031_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_18_20_n_0),
        .DOB(RAM_reg_3968_4031_18_20_n_1),
        .DOC(RAM_reg_3968_4031_18_20_n_2),
        .DOD(NLW_RAM_reg_3968_4031_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  RAM64X1D RAM_reg_3968_4031_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_3968_4031_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_3968_4031_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_3_5_n_0),
        .DOB(RAM_reg_3968_4031_3_5_n_1),
        .DOC(RAM_reg_3968_4031_3_5_n_2),
        .DOD(NLW_RAM_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_6_8_n_0),
        .DOB(RAM_reg_3968_4031_6_8_n_1),
        .DOC(RAM_reg_3968_4031_6_8_n_2),
        .DOD(NLW_RAM_reg_3968_4031_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_3968_4031_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_3968_4031_9_11_n_0),
        .DOB(RAM_reg_3968_4031_9_11_n_1),
        .DOC(RAM_reg_3968_4031_9_11_n_2),
        .DOD(NLW_RAM_reg_3968_4031_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_30 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_0_2
       (.ADDRA(ADDRC),
        .ADDRB(ADDRC),
        .ADDRC(ADDRC),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_0_2_n_0),
        .DOB(RAM_reg_4032_4095_0_2_n_1),
        .DOC(RAM_reg_4032_4095_0_2_n_2),
        .DOD(NLW_RAM_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__16 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_12_14_n_0),
        .DOB(RAM_reg_4032_4095_12_14_n_1),
        .DOC(RAM_reg_4032_4095_12_14_n_2),
        .DOD(NLW_RAM_reg_4032_4095_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__20 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_15_17_n_0),
        .DOB(RAM_reg_4032_4095_15_17_n_1),
        .DOC(RAM_reg_4032_4095_15_17_n_2),
        .DOD(NLW_RAM_reg_4032_4095_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__24 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_18_20_n_0),
        .DOB(RAM_reg_4032_4095_18_20_n_1),
        .DOC(RAM_reg_4032_4095_18_20_n_2),
        .DOD(NLW_RAM_reg_4032_4095_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  RAM64X1D RAM_reg_4032_4095_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4032_4095_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_4032_4095_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__4 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_3_5_n_0),
        .DOB(RAM_reg_4032_4095_3_5_n_1),
        .DOC(RAM_reg_4032_4095_3_5_n_2),
        .DOD(NLW_RAM_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__8 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_6_8_n_0),
        .DOB(RAM_reg_4032_4095_6_8_n_1),
        .DOC(RAM_reg_4032_4095_6_8_n_2),
        .DOD(NLW_RAM_reg_4032_4095_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4032_4095_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__12 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4032_4095_9_11_n_0),
        .DOB(RAM_reg_4032_4095_9_11_n_1),
        .DOC(RAM_reg_4032_4095_9_11_n_2),
        .DOD(NLW_RAM_reg_4032_4095_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_0_2_n_0),
        .DOB(RAM_reg_4096_4159_0_2_n_1),
        .DOC(RAM_reg_4096_4159_0_2_n_2),
        .DOD(NLW_RAM_reg_4096_4159_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_12_14_n_0),
        .DOB(RAM_reg_4096_4159_12_14_n_1),
        .DOC(RAM_reg_4096_4159_12_14_n_2),
        .DOD(NLW_RAM_reg_4096_4159_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_15_17_n_0),
        .DOB(RAM_reg_4096_4159_15_17_n_1),
        .DOC(RAM_reg_4096_4159_15_17_n_2),
        .DOD(NLW_RAM_reg_4096_4159_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_18_20_n_0),
        .DOB(RAM_reg_4096_4159_18_20_n_1),
        .DOC(RAM_reg_4096_4159_18_20_n_2),
        .DOD(NLW_RAM_reg_4096_4159_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  RAM64X1D RAM_reg_4096_4159_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4096_4159_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4096_4159_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_3_5_n_0),
        .DOB(RAM_reg_4096_4159_3_5_n_1),
        .DOC(RAM_reg_4096_4159_3_5_n_2),
        .DOD(NLW_RAM_reg_4096_4159_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_6_8_n_0),
        .DOB(RAM_reg_4096_4159_6_8_n_1),
        .DOC(RAM_reg_4096_4159_6_8_n_2),
        .DOD(NLW_RAM_reg_4096_4159_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4096_4159_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4096_4159_9_11_n_0),
        .DOB(RAM_reg_4096_4159_9_11_n_1),
        .DOC(RAM_reg_4096_4159_9_11_n_2),
        .DOD(NLW_RAM_reg_4096_4159_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_0_2_n_0),
        .DOB(RAM_reg_4160_4223_0_2_n_1),
        .DOC(RAM_reg_4160_4223_0_2_n_2),
        .DOD(NLW_RAM_reg_4160_4223_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_12_14_n_0),
        .DOB(RAM_reg_4160_4223_12_14_n_1),
        .DOC(RAM_reg_4160_4223_12_14_n_2),
        .DOD(NLW_RAM_reg_4160_4223_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_15_17_n_0),
        .DOB(RAM_reg_4160_4223_15_17_n_1),
        .DOC(RAM_reg_4160_4223_15_17_n_2),
        .DOD(NLW_RAM_reg_4160_4223_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_18_20_n_0),
        .DOB(RAM_reg_4160_4223_18_20_n_1),
        .DOC(RAM_reg_4160_4223_18_20_n_2),
        .DOD(NLW_RAM_reg_4160_4223_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  RAM64X1D RAM_reg_4160_4223_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4160_4223_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4160_4223_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_3_5_n_0),
        .DOB(RAM_reg_4160_4223_3_5_n_1),
        .DOC(RAM_reg_4160_4223_3_5_n_2),
        .DOD(NLW_RAM_reg_4160_4223_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_6_8_n_0),
        .DOB(RAM_reg_4160_4223_6_8_n_1),
        .DOC(RAM_reg_4160_4223_6_8_n_2),
        .DOD(NLW_RAM_reg_4160_4223_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4160_4223_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4160_4223_9_11_n_0),
        .DOB(RAM_reg_4160_4223_9_11_n_1),
        .DOC(RAM_reg_4160_4223_9_11_n_2),
        .DOD(NLW_RAM_reg_4160_4223_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_0_2_n_0),
        .DOB(RAM_reg_4224_4287_0_2_n_1),
        .DOC(RAM_reg_4224_4287_0_2_n_2),
        .DOD(NLW_RAM_reg_4224_4287_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_12_14_n_0),
        .DOB(RAM_reg_4224_4287_12_14_n_1),
        .DOC(RAM_reg_4224_4287_12_14_n_2),
        .DOD(NLW_RAM_reg_4224_4287_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_15_17_n_0),
        .DOB(RAM_reg_4224_4287_15_17_n_1),
        .DOC(RAM_reg_4224_4287_15_17_n_2),
        .DOD(NLW_RAM_reg_4224_4287_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_18_20_n_0),
        .DOB(RAM_reg_4224_4287_18_20_n_1),
        .DOC(RAM_reg_4224_4287_18_20_n_2),
        .DOD(NLW_RAM_reg_4224_4287_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  RAM64X1D RAM_reg_4224_4287_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4224_4287_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4224_4287_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_3_5_n_0),
        .DOB(RAM_reg_4224_4287_3_5_n_1),
        .DOC(RAM_reg_4224_4287_3_5_n_2),
        .DOD(NLW_RAM_reg_4224_4287_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_6_8_n_0),
        .DOB(RAM_reg_4224_4287_6_8_n_1),
        .DOC(RAM_reg_4224_4287_6_8_n_2),
        .DOD(NLW_RAM_reg_4224_4287_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4224_4287_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4224_4287_9_11_n_0),
        .DOB(RAM_reg_4224_4287_9_11_n_1),
        .DOC(RAM_reg_4224_4287_9_11_n_2),
        .DOD(NLW_RAM_reg_4224_4287_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_0_2_n_0),
        .DOB(RAM_reg_4288_4351_0_2_n_1),
        .DOC(RAM_reg_4288_4351_0_2_n_2),
        .DOD(NLW_RAM_reg_4288_4351_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_12_14_n_0),
        .DOB(RAM_reg_4288_4351_12_14_n_1),
        .DOC(RAM_reg_4288_4351_12_14_n_2),
        .DOD(NLW_RAM_reg_4288_4351_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_15_17_n_0),
        .DOB(RAM_reg_4288_4351_15_17_n_1),
        .DOC(RAM_reg_4288_4351_15_17_n_2),
        .DOD(NLW_RAM_reg_4288_4351_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_18_20_n_0),
        .DOB(RAM_reg_4288_4351_18_20_n_1),
        .DOC(RAM_reg_4288_4351_18_20_n_2),
        .DOD(NLW_RAM_reg_4288_4351_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  RAM64X1D RAM_reg_4288_4351_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4288_4351_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4288_4351_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_3_5_n_0),
        .DOB(RAM_reg_4288_4351_3_5_n_1),
        .DOC(RAM_reg_4288_4351_3_5_n_2),
        .DOD(NLW_RAM_reg_4288_4351_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_6_8_n_0),
        .DOB(RAM_reg_4288_4351_6_8_n_1),
        .DOC(RAM_reg_4288_4351_6_8_n_2),
        .DOD(NLW_RAM_reg_4288_4351_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4288_4351_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4288_4351_9_11_n_0),
        .DOB(RAM_reg_4288_4351_9_11_n_1),
        .DOC(RAM_reg_4288_4351_9_11_n_2),
        .DOD(NLW_RAM_reg_4288_4351_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_0_2_n_0),
        .DOB(RAM_reg_4352_4415_0_2_n_1),
        .DOC(RAM_reg_4352_4415_0_2_n_2),
        .DOD(NLW_RAM_reg_4352_4415_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_12_14_n_0),
        .DOB(RAM_reg_4352_4415_12_14_n_1),
        .DOC(RAM_reg_4352_4415_12_14_n_2),
        .DOD(NLW_RAM_reg_4352_4415_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_15_17_n_0),
        .DOB(RAM_reg_4352_4415_15_17_n_1),
        .DOC(RAM_reg_4352_4415_15_17_n_2),
        .DOD(NLW_RAM_reg_4352_4415_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_18_20_n_0),
        .DOB(RAM_reg_4352_4415_18_20_n_1),
        .DOC(RAM_reg_4352_4415_18_20_n_2),
        .DOD(NLW_RAM_reg_4352_4415_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  RAM64X1D RAM_reg_4352_4415_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4352_4415_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4352_4415_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_3_5_n_0),
        .DOB(RAM_reg_4352_4415_3_5_n_1),
        .DOC(RAM_reg_4352_4415_3_5_n_2),
        .DOD(NLW_RAM_reg_4352_4415_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_6_8_n_0),
        .DOB(RAM_reg_4352_4415_6_8_n_1),
        .DOC(RAM_reg_4352_4415_6_8_n_2),
        .DOD(NLW_RAM_reg_4352_4415_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4352_4415_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4352_4415_9_11_n_0),
        .DOB(RAM_reg_4352_4415_9_11_n_1),
        .DOC(RAM_reg_4352_4415_9_11_n_2),
        .DOD(NLW_RAM_reg_4352_4415_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_0_2_n_0),
        .DOB(RAM_reg_4416_4479_0_2_n_1),
        .DOC(RAM_reg_4416_4479_0_2_n_2),
        .DOD(NLW_RAM_reg_4416_4479_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_12_14_n_0),
        .DOB(RAM_reg_4416_4479_12_14_n_1),
        .DOC(RAM_reg_4416_4479_12_14_n_2),
        .DOD(NLW_RAM_reg_4416_4479_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_15_17_n_0),
        .DOB(RAM_reg_4416_4479_15_17_n_1),
        .DOC(RAM_reg_4416_4479_15_17_n_2),
        .DOD(NLW_RAM_reg_4416_4479_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_18_20_n_0),
        .DOB(RAM_reg_4416_4479_18_20_n_1),
        .DOC(RAM_reg_4416_4479_18_20_n_2),
        .DOD(NLW_RAM_reg_4416_4479_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  RAM64X1D RAM_reg_4416_4479_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4416_4479_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4416_4479_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_3_5_n_0),
        .DOB(RAM_reg_4416_4479_3_5_n_1),
        .DOC(RAM_reg_4416_4479_3_5_n_2),
        .DOD(NLW_RAM_reg_4416_4479_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_6_8_n_0),
        .DOB(RAM_reg_4416_4479_6_8_n_1),
        .DOC(RAM_reg_4416_4479_6_8_n_2),
        .DOD(NLW_RAM_reg_4416_4479_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4416_4479_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4416_4479_9_11_n_0),
        .DOB(RAM_reg_4416_4479_9_11_n_1),
        .DOC(RAM_reg_4416_4479_9_11_n_2),
        .DOD(NLW_RAM_reg_4416_4479_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_0_2_n_0),
        .DOB(RAM_reg_4480_4543_0_2_n_1),
        .DOC(RAM_reg_4480_4543_0_2_n_2),
        .DOD(NLW_RAM_reg_4480_4543_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_12_14_n_0),
        .DOB(RAM_reg_4480_4543_12_14_n_1),
        .DOC(RAM_reg_4480_4543_12_14_n_2),
        .DOD(NLW_RAM_reg_4480_4543_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_15_17_n_0),
        .DOB(RAM_reg_4480_4543_15_17_n_1),
        .DOC(RAM_reg_4480_4543_15_17_n_2),
        .DOD(NLW_RAM_reg_4480_4543_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_18_20_n_0),
        .DOB(RAM_reg_4480_4543_18_20_n_1),
        .DOC(RAM_reg_4480_4543_18_20_n_2),
        .DOD(NLW_RAM_reg_4480_4543_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  RAM64X1D RAM_reg_4480_4543_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4480_4543_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4480_4543_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_3_5_n_0),
        .DOB(RAM_reg_4480_4543_3_5_n_1),
        .DOC(RAM_reg_4480_4543_3_5_n_2),
        .DOD(NLW_RAM_reg_4480_4543_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_6_8_n_0),
        .DOB(RAM_reg_4480_4543_6_8_n_1),
        .DOC(RAM_reg_4480_4543_6_8_n_2),
        .DOD(NLW_RAM_reg_4480_4543_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4480_4543_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4480_4543_9_11_n_0),
        .DOB(RAM_reg_4480_4543_9_11_n_1),
        .DOC(RAM_reg_4480_4543_9_11_n_2),
        .DOD(NLW_RAM_reg_4480_4543_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_0_2_n_0),
        .DOB(RAM_reg_448_511_0_2_n_1),
        .DOC(RAM_reg_448_511_0_2_n_2),
        .DOD(NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_12_14_n_0),
        .DOB(RAM_reg_448_511_12_14_n_1),
        .DOC(RAM_reg_448_511_12_14_n_2),
        .DOD(NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_15_17_n_0),
        .DOB(RAM_reg_448_511_15_17_n_1),
        .DOC(RAM_reg_448_511_15_17_n_2),
        .DOD(NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_18_20_n_0),
        .DOB(RAM_reg_448_511_18_20_n_1),
        .DOC(RAM_reg_448_511_18_20_n_2),
        .DOD(NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  RAM64X1D RAM_reg_448_511_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_448_511_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_3_5_n_0),
        .DOB(RAM_reg_448_511_3_5_n_1),
        .DOC(RAM_reg_448_511_3_5_n_2),
        .DOD(NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_6_8_n_0),
        .DOB(RAM_reg_448_511_6_8_n_1),
        .DOC(RAM_reg_448_511_6_8_n_2),
        .DOD(NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_448_511_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_448_511_9_11_n_0),
        .DOB(RAM_reg_448_511_9_11_n_1),
        .DOC(RAM_reg_448_511_9_11_n_2),
        .DOD(NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_0_2_n_0),
        .DOB(RAM_reg_4544_4607_0_2_n_1),
        .DOC(RAM_reg_4544_4607_0_2_n_2),
        .DOD(NLW_RAM_reg_4544_4607_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_12_14_n_0),
        .DOB(RAM_reg_4544_4607_12_14_n_1),
        .DOC(RAM_reg_4544_4607_12_14_n_2),
        .DOD(NLW_RAM_reg_4544_4607_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_15_17_n_0),
        .DOB(RAM_reg_4544_4607_15_17_n_1),
        .DOC(RAM_reg_4544_4607_15_17_n_2),
        .DOD(NLW_RAM_reg_4544_4607_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_18_20_n_0),
        .DOB(RAM_reg_4544_4607_18_20_n_1),
        .DOC(RAM_reg_4544_4607_18_20_n_2),
        .DOD(NLW_RAM_reg_4544_4607_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  RAM64X1D RAM_reg_4544_4607_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4544_4607_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4544_4607_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_3_5_n_0),
        .DOB(RAM_reg_4544_4607_3_5_n_1),
        .DOC(RAM_reg_4544_4607_3_5_n_2),
        .DOD(NLW_RAM_reg_4544_4607_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_6_8_n_0),
        .DOB(RAM_reg_4544_4607_6_8_n_1),
        .DOC(RAM_reg_4544_4607_6_8_n_2),
        .DOD(NLW_RAM_reg_4544_4607_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4544_4607_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4544_4607_9_11_n_0),
        .DOB(RAM_reg_4544_4607_9_11_n_1),
        .DOC(RAM_reg_4544_4607_9_11_n_2),
        .DOD(NLW_RAM_reg_4544_4607_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_0_2_n_0),
        .DOB(RAM_reg_4608_4671_0_2_n_1),
        .DOC(RAM_reg_4608_4671_0_2_n_2),
        .DOD(NLW_RAM_reg_4608_4671_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_12_14_n_0),
        .DOB(RAM_reg_4608_4671_12_14_n_1),
        .DOC(RAM_reg_4608_4671_12_14_n_2),
        .DOD(NLW_RAM_reg_4608_4671_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_15_17_n_0),
        .DOB(RAM_reg_4608_4671_15_17_n_1),
        .DOC(RAM_reg_4608_4671_15_17_n_2),
        .DOD(NLW_RAM_reg_4608_4671_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_18_20_n_0),
        .DOB(RAM_reg_4608_4671_18_20_n_1),
        .DOC(RAM_reg_4608_4671_18_20_n_2),
        .DOD(NLW_RAM_reg_4608_4671_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  RAM64X1D RAM_reg_4608_4671_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4608_4671_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4608_4671_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_3_5_n_0),
        .DOB(RAM_reg_4608_4671_3_5_n_1),
        .DOC(RAM_reg_4608_4671_3_5_n_2),
        .DOD(NLW_RAM_reg_4608_4671_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_6_8_n_0),
        .DOB(RAM_reg_4608_4671_6_8_n_1),
        .DOC(RAM_reg_4608_4671_6_8_n_2),
        .DOD(NLW_RAM_reg_4608_4671_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4608_4671_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4608_4671_9_11_n_0),
        .DOB(RAM_reg_4608_4671_9_11_n_1),
        .DOC(RAM_reg_4608_4671_9_11_n_2),
        .DOD(NLW_RAM_reg_4608_4671_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_0_2_n_0),
        .DOB(RAM_reg_4672_4735_0_2_n_1),
        .DOC(RAM_reg_4672_4735_0_2_n_2),
        .DOD(NLW_RAM_reg_4672_4735_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_12_14_n_0),
        .DOB(RAM_reg_4672_4735_12_14_n_1),
        .DOC(RAM_reg_4672_4735_12_14_n_2),
        .DOD(NLW_RAM_reg_4672_4735_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_15_17_n_0),
        .DOB(RAM_reg_4672_4735_15_17_n_1),
        .DOC(RAM_reg_4672_4735_15_17_n_2),
        .DOD(NLW_RAM_reg_4672_4735_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_18_20_n_0),
        .DOB(RAM_reg_4672_4735_18_20_n_1),
        .DOC(RAM_reg_4672_4735_18_20_n_2),
        .DOD(NLW_RAM_reg_4672_4735_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  RAM64X1D RAM_reg_4672_4735_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4672_4735_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4672_4735_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_3_5_n_0),
        .DOB(RAM_reg_4672_4735_3_5_n_1),
        .DOC(RAM_reg_4672_4735_3_5_n_2),
        .DOD(NLW_RAM_reg_4672_4735_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_6_8_n_0),
        .DOB(RAM_reg_4672_4735_6_8_n_1),
        .DOC(RAM_reg_4672_4735_6_8_n_2),
        .DOD(NLW_RAM_reg_4672_4735_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4672_4735_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4672_4735_9_11_n_0),
        .DOB(RAM_reg_4672_4735_9_11_n_1),
        .DOC(RAM_reg_4672_4735_9_11_n_2),
        .DOD(NLW_RAM_reg_4672_4735_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_0_2_n_0),
        .DOB(RAM_reg_4736_4799_0_2_n_1),
        .DOC(RAM_reg_4736_4799_0_2_n_2),
        .DOD(NLW_RAM_reg_4736_4799_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_12_14_n_0),
        .DOB(RAM_reg_4736_4799_12_14_n_1),
        .DOC(RAM_reg_4736_4799_12_14_n_2),
        .DOD(NLW_RAM_reg_4736_4799_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_15_17_n_0),
        .DOB(RAM_reg_4736_4799_15_17_n_1),
        .DOC(RAM_reg_4736_4799_15_17_n_2),
        .DOD(NLW_RAM_reg_4736_4799_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_18_20_n_0),
        .DOB(RAM_reg_4736_4799_18_20_n_1),
        .DOC(RAM_reg_4736_4799_18_20_n_2),
        .DOD(NLW_RAM_reg_4736_4799_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  RAM64X1D RAM_reg_4736_4799_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4736_4799_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4736_4799_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_3_5_n_0),
        .DOB(RAM_reg_4736_4799_3_5_n_1),
        .DOC(RAM_reg_4736_4799_3_5_n_2),
        .DOD(NLW_RAM_reg_4736_4799_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_6_8_n_0),
        .DOB(RAM_reg_4736_4799_6_8_n_1),
        .DOC(RAM_reg_4736_4799_6_8_n_2),
        .DOD(NLW_RAM_reg_4736_4799_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4736_4799_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4736_4799_9_11_n_0),
        .DOB(RAM_reg_4736_4799_9_11_n_1),
        .DOC(RAM_reg_4736_4799_9_11_n_2),
        .DOD(NLW_RAM_reg_4736_4799_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_0_2_n_0),
        .DOB(RAM_reg_4800_4863_0_2_n_1),
        .DOC(RAM_reg_4800_4863_0_2_n_2),
        .DOD(NLW_RAM_reg_4800_4863_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_12_14_n_0),
        .DOB(RAM_reg_4800_4863_12_14_n_1),
        .DOC(RAM_reg_4800_4863_12_14_n_2),
        .DOD(NLW_RAM_reg_4800_4863_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_15_17_n_0),
        .DOB(RAM_reg_4800_4863_15_17_n_1),
        .DOC(RAM_reg_4800_4863_15_17_n_2),
        .DOD(NLW_RAM_reg_4800_4863_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_18_20_n_0),
        .DOB(RAM_reg_4800_4863_18_20_n_1),
        .DOC(RAM_reg_4800_4863_18_20_n_2),
        .DOD(NLW_RAM_reg_4800_4863_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  RAM64X1D RAM_reg_4800_4863_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4800_4863_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4800_4863_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_3_5_n_0),
        .DOB(RAM_reg_4800_4863_3_5_n_1),
        .DOC(RAM_reg_4800_4863_3_5_n_2),
        .DOD(NLW_RAM_reg_4800_4863_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_6_8_n_0),
        .DOB(RAM_reg_4800_4863_6_8_n_1),
        .DOC(RAM_reg_4800_4863_6_8_n_2),
        .DOD(NLW_RAM_reg_4800_4863_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4800_4863_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4800_4863_9_11_n_0),
        .DOB(RAM_reg_4800_4863_9_11_n_1),
        .DOC(RAM_reg_4800_4863_9_11_n_2),
        .DOD(NLW_RAM_reg_4800_4863_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_0_2_n_0),
        .DOB(RAM_reg_4864_4927_0_2_n_1),
        .DOC(RAM_reg_4864_4927_0_2_n_2),
        .DOD(NLW_RAM_reg_4864_4927_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_12_14_n_0),
        .DOB(RAM_reg_4864_4927_12_14_n_1),
        .DOC(RAM_reg_4864_4927_12_14_n_2),
        .DOD(NLW_RAM_reg_4864_4927_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_15_17_n_0),
        .DOB(RAM_reg_4864_4927_15_17_n_1),
        .DOC(RAM_reg_4864_4927_15_17_n_2),
        .DOD(NLW_RAM_reg_4864_4927_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_18_20_n_0),
        .DOB(RAM_reg_4864_4927_18_20_n_1),
        .DOC(RAM_reg_4864_4927_18_20_n_2),
        .DOD(NLW_RAM_reg_4864_4927_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  RAM64X1D RAM_reg_4864_4927_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4864_4927_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4864_4927_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_3_5_n_0),
        .DOB(RAM_reg_4864_4927_3_5_n_1),
        .DOC(RAM_reg_4864_4927_3_5_n_2),
        .DOD(NLW_RAM_reg_4864_4927_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_6_8_n_0),
        .DOB(RAM_reg_4864_4927_6_8_n_1),
        .DOC(RAM_reg_4864_4927_6_8_n_2),
        .DOD(NLW_RAM_reg_4864_4927_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4864_4927_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4864_4927_9_11_n_0),
        .DOB(RAM_reg_4864_4927_9_11_n_1),
        .DOC(RAM_reg_4864_4927_9_11_n_2),
        .DOD(NLW_RAM_reg_4864_4927_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_0_2_n_0),
        .DOB(RAM_reg_4928_4991_0_2_n_1),
        .DOC(RAM_reg_4928_4991_0_2_n_2),
        .DOD(NLW_RAM_reg_4928_4991_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_12_14_n_0),
        .DOB(RAM_reg_4928_4991_12_14_n_1),
        .DOC(RAM_reg_4928_4991_12_14_n_2),
        .DOD(NLW_RAM_reg_4928_4991_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_15_17_n_0),
        .DOB(RAM_reg_4928_4991_15_17_n_1),
        .DOC(RAM_reg_4928_4991_15_17_n_2),
        .DOD(NLW_RAM_reg_4928_4991_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_18_20_n_0),
        .DOB(RAM_reg_4928_4991_18_20_n_1),
        .DOC(RAM_reg_4928_4991_18_20_n_2),
        .DOD(NLW_RAM_reg_4928_4991_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  RAM64X1D RAM_reg_4928_4991_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4928_4991_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4928_4991_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_3_5_n_0),
        .DOB(RAM_reg_4928_4991_3_5_n_1),
        .DOC(RAM_reg_4928_4991_3_5_n_2),
        .DOD(NLW_RAM_reg_4928_4991_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_6_8_n_0),
        .DOB(RAM_reg_4928_4991_6_8_n_1),
        .DOC(RAM_reg_4928_4991_6_8_n_2),
        .DOD(NLW_RAM_reg_4928_4991_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4928_4991_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4928_4991_9_11_n_0),
        .DOB(RAM_reg_4928_4991_9_11_n_1),
        .DOC(RAM_reg_4928_4991_9_11_n_2),
        .DOD(NLW_RAM_reg_4928_4991_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_0_2_n_0),
        .DOB(RAM_reg_4992_5055_0_2_n_1),
        .DOC(RAM_reg_4992_5055_0_2_n_2),
        .DOD(NLW_RAM_reg_4992_5055_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_12_14_n_0),
        .DOB(RAM_reg_4992_5055_12_14_n_1),
        .DOC(RAM_reg_4992_5055_12_14_n_2),
        .DOD(NLW_RAM_reg_4992_5055_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_15_17_n_0),
        .DOB(RAM_reg_4992_5055_15_17_n_1),
        .DOC(RAM_reg_4992_5055_15_17_n_2),
        .DOD(NLW_RAM_reg_4992_5055_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_18_20_n_0),
        .DOB(RAM_reg_4992_5055_18_20_n_1),
        .DOC(RAM_reg_4992_5055_18_20_n_2),
        .DOD(NLW_RAM_reg_4992_5055_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  RAM64X1D RAM_reg_4992_5055_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_4992_5055_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_4992_5055_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_3_5_n_0),
        .DOB(RAM_reg_4992_5055_3_5_n_1),
        .DOC(RAM_reg_4992_5055_3_5_n_2),
        .DOD(NLW_RAM_reg_4992_5055_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_6_8_n_0),
        .DOB(RAM_reg_4992_5055_6_8_n_1),
        .DOC(RAM_reg_4992_5055_6_8_n_2),
        .DOD(NLW_RAM_reg_4992_5055_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_4992_5055_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_4992_5055_9_11_n_0),
        .DOB(RAM_reg_4992_5055_9_11_n_1),
        .DOC(RAM_reg_4992_5055_9_11_n_2),
        .DOD(NLW_RAM_reg_4992_5055_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_0_2_n_0),
        .DOB(RAM_reg_5056_5119_0_2_n_1),
        .DOC(RAM_reg_5056_5119_0_2_n_2),
        .DOD(NLW_RAM_reg_5056_5119_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_12_14_n_0),
        .DOB(RAM_reg_5056_5119_12_14_n_1),
        .DOC(RAM_reg_5056_5119_12_14_n_2),
        .DOD(NLW_RAM_reg_5056_5119_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_15_17_n_0),
        .DOB(RAM_reg_5056_5119_15_17_n_1),
        .DOC(RAM_reg_5056_5119_15_17_n_2),
        .DOD(NLW_RAM_reg_5056_5119_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_18_20_n_0),
        .DOB(RAM_reg_5056_5119_18_20_n_1),
        .DOC(RAM_reg_5056_5119_18_20_n_2),
        .DOD(NLW_RAM_reg_5056_5119_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  RAM64X1D RAM_reg_5056_5119_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5056_5119_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5056_5119_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_3_5_n_0),
        .DOB(RAM_reg_5056_5119_3_5_n_1),
        .DOC(RAM_reg_5056_5119_3_5_n_2),
        .DOD(NLW_RAM_reg_5056_5119_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_6_8_n_0),
        .DOB(RAM_reg_5056_5119_6_8_n_1),
        .DOC(RAM_reg_5056_5119_6_8_n_2),
        .DOD(NLW_RAM_reg_5056_5119_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5056_5119_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5056_5119_9_11_n_0),
        .DOB(RAM_reg_5056_5119_9_11_n_1),
        .DOC(RAM_reg_5056_5119_9_11_n_2),
        .DOD(NLW_RAM_reg_5056_5119_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_0_2_n_0),
        .DOB(RAM_reg_5120_5183_0_2_n_1),
        .DOC(RAM_reg_5120_5183_0_2_n_2),
        .DOD(NLW_RAM_reg_5120_5183_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_12_14_n_0),
        .DOB(RAM_reg_5120_5183_12_14_n_1),
        .DOC(RAM_reg_5120_5183_12_14_n_2),
        .DOD(NLW_RAM_reg_5120_5183_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_15_17_n_0),
        .DOB(RAM_reg_5120_5183_15_17_n_1),
        .DOC(RAM_reg_5120_5183_15_17_n_2),
        .DOD(NLW_RAM_reg_5120_5183_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_18_20_n_0),
        .DOB(RAM_reg_5120_5183_18_20_n_1),
        .DOC(RAM_reg_5120_5183_18_20_n_2),
        .DOD(NLW_RAM_reg_5120_5183_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  RAM64X1D RAM_reg_5120_5183_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5120_5183_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5120_5183_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_3_5_n_0),
        .DOB(RAM_reg_5120_5183_3_5_n_1),
        .DOC(RAM_reg_5120_5183_3_5_n_2),
        .DOD(NLW_RAM_reg_5120_5183_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_6_8_n_0),
        .DOB(RAM_reg_5120_5183_6_8_n_1),
        .DOC(RAM_reg_5120_5183_6_8_n_2),
        .DOD(NLW_RAM_reg_5120_5183_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5120_5183_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5120_5183_9_11_n_0),
        .DOB(RAM_reg_5120_5183_9_11_n_1),
        .DOC(RAM_reg_5120_5183_9_11_n_2),
        .DOD(NLW_RAM_reg_5120_5183_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_0_2_n_0),
        .DOB(RAM_reg_512_575_0_2_n_1),
        .DOC(RAM_reg_512_575_0_2_n_2),
        .DOD(NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_12_14_n_0),
        .DOB(RAM_reg_512_575_12_14_n_1),
        .DOC(RAM_reg_512_575_12_14_n_2),
        .DOD(NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_15_17_n_0),
        .DOB(RAM_reg_512_575_15_17_n_1),
        .DOC(RAM_reg_512_575_15_17_n_2),
        .DOD(NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_18_20_n_0),
        .DOB(RAM_reg_512_575_18_20_n_1),
        .DOC(RAM_reg_512_575_18_20_n_2),
        .DOD(NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  RAM64X1D RAM_reg_512_575_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_512_575_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_3_5_n_0),
        .DOB(RAM_reg_512_575_3_5_n_1),
        .DOC(RAM_reg_512_575_3_5_n_2),
        .DOD(NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_6_8_n_0),
        .DOB(RAM_reg_512_575_6_8_n_1),
        .DOC(RAM_reg_512_575_6_8_n_2),
        .DOD(NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_512_575_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_512_575_9_11_n_0),
        .DOB(RAM_reg_512_575_9_11_n_1),
        .DOC(RAM_reg_512_575_9_11_n_2),
        .DOD(NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[7]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_0_2_n_0),
        .DOB(RAM_reg_5184_5247_0_2_n_1),
        .DOC(RAM_reg_5184_5247_0_2_n_2),
        .DOD(NLW_RAM_reg_5184_5247_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_12_14_n_0),
        .DOB(RAM_reg_5184_5247_12_14_n_1),
        .DOC(RAM_reg_5184_5247_12_14_n_2),
        .DOD(NLW_RAM_reg_5184_5247_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_15_17_n_0),
        .DOB(RAM_reg_5184_5247_15_17_n_1),
        .DOC(RAM_reg_5184_5247_15_17_n_2),
        .DOD(NLW_RAM_reg_5184_5247_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_18_20_n_0),
        .DOB(RAM_reg_5184_5247_18_20_n_1),
        .DOC(RAM_reg_5184_5247_18_20_n_2),
        .DOD(NLW_RAM_reg_5184_5247_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  RAM64X1D RAM_reg_5184_5247_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5184_5247_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5184_5247_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_3_5_n_0),
        .DOB(RAM_reg_5184_5247_3_5_n_1),
        .DOC(RAM_reg_5184_5247_3_5_n_2),
        .DOD(NLW_RAM_reg_5184_5247_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_6_8_n_0),
        .DOB(RAM_reg_5184_5247_6_8_n_1),
        .DOC(RAM_reg_5184_5247_6_8_n_2),
        .DOD(NLW_RAM_reg_5184_5247_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5184_5247_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5184_5247_9_11_n_0),
        .DOB(RAM_reg_5184_5247_9_11_n_1),
        .DOC(RAM_reg_5184_5247_9_11_n_2),
        .DOD(NLW_RAM_reg_5184_5247_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_0_2_n_0),
        .DOB(RAM_reg_5248_5311_0_2_n_1),
        .DOC(RAM_reg_5248_5311_0_2_n_2),
        .DOD(NLW_RAM_reg_5248_5311_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_12_14_n_0),
        .DOB(RAM_reg_5248_5311_12_14_n_1),
        .DOC(RAM_reg_5248_5311_12_14_n_2),
        .DOD(NLW_RAM_reg_5248_5311_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_15_17_n_0),
        .DOB(RAM_reg_5248_5311_15_17_n_1),
        .DOC(RAM_reg_5248_5311_15_17_n_2),
        .DOD(NLW_RAM_reg_5248_5311_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_18_20_n_0),
        .DOB(RAM_reg_5248_5311_18_20_n_1),
        .DOC(RAM_reg_5248_5311_18_20_n_2),
        .DOD(NLW_RAM_reg_5248_5311_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  RAM64X1D RAM_reg_5248_5311_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5248_5311_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5248_5311_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_3_5_n_0),
        .DOB(RAM_reg_5248_5311_3_5_n_1),
        .DOC(RAM_reg_5248_5311_3_5_n_2),
        .DOD(NLW_RAM_reg_5248_5311_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_6_8_n_0),
        .DOB(RAM_reg_5248_5311_6_8_n_1),
        .DOC(RAM_reg_5248_5311_6_8_n_2),
        .DOD(NLW_RAM_reg_5248_5311_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5248_5311_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5248_5311_9_11_n_0),
        .DOB(RAM_reg_5248_5311_9_11_n_1),
        .DOC(RAM_reg_5248_5311_9_11_n_2),
        .DOD(NLW_RAM_reg_5248_5311_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_0_2_n_0),
        .DOB(RAM_reg_5312_5375_0_2_n_1),
        .DOC(RAM_reg_5312_5375_0_2_n_2),
        .DOD(NLW_RAM_reg_5312_5375_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_12_14_n_0),
        .DOB(RAM_reg_5312_5375_12_14_n_1),
        .DOC(RAM_reg_5312_5375_12_14_n_2),
        .DOD(NLW_RAM_reg_5312_5375_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_15_17_n_0),
        .DOB(RAM_reg_5312_5375_15_17_n_1),
        .DOC(RAM_reg_5312_5375_15_17_n_2),
        .DOD(NLW_RAM_reg_5312_5375_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_18_20_n_0),
        .DOB(RAM_reg_5312_5375_18_20_n_1),
        .DOC(RAM_reg_5312_5375_18_20_n_2),
        .DOD(NLW_RAM_reg_5312_5375_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  RAM64X1D RAM_reg_5312_5375_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5312_5375_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5312_5375_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_3_5_n_0),
        .DOB(RAM_reg_5312_5375_3_5_n_1),
        .DOC(RAM_reg_5312_5375_3_5_n_2),
        .DOD(NLW_RAM_reg_5312_5375_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_6_8_n_0),
        .DOB(RAM_reg_5312_5375_6_8_n_1),
        .DOC(RAM_reg_5312_5375_6_8_n_2),
        .DOD(NLW_RAM_reg_5312_5375_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5312_5375_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5312_5375_9_11_n_0),
        .DOB(RAM_reg_5312_5375_9_11_n_1),
        .DOC(RAM_reg_5312_5375_9_11_n_2),
        .DOD(NLW_RAM_reg_5312_5375_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_0_2_n_0),
        .DOB(RAM_reg_5376_5439_0_2_n_1),
        .DOC(RAM_reg_5376_5439_0_2_n_2),
        .DOD(NLW_RAM_reg_5376_5439_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_12_14_n_0),
        .DOB(RAM_reg_5376_5439_12_14_n_1),
        .DOC(RAM_reg_5376_5439_12_14_n_2),
        .DOD(NLW_RAM_reg_5376_5439_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_15_17_n_0),
        .DOB(RAM_reg_5376_5439_15_17_n_1),
        .DOC(RAM_reg_5376_5439_15_17_n_2),
        .DOD(NLW_RAM_reg_5376_5439_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_18_20_n_0),
        .DOB(RAM_reg_5376_5439_18_20_n_1),
        .DOC(RAM_reg_5376_5439_18_20_n_2),
        .DOD(NLW_RAM_reg_5376_5439_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  RAM64X1D RAM_reg_5376_5439_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5376_5439_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5376_5439_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_3_5_n_0),
        .DOB(RAM_reg_5376_5439_3_5_n_1),
        .DOC(RAM_reg_5376_5439_3_5_n_2),
        .DOD(NLW_RAM_reg_5376_5439_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_6_8_n_0),
        .DOB(RAM_reg_5376_5439_6_8_n_1),
        .DOC(RAM_reg_5376_5439_6_8_n_2),
        .DOD(NLW_RAM_reg_5376_5439_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5376_5439_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5376_5439_9_11_n_0),
        .DOB(RAM_reg_5376_5439_9_11_n_1),
        .DOC(RAM_reg_5376_5439_9_11_n_2),
        .DOD(NLW_RAM_reg_5376_5439_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_0_2_n_0),
        .DOB(RAM_reg_5440_5503_0_2_n_1),
        .DOC(RAM_reg_5440_5503_0_2_n_2),
        .DOD(NLW_RAM_reg_5440_5503_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_12_14_n_0),
        .DOB(RAM_reg_5440_5503_12_14_n_1),
        .DOC(RAM_reg_5440_5503_12_14_n_2),
        .DOD(NLW_RAM_reg_5440_5503_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_15_17_n_0),
        .DOB(RAM_reg_5440_5503_15_17_n_1),
        .DOC(RAM_reg_5440_5503_15_17_n_2),
        .DOD(NLW_RAM_reg_5440_5503_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_18_20_n_0),
        .DOB(RAM_reg_5440_5503_18_20_n_1),
        .DOC(RAM_reg_5440_5503_18_20_n_2),
        .DOD(NLW_RAM_reg_5440_5503_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  RAM64X1D RAM_reg_5440_5503_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5440_5503_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5440_5503_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_3_5_n_0),
        .DOB(RAM_reg_5440_5503_3_5_n_1),
        .DOC(RAM_reg_5440_5503_3_5_n_2),
        .DOD(NLW_RAM_reg_5440_5503_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_6_8_n_0),
        .DOB(RAM_reg_5440_5503_6_8_n_1),
        .DOC(RAM_reg_5440_5503_6_8_n_2),
        .DOD(NLW_RAM_reg_5440_5503_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5440_5503_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5440_5503_9_11_n_0),
        .DOB(RAM_reg_5440_5503_9_11_n_1),
        .DOC(RAM_reg_5440_5503_9_11_n_2),
        .DOD(NLW_RAM_reg_5440_5503_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_0_2_n_0),
        .DOB(RAM_reg_5504_5567_0_2_n_1),
        .DOC(RAM_reg_5504_5567_0_2_n_2),
        .DOD(NLW_RAM_reg_5504_5567_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_12_14_n_0),
        .DOB(RAM_reg_5504_5567_12_14_n_1),
        .DOC(RAM_reg_5504_5567_12_14_n_2),
        .DOD(NLW_RAM_reg_5504_5567_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_15_17_n_0),
        .DOB(RAM_reg_5504_5567_15_17_n_1),
        .DOC(RAM_reg_5504_5567_15_17_n_2),
        .DOD(NLW_RAM_reg_5504_5567_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_18_20_n_0),
        .DOB(RAM_reg_5504_5567_18_20_n_1),
        .DOC(RAM_reg_5504_5567_18_20_n_2),
        .DOD(NLW_RAM_reg_5504_5567_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  RAM64X1D RAM_reg_5504_5567_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5504_5567_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5504_5567_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_3_5_n_0),
        .DOB(RAM_reg_5504_5567_3_5_n_1),
        .DOC(RAM_reg_5504_5567_3_5_n_2),
        .DOD(NLW_RAM_reg_5504_5567_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_6_8_n_0),
        .DOB(RAM_reg_5504_5567_6_8_n_1),
        .DOC(RAM_reg_5504_5567_6_8_n_2),
        .DOD(NLW_RAM_reg_5504_5567_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5504_5567_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5504_5567_9_11_n_0),
        .DOB(RAM_reg_5504_5567_9_11_n_1),
        .DOC(RAM_reg_5504_5567_9_11_n_2),
        .DOD(NLW_RAM_reg_5504_5567_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_0_2_n_0),
        .DOB(RAM_reg_5568_5631_0_2_n_1),
        .DOC(RAM_reg_5568_5631_0_2_n_2),
        .DOD(NLW_RAM_reg_5568_5631_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_12_14_n_0),
        .DOB(RAM_reg_5568_5631_12_14_n_1),
        .DOC(RAM_reg_5568_5631_12_14_n_2),
        .DOD(NLW_RAM_reg_5568_5631_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_15_17_n_0),
        .DOB(RAM_reg_5568_5631_15_17_n_1),
        .DOC(RAM_reg_5568_5631_15_17_n_2),
        .DOD(NLW_RAM_reg_5568_5631_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_18_20_n_0),
        .DOB(RAM_reg_5568_5631_18_20_n_1),
        .DOC(RAM_reg_5568_5631_18_20_n_2),
        .DOD(NLW_RAM_reg_5568_5631_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  RAM64X1D RAM_reg_5568_5631_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5568_5631_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5568_5631_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_3_5_n_0),
        .DOB(RAM_reg_5568_5631_3_5_n_1),
        .DOC(RAM_reg_5568_5631_3_5_n_2),
        .DOD(NLW_RAM_reg_5568_5631_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_6_8_n_0),
        .DOB(RAM_reg_5568_5631_6_8_n_1),
        .DOC(RAM_reg_5568_5631_6_8_n_2),
        .DOD(NLW_RAM_reg_5568_5631_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5568_5631_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5568_5631_9_11_n_0),
        .DOB(RAM_reg_5568_5631_9_11_n_1),
        .DOC(RAM_reg_5568_5631_9_11_n_2),
        .DOD(NLW_RAM_reg_5568_5631_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_0_2_n_0),
        .DOB(RAM_reg_5632_5695_0_2_n_1),
        .DOC(RAM_reg_5632_5695_0_2_n_2),
        .DOD(NLW_RAM_reg_5632_5695_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_12_14_n_0),
        .DOB(RAM_reg_5632_5695_12_14_n_1),
        .DOC(RAM_reg_5632_5695_12_14_n_2),
        .DOD(NLW_RAM_reg_5632_5695_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_15_17_n_0),
        .DOB(RAM_reg_5632_5695_15_17_n_1),
        .DOC(RAM_reg_5632_5695_15_17_n_2),
        .DOD(NLW_RAM_reg_5632_5695_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_18_20_n_0),
        .DOB(RAM_reg_5632_5695_18_20_n_1),
        .DOC(RAM_reg_5632_5695_18_20_n_2),
        .DOD(NLW_RAM_reg_5632_5695_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  RAM64X1D RAM_reg_5632_5695_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5632_5695_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5632_5695_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_3_5_n_0),
        .DOB(RAM_reg_5632_5695_3_5_n_1),
        .DOC(RAM_reg_5632_5695_3_5_n_2),
        .DOD(NLW_RAM_reg_5632_5695_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_6_8_n_0),
        .DOB(RAM_reg_5632_5695_6_8_n_1),
        .DOC(RAM_reg_5632_5695_6_8_n_2),
        .DOD(NLW_RAM_reg_5632_5695_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5632_5695_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5632_5695_9_11_n_0),
        .DOB(RAM_reg_5632_5695_9_11_n_1),
        .DOC(RAM_reg_5632_5695_9_11_n_2),
        .DOD(NLW_RAM_reg_5632_5695_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_0_2_n_0),
        .DOB(RAM_reg_5696_5759_0_2_n_1),
        .DOC(RAM_reg_5696_5759_0_2_n_2),
        .DOD(NLW_RAM_reg_5696_5759_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_12_14_n_0),
        .DOB(RAM_reg_5696_5759_12_14_n_1),
        .DOC(RAM_reg_5696_5759_12_14_n_2),
        .DOD(NLW_RAM_reg_5696_5759_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_15_17_n_0),
        .DOB(RAM_reg_5696_5759_15_17_n_1),
        .DOC(RAM_reg_5696_5759_15_17_n_2),
        .DOD(NLW_RAM_reg_5696_5759_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_18_20_n_0),
        .DOB(RAM_reg_5696_5759_18_20_n_1),
        .DOC(RAM_reg_5696_5759_18_20_n_2),
        .DOD(NLW_RAM_reg_5696_5759_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  RAM64X1D RAM_reg_5696_5759_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5696_5759_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5696_5759_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_3_5_n_0),
        .DOB(RAM_reg_5696_5759_3_5_n_1),
        .DOC(RAM_reg_5696_5759_3_5_n_2),
        .DOD(NLW_RAM_reg_5696_5759_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_6_8_n_0),
        .DOB(RAM_reg_5696_5759_6_8_n_1),
        .DOC(RAM_reg_5696_5759_6_8_n_2),
        .DOD(NLW_RAM_reg_5696_5759_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5696_5759_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5696_5759_9_11_n_0),
        .DOB(RAM_reg_5696_5759_9_11_n_1),
        .DOC(RAM_reg_5696_5759_9_11_n_2),
        .DOD(NLW_RAM_reg_5696_5759_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_0_2_n_0),
        .DOB(RAM_reg_5760_5823_0_2_n_1),
        .DOC(RAM_reg_5760_5823_0_2_n_2),
        .DOD(NLW_RAM_reg_5760_5823_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_12_14_n_0),
        .DOB(RAM_reg_5760_5823_12_14_n_1),
        .DOC(RAM_reg_5760_5823_12_14_n_2),
        .DOD(NLW_RAM_reg_5760_5823_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_15_17_n_0),
        .DOB(RAM_reg_5760_5823_15_17_n_1),
        .DOC(RAM_reg_5760_5823_15_17_n_2),
        .DOD(NLW_RAM_reg_5760_5823_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_18_20_n_0),
        .DOB(RAM_reg_5760_5823_18_20_n_1),
        .DOC(RAM_reg_5760_5823_18_20_n_2),
        .DOD(NLW_RAM_reg_5760_5823_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  RAM64X1D RAM_reg_5760_5823_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5760_5823_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5760_5823_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_3_5_n_0),
        .DOB(RAM_reg_5760_5823_3_5_n_1),
        .DOC(RAM_reg_5760_5823_3_5_n_2),
        .DOD(NLW_RAM_reg_5760_5823_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_6_8_n_0),
        .DOB(RAM_reg_5760_5823_6_8_n_1),
        .DOC(RAM_reg_5760_5823_6_8_n_2),
        .DOD(NLW_RAM_reg_5760_5823_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5760_5823_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5760_5823_9_11_n_0),
        .DOB(RAM_reg_5760_5823_9_11_n_1),
        .DOC(RAM_reg_5760_5823_9_11_n_2),
        .DOD(NLW_RAM_reg_5760_5823_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_0_2_n_0),
        .DOB(RAM_reg_576_639_0_2_n_1),
        .DOC(RAM_reg_576_639_0_2_n_2),
        .DOD(NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_12_14_n_0),
        .DOB(RAM_reg_576_639_12_14_n_1),
        .DOC(RAM_reg_576_639_12_14_n_2),
        .DOD(NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_15_17_n_0),
        .DOB(RAM_reg_576_639_15_17_n_1),
        .DOC(RAM_reg_576_639_15_17_n_2),
        .DOD(NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_18_20_n_0),
        .DOB(RAM_reg_576_639_18_20_n_1),
        .DOC(RAM_reg_576_639_18_20_n_2),
        .DOD(NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  RAM64X1D RAM_reg_576_639_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_576_639_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_3_5_n_0),
        .DOB(RAM_reg_576_639_3_5_n_1),
        .DOC(RAM_reg_576_639_3_5_n_2),
        .DOD(NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_6_8_n_0),
        .DOB(RAM_reg_576_639_6_8_n_1),
        .DOC(RAM_reg_576_639_6_8_n_2),
        .DOD(NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_576_639_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_576_639_9_11_n_0),
        .DOB(RAM_reg_576_639_9_11_n_1),
        .DOC(RAM_reg_576_639_9_11_n_2),
        .DOD(NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_0_2_n_0),
        .DOB(RAM_reg_5824_5887_0_2_n_1),
        .DOC(RAM_reg_5824_5887_0_2_n_2),
        .DOD(NLW_RAM_reg_5824_5887_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_12_14_n_0),
        .DOB(RAM_reg_5824_5887_12_14_n_1),
        .DOC(RAM_reg_5824_5887_12_14_n_2),
        .DOD(NLW_RAM_reg_5824_5887_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_15_17_n_0),
        .DOB(RAM_reg_5824_5887_15_17_n_1),
        .DOC(RAM_reg_5824_5887_15_17_n_2),
        .DOD(NLW_RAM_reg_5824_5887_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_18_20_n_0),
        .DOB(RAM_reg_5824_5887_18_20_n_1),
        .DOC(RAM_reg_5824_5887_18_20_n_2),
        .DOD(NLW_RAM_reg_5824_5887_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  RAM64X1D RAM_reg_5824_5887_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5824_5887_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5824_5887_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_3_5_n_0),
        .DOB(RAM_reg_5824_5887_3_5_n_1),
        .DOC(RAM_reg_5824_5887_3_5_n_2),
        .DOD(NLW_RAM_reg_5824_5887_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_6_8_n_0),
        .DOB(RAM_reg_5824_5887_6_8_n_1),
        .DOC(RAM_reg_5824_5887_6_8_n_2),
        .DOD(NLW_RAM_reg_5824_5887_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5824_5887_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5824_5887_9_11_n_0),
        .DOB(RAM_reg_5824_5887_9_11_n_1),
        .DOC(RAM_reg_5824_5887_9_11_n_2),
        .DOD(NLW_RAM_reg_5824_5887_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_0_2_n_0),
        .DOB(RAM_reg_5888_5951_0_2_n_1),
        .DOC(RAM_reg_5888_5951_0_2_n_2),
        .DOD(NLW_RAM_reg_5888_5951_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_12_14_n_0),
        .DOB(RAM_reg_5888_5951_12_14_n_1),
        .DOC(RAM_reg_5888_5951_12_14_n_2),
        .DOD(NLW_RAM_reg_5888_5951_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_15_17_n_0),
        .DOB(RAM_reg_5888_5951_15_17_n_1),
        .DOC(RAM_reg_5888_5951_15_17_n_2),
        .DOD(NLW_RAM_reg_5888_5951_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_18_20_n_0),
        .DOB(RAM_reg_5888_5951_18_20_n_1),
        .DOC(RAM_reg_5888_5951_18_20_n_2),
        .DOD(NLW_RAM_reg_5888_5951_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  RAM64X1D RAM_reg_5888_5951_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5888_5951_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5888_5951_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_3_5_n_0),
        .DOB(RAM_reg_5888_5951_3_5_n_1),
        .DOC(RAM_reg_5888_5951_3_5_n_2),
        .DOD(NLW_RAM_reg_5888_5951_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_6_8_n_0),
        .DOB(RAM_reg_5888_5951_6_8_n_1),
        .DOC(RAM_reg_5888_5951_6_8_n_2),
        .DOD(NLW_RAM_reg_5888_5951_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5888_5951_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5888_5951_9_11_n_0),
        .DOB(RAM_reg_5888_5951_9_11_n_1),
        .DOC(RAM_reg_5888_5951_9_11_n_2),
        .DOD(NLW_RAM_reg_5888_5951_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_0_2_n_0),
        .DOB(RAM_reg_5952_6015_0_2_n_1),
        .DOC(RAM_reg_5952_6015_0_2_n_2),
        .DOD(NLW_RAM_reg_5952_6015_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_12_14_n_0),
        .DOB(RAM_reg_5952_6015_12_14_n_1),
        .DOC(RAM_reg_5952_6015_12_14_n_2),
        .DOD(NLW_RAM_reg_5952_6015_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_15_17_n_0),
        .DOB(RAM_reg_5952_6015_15_17_n_1),
        .DOC(RAM_reg_5952_6015_15_17_n_2),
        .DOD(NLW_RAM_reg_5952_6015_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_18_20_n_0),
        .DOB(RAM_reg_5952_6015_18_20_n_1),
        .DOC(RAM_reg_5952_6015_18_20_n_2),
        .DOD(NLW_RAM_reg_5952_6015_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  RAM64X1D RAM_reg_5952_6015_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_5952_6015_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_5952_6015_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_3_5_n_0),
        .DOB(RAM_reg_5952_6015_3_5_n_1),
        .DOC(RAM_reg_5952_6015_3_5_n_2),
        .DOD(NLW_RAM_reg_5952_6015_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_6_8_n_0),
        .DOB(RAM_reg_5952_6015_6_8_n_1),
        .DOC(RAM_reg_5952_6015_6_8_n_2),
        .DOD(NLW_RAM_reg_5952_6015_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_5952_6015_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_5952_6015_9_11_n_0),
        .DOB(RAM_reg_5952_6015_9_11_n_1),
        .DOC(RAM_reg_5952_6015_9_11_n_2),
        .DOD(NLW_RAM_reg_5952_6015_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_0_2_n_0),
        .DOB(RAM_reg_6016_6079_0_2_n_1),
        .DOC(RAM_reg_6016_6079_0_2_n_2),
        .DOD(NLW_RAM_reg_6016_6079_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_12_14_n_0),
        .DOB(RAM_reg_6016_6079_12_14_n_1),
        .DOC(RAM_reg_6016_6079_12_14_n_2),
        .DOD(NLW_RAM_reg_6016_6079_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_15_17_n_0),
        .DOB(RAM_reg_6016_6079_15_17_n_1),
        .DOC(RAM_reg_6016_6079_15_17_n_2),
        .DOD(NLW_RAM_reg_6016_6079_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_18_20_n_0),
        .DOB(RAM_reg_6016_6079_18_20_n_1),
        .DOC(RAM_reg_6016_6079_18_20_n_2),
        .DOD(NLW_RAM_reg_6016_6079_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  RAM64X1D RAM_reg_6016_6079_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6016_6079_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6016_6079_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_3_5_n_0),
        .DOB(RAM_reg_6016_6079_3_5_n_1),
        .DOC(RAM_reg_6016_6079_3_5_n_2),
        .DOD(NLW_RAM_reg_6016_6079_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_6_8_n_0),
        .DOB(RAM_reg_6016_6079_6_8_n_1),
        .DOC(RAM_reg_6016_6079_6_8_n_2),
        .DOD(NLW_RAM_reg_6016_6079_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6016_6079_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6016_6079_9_11_n_0),
        .DOB(RAM_reg_6016_6079_9_11_n_1),
        .DOC(RAM_reg_6016_6079_9_11_n_2),
        .DOD(NLW_RAM_reg_6016_6079_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__3 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_0_2_n_0),
        .DOB(RAM_reg_6080_6143_0_2_n_1),
        .DOC(RAM_reg_6080_6143_0_2_n_2),
        .DOD(NLW_RAM_reg_6080_6143_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__19 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_12_14_n_0),
        .DOB(RAM_reg_6080_6143_12_14_n_1),
        .DOC(RAM_reg_6080_6143_12_14_n_2),
        .DOD(NLW_RAM_reg_6080_6143_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__23 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_15_17_n_0),
        .DOB(RAM_reg_6080_6143_15_17_n_1),
        .DOC(RAM_reg_6080_6143_15_17_n_2),
        .DOD(NLW_RAM_reg_6080_6143_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__27 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_18_20_n_0),
        .DOB(RAM_reg_6080_6143_18_20_n_1),
        .DOC(RAM_reg_6080_6143_18_20_n_2),
        .DOD(NLW_RAM_reg_6080_6143_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  RAM64X1D RAM_reg_6080_6143_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6080_6143_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6080_6143_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__7 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_3_5_n_0),
        .DOB(RAM_reg_6080_6143_3_5_n_1),
        .DOC(RAM_reg_6080_6143_3_5_n_2),
        .DOD(NLW_RAM_reg_6080_6143_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__11 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_6_8_n_0),
        .DOB(RAM_reg_6080_6143_6_8_n_1),
        .DOC(RAM_reg_6080_6143_6_8_n_2),
        .DOD(NLW_RAM_reg_6080_6143_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6080_6143_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__15 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6080_6143_9_11_n_0),
        .DOB(RAM_reg_6080_6143_9_11_n_1),
        .DOC(RAM_reg_6080_6143_9_11_n_2),
        .DOD(NLW_RAM_reg_6080_6143_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_31 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_0_2_n_0),
        .DOB(RAM_reg_6144_6207_0_2_n_1),
        .DOC(RAM_reg_6144_6207_0_2_n_2),
        .DOD(NLW_RAM_reg_6144_6207_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_12_14_n_0),
        .DOB(RAM_reg_6144_6207_12_14_n_1),
        .DOC(RAM_reg_6144_6207_12_14_n_2),
        .DOD(NLW_RAM_reg_6144_6207_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_15_17_n_0),
        .DOB(RAM_reg_6144_6207_15_17_n_1),
        .DOC(RAM_reg_6144_6207_15_17_n_2),
        .DOD(NLW_RAM_reg_6144_6207_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_18_20_n_0),
        .DOB(RAM_reg_6144_6207_18_20_n_1),
        .DOC(RAM_reg_6144_6207_18_20_n_2),
        .DOD(NLW_RAM_reg_6144_6207_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  RAM64X1D RAM_reg_6144_6207_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6144_6207_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6144_6207_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_3_5_n_0),
        .DOB(RAM_reg_6144_6207_3_5_n_1),
        .DOC(RAM_reg_6144_6207_3_5_n_2),
        .DOD(NLW_RAM_reg_6144_6207_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_6_8_n_0),
        .DOB(RAM_reg_6144_6207_6_8_n_1),
        .DOC(RAM_reg_6144_6207_6_8_n_2),
        .DOD(NLW_RAM_reg_6144_6207_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6144_6207_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6144_6207_9_11_n_0),
        .DOB(RAM_reg_6144_6207_9_11_n_1),
        .DOC(RAM_reg_6144_6207_9_11_n_2),
        .DOD(NLW_RAM_reg_6144_6207_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_0_2_n_0),
        .DOB(RAM_reg_6208_6271_0_2_n_1),
        .DOC(RAM_reg_6208_6271_0_2_n_2),
        .DOD(NLW_RAM_reg_6208_6271_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_12_14_n_0),
        .DOB(RAM_reg_6208_6271_12_14_n_1),
        .DOC(RAM_reg_6208_6271_12_14_n_2),
        .DOD(NLW_RAM_reg_6208_6271_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_15_17_n_0),
        .DOB(RAM_reg_6208_6271_15_17_n_1),
        .DOC(RAM_reg_6208_6271_15_17_n_2),
        .DOD(NLW_RAM_reg_6208_6271_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_18_20_n_0),
        .DOB(RAM_reg_6208_6271_18_20_n_1),
        .DOC(RAM_reg_6208_6271_18_20_n_2),
        .DOD(NLW_RAM_reg_6208_6271_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  RAM64X1D RAM_reg_6208_6271_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6208_6271_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6208_6271_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_3_5_n_0),
        .DOB(RAM_reg_6208_6271_3_5_n_1),
        .DOC(RAM_reg_6208_6271_3_5_n_2),
        .DOD(NLW_RAM_reg_6208_6271_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_6_8_n_0),
        .DOB(RAM_reg_6208_6271_6_8_n_1),
        .DOC(RAM_reg_6208_6271_6_8_n_2),
        .DOD(NLW_RAM_reg_6208_6271_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6208_6271_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6208_6271_9_11_n_0),
        .DOB(RAM_reg_6208_6271_9_11_n_1),
        .DOC(RAM_reg_6208_6271_9_11_n_2),
        .DOD(NLW_RAM_reg_6208_6271_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_5 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_0_2_n_0),
        .DOB(RAM_reg_6272_6335_0_2_n_1),
        .DOC(RAM_reg_6272_6335_0_2_n_2),
        .DOD(NLW_RAM_reg_6272_6335_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_12_14_n_0),
        .DOB(RAM_reg_6272_6335_12_14_n_1),
        .DOC(RAM_reg_6272_6335_12_14_n_2),
        .DOD(NLW_RAM_reg_6272_6335_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_15_17_n_0),
        .DOB(RAM_reg_6272_6335_15_17_n_1),
        .DOC(RAM_reg_6272_6335_15_17_n_2),
        .DOD(NLW_RAM_reg_6272_6335_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_18_20_n_0),
        .DOB(RAM_reg_6272_6335_18_20_n_1),
        .DOC(RAM_reg_6272_6335_18_20_n_2),
        .DOD(NLW_RAM_reg_6272_6335_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  RAM64X1D RAM_reg_6272_6335_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6272_6335_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6272_6335_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_3_5_n_0),
        .DOB(RAM_reg_6272_6335_3_5_n_1),
        .DOC(RAM_reg_6272_6335_3_5_n_2),
        .DOD(NLW_RAM_reg_6272_6335_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_6_8_n_0),
        .DOB(RAM_reg_6272_6335_6_8_n_1),
        .DOC(RAM_reg_6272_6335_6_8_n_2),
        .DOD(NLW_RAM_reg_6272_6335_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6272_6335_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6272_6335_9_11_n_0),
        .DOB(RAM_reg_6272_6335_9_11_n_1),
        .DOC(RAM_reg_6272_6335_9_11_n_2),
        .DOD(NLW_RAM_reg_6272_6335_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_0_2_n_0),
        .DOB(RAM_reg_6336_6399_0_2_n_1),
        .DOC(RAM_reg_6336_6399_0_2_n_2),
        .DOD(NLW_RAM_reg_6336_6399_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_12_14_n_0),
        .DOB(RAM_reg_6336_6399_12_14_n_1),
        .DOC(RAM_reg_6336_6399_12_14_n_2),
        .DOD(NLW_RAM_reg_6336_6399_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_15_17_n_0),
        .DOB(RAM_reg_6336_6399_15_17_n_1),
        .DOC(RAM_reg_6336_6399_15_17_n_2),
        .DOD(NLW_RAM_reg_6336_6399_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_18_20_n_0),
        .DOB(RAM_reg_6336_6399_18_20_n_1),
        .DOC(RAM_reg_6336_6399_18_20_n_2),
        .DOD(NLW_RAM_reg_6336_6399_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  RAM64X1D RAM_reg_6336_6399_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6336_6399_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6336_6399_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_3_5_n_0),
        .DOB(RAM_reg_6336_6399_3_5_n_1),
        .DOC(RAM_reg_6336_6399_3_5_n_2),
        .DOD(NLW_RAM_reg_6336_6399_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_6_8_n_0),
        .DOB(RAM_reg_6336_6399_6_8_n_1),
        .DOC(RAM_reg_6336_6399_6_8_n_2),
        .DOD(NLW_RAM_reg_6336_6399_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6336_6399_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6336_6399_9_11_n_0),
        .DOB(RAM_reg_6336_6399_9_11_n_1),
        .DOC(RAM_reg_6336_6399_9_11_n_2),
        .DOD(NLW_RAM_reg_6336_6399_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_0_2_n_0),
        .DOB(RAM_reg_6400_6463_0_2_n_1),
        .DOC(RAM_reg_6400_6463_0_2_n_2),
        .DOD(NLW_RAM_reg_6400_6463_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_12_14_n_0),
        .DOB(RAM_reg_6400_6463_12_14_n_1),
        .DOC(RAM_reg_6400_6463_12_14_n_2),
        .DOD(NLW_RAM_reg_6400_6463_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_15_17_n_0),
        .DOB(RAM_reg_6400_6463_15_17_n_1),
        .DOC(RAM_reg_6400_6463_15_17_n_2),
        .DOD(NLW_RAM_reg_6400_6463_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_18_20_n_0),
        .DOB(RAM_reg_6400_6463_18_20_n_1),
        .DOC(RAM_reg_6400_6463_18_20_n_2),
        .DOD(NLW_RAM_reg_6400_6463_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  RAM64X1D RAM_reg_6400_6463_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6400_6463_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6400_6463_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_3_5_n_0),
        .DOB(RAM_reg_6400_6463_3_5_n_1),
        .DOC(RAM_reg_6400_6463_3_5_n_2),
        .DOD(NLW_RAM_reg_6400_6463_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_6_8_n_0),
        .DOB(RAM_reg_6400_6463_6_8_n_1),
        .DOC(RAM_reg_6400_6463_6_8_n_2),
        .DOD(NLW_RAM_reg_6400_6463_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6400_6463_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6400_6463_9_11_n_0),
        .DOB(RAM_reg_6400_6463_9_11_n_1),
        .DOC(RAM_reg_6400_6463_9_11_n_2),
        .DOD(NLW_RAM_reg_6400_6463_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_6 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_0_2_n_0),
        .DOB(RAM_reg_640_703_0_2_n_1),
        .DOC(RAM_reg_640_703_0_2_n_2),
        .DOD(NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_12_14_n_0),
        .DOB(RAM_reg_640_703_12_14_n_1),
        .DOC(RAM_reg_640_703_12_14_n_2),
        .DOD(NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_15_17_n_0),
        .DOB(RAM_reg_640_703_15_17_n_1),
        .DOC(RAM_reg_640_703_15_17_n_2),
        .DOD(NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_18_20_n_0),
        .DOB(RAM_reg_640_703_18_20_n_1),
        .DOC(RAM_reg_640_703_18_20_n_2),
        .DOD(NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  RAM64X1D RAM_reg_640_703_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_640_703_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_3_5_n_0),
        .DOB(RAM_reg_640_703_3_5_n_1),
        .DOC(RAM_reg_640_703_3_5_n_2),
        .DOD(NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_6_8_n_0),
        .DOB(RAM_reg_640_703_6_8_n_1),
        .DOC(RAM_reg_640_703_6_8_n_2),
        .DOD(NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_640_703_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_640_703_9_11_n_0),
        .DOB(RAM_reg_640_703_9_11_n_1),
        .DOC(RAM_reg_640_703_9_11_n_2),
        .DOD(NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_0_2_n_0),
        .DOB(RAM_reg_6464_6527_0_2_n_1),
        .DOC(RAM_reg_6464_6527_0_2_n_2),
        .DOD(NLW_RAM_reg_6464_6527_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_12_14_n_0),
        .DOB(RAM_reg_6464_6527_12_14_n_1),
        .DOC(RAM_reg_6464_6527_12_14_n_2),
        .DOD(NLW_RAM_reg_6464_6527_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_15_17_n_0),
        .DOB(RAM_reg_6464_6527_15_17_n_1),
        .DOC(RAM_reg_6464_6527_15_17_n_2),
        .DOD(NLW_RAM_reg_6464_6527_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_18_20_n_0),
        .DOB(RAM_reg_6464_6527_18_20_n_1),
        .DOC(RAM_reg_6464_6527_18_20_n_2),
        .DOD(NLW_RAM_reg_6464_6527_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  RAM64X1D RAM_reg_6464_6527_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6464_6527_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6464_6527_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_3_5_n_0),
        .DOB(RAM_reg_6464_6527_3_5_n_1),
        .DOC(RAM_reg_6464_6527_3_5_n_2),
        .DOD(NLW_RAM_reg_6464_6527_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_6_8_n_0),
        .DOB(RAM_reg_6464_6527_6_8_n_1),
        .DOC(RAM_reg_6464_6527_6_8_n_2),
        .DOD(NLW_RAM_reg_6464_6527_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6464_6527_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6464_6527_9_11_n_0),
        .DOB(RAM_reg_6464_6527_9_11_n_1),
        .DOC(RAM_reg_6464_6527_9_11_n_2),
        .DOD(NLW_RAM_reg_6464_6527_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_7 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_0_2_n_0),
        .DOB(RAM_reg_64_127_0_2_n_1),
        .DOC(RAM_reg_64_127_0_2_n_2),
        .DOD(NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_12_14_n_0),
        .DOB(RAM_reg_64_127_12_14_n_1),
        .DOC(RAM_reg_64_127_12_14_n_2),
        .DOD(NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_15_17_n_0),
        .DOB(RAM_reg_64_127_15_17_n_1),
        .DOC(RAM_reg_64_127_15_17_n_2),
        .DOD(NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_18_20_n_0),
        .DOB(RAM_reg_64_127_18_20_n_1),
        .DOC(RAM_reg_64_127_18_20_n_2),
        .DOD(NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  RAM64X1D RAM_reg_64_127_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_64_127_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_3_5_n_0),
        .DOB(RAM_reg_64_127_3_5_n_1),
        .DOC(RAM_reg_64_127_3_5_n_2),
        .DOD(NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_6_8_n_0),
        .DOB(RAM_reg_64_127_6_8_n_1),
        .DOC(RAM_reg_64_127_6_8_n_2),
        .DOD(NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_64_127_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_64_127_9_11_n_0),
        .DOB(RAM_reg_64_127_9_11_n_1),
        .DOC(RAM_reg_64_127_9_11_n_2),
        .DOD(NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_0_2_n_0),
        .DOB(RAM_reg_6528_6591_0_2_n_1),
        .DOC(RAM_reg_6528_6591_0_2_n_2),
        .DOD(NLW_RAM_reg_6528_6591_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_12_14_n_0),
        .DOB(RAM_reg_6528_6591_12_14_n_1),
        .DOC(RAM_reg_6528_6591_12_14_n_2),
        .DOD(NLW_RAM_reg_6528_6591_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_15_17_n_0),
        .DOB(RAM_reg_6528_6591_15_17_n_1),
        .DOC(RAM_reg_6528_6591_15_17_n_2),
        .DOD(NLW_RAM_reg_6528_6591_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_18_20_n_0),
        .DOB(RAM_reg_6528_6591_18_20_n_1),
        .DOC(RAM_reg_6528_6591_18_20_n_2),
        .DOD(NLW_RAM_reg_6528_6591_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  RAM64X1D RAM_reg_6528_6591_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6528_6591_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6528_6591_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_3_5_n_0),
        .DOB(RAM_reg_6528_6591_3_5_n_1),
        .DOC(RAM_reg_6528_6591_3_5_n_2),
        .DOD(NLW_RAM_reg_6528_6591_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_6_8_n_0),
        .DOB(RAM_reg_6528_6591_6_8_n_1),
        .DOC(RAM_reg_6528_6591_6_8_n_2),
        .DOD(NLW_RAM_reg_6528_6591_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6528_6591_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6528_6591_9_11_n_0),
        .DOB(RAM_reg_6528_6591_9_11_n_1),
        .DOC(RAM_reg_6528_6591_9_11_n_2),
        .DOD(NLW_RAM_reg_6528_6591_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_8 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_0_2_n_0),
        .DOB(RAM_reg_6592_6655_0_2_n_1),
        .DOC(RAM_reg_6592_6655_0_2_n_2),
        .DOD(NLW_RAM_reg_6592_6655_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_12_14_n_0),
        .DOB(RAM_reg_6592_6655_12_14_n_1),
        .DOC(RAM_reg_6592_6655_12_14_n_2),
        .DOD(NLW_RAM_reg_6592_6655_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_15_17_n_0),
        .DOB(RAM_reg_6592_6655_15_17_n_1),
        .DOC(RAM_reg_6592_6655_15_17_n_2),
        .DOD(NLW_RAM_reg_6592_6655_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_18_20_n_0),
        .DOB(RAM_reg_6592_6655_18_20_n_1),
        .DOC(RAM_reg_6592_6655_18_20_n_2),
        .DOD(NLW_RAM_reg_6592_6655_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  RAM64X1D RAM_reg_6592_6655_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6592_6655_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6592_6655_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_3_5_n_0),
        .DOB(RAM_reg_6592_6655_3_5_n_1),
        .DOC(RAM_reg_6592_6655_3_5_n_2),
        .DOD(NLW_RAM_reg_6592_6655_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_6_8_n_0),
        .DOB(RAM_reg_6592_6655_6_8_n_1),
        .DOC(RAM_reg_6592_6655_6_8_n_2),
        .DOD(NLW_RAM_reg_6592_6655_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6592_6655_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6592_6655_9_11_n_0),
        .DOB(RAM_reg_6592_6655_9_11_n_1),
        .DOC(RAM_reg_6592_6655_9_11_n_2),
        .DOD(NLW_RAM_reg_6592_6655_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_9 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_0_2_n_0),
        .DOB(RAM_reg_6656_6719_0_2_n_1),
        .DOC(RAM_reg_6656_6719_0_2_n_2),
        .DOD(NLW_RAM_reg_6656_6719_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_12_14_n_0),
        .DOB(RAM_reg_6656_6719_12_14_n_1),
        .DOC(RAM_reg_6656_6719_12_14_n_2),
        .DOD(NLW_RAM_reg_6656_6719_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_15_17_n_0),
        .DOB(RAM_reg_6656_6719_15_17_n_1),
        .DOC(RAM_reg_6656_6719_15_17_n_2),
        .DOD(NLW_RAM_reg_6656_6719_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_18_20_n_0),
        .DOB(RAM_reg_6656_6719_18_20_n_1),
        .DOC(RAM_reg_6656_6719_18_20_n_2),
        .DOD(NLW_RAM_reg_6656_6719_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  RAM64X1D RAM_reg_6656_6719_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6656_6719_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6656_6719_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_3_5_n_0),
        .DOB(RAM_reg_6656_6719_3_5_n_1),
        .DOC(RAM_reg_6656_6719_3_5_n_2),
        .DOD(NLW_RAM_reg_6656_6719_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_6_8_n_0),
        .DOB(RAM_reg_6656_6719_6_8_n_1),
        .DOC(RAM_reg_6656_6719_6_8_n_2),
        .DOD(NLW_RAM_reg_6656_6719_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6656_6719_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6656_6719_9_11_n_0),
        .DOB(RAM_reg_6656_6719_9_11_n_1),
        .DOC(RAM_reg_6656_6719_9_11_n_2),
        .DOD(NLW_RAM_reg_6656_6719_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_10 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_0_2_n_0),
        .DOB(RAM_reg_6720_6783_0_2_n_1),
        .DOC(RAM_reg_6720_6783_0_2_n_2),
        .DOD(NLW_RAM_reg_6720_6783_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_12_14_n_0),
        .DOB(RAM_reg_6720_6783_12_14_n_1),
        .DOC(RAM_reg_6720_6783_12_14_n_2),
        .DOD(NLW_RAM_reg_6720_6783_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_15_17_n_0),
        .DOB(RAM_reg_6720_6783_15_17_n_1),
        .DOC(RAM_reg_6720_6783_15_17_n_2),
        .DOD(NLW_RAM_reg_6720_6783_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_18_20_n_0),
        .DOB(RAM_reg_6720_6783_18_20_n_1),
        .DOC(RAM_reg_6720_6783_18_20_n_2),
        .DOD(NLW_RAM_reg_6720_6783_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  RAM64X1D RAM_reg_6720_6783_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6720_6783_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6720_6783_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_3_5_n_0),
        .DOB(RAM_reg_6720_6783_3_5_n_1),
        .DOC(RAM_reg_6720_6783_3_5_n_2),
        .DOD(NLW_RAM_reg_6720_6783_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_6_8_n_0),
        .DOB(RAM_reg_6720_6783_6_8_n_1),
        .DOC(RAM_reg_6720_6783_6_8_n_2),
        .DOD(NLW_RAM_reg_6720_6783_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6720_6783_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6720_6783_9_11_n_0),
        .DOB(RAM_reg_6720_6783_9_11_n_1),
        .DOC(RAM_reg_6720_6783_9_11_n_2),
        .DOD(NLW_RAM_reg_6720_6783_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_0_2_n_0),
        .DOB(RAM_reg_6784_6847_0_2_n_1),
        .DOC(RAM_reg_6784_6847_0_2_n_2),
        .DOD(NLW_RAM_reg_6784_6847_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_12_14_n_0),
        .DOB(RAM_reg_6784_6847_12_14_n_1),
        .DOC(RAM_reg_6784_6847_12_14_n_2),
        .DOD(NLW_RAM_reg_6784_6847_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_15_17_n_0),
        .DOB(RAM_reg_6784_6847_15_17_n_1),
        .DOC(RAM_reg_6784_6847_15_17_n_2),
        .DOD(NLW_RAM_reg_6784_6847_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_18_20_n_0),
        .DOB(RAM_reg_6784_6847_18_20_n_1),
        .DOC(RAM_reg_6784_6847_18_20_n_2),
        .DOD(NLW_RAM_reg_6784_6847_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  RAM64X1D RAM_reg_6784_6847_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6784_6847_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6784_6847_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_3_5_n_0),
        .DOB(RAM_reg_6784_6847_3_5_n_1),
        .DOC(RAM_reg_6784_6847_3_5_n_2),
        .DOD(NLW_RAM_reg_6784_6847_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_6_8_n_0),
        .DOB(RAM_reg_6784_6847_6_8_n_1),
        .DOC(RAM_reg_6784_6847_6_8_n_2),
        .DOD(NLW_RAM_reg_6784_6847_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6784_6847_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6784_6847_9_11_n_0),
        .DOB(RAM_reg_6784_6847_9_11_n_1),
        .DOC(RAM_reg_6784_6847_9_11_n_2),
        .DOD(NLW_RAM_reg_6784_6847_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_0_2_n_0),
        .DOB(RAM_reg_6848_6911_0_2_n_1),
        .DOC(RAM_reg_6848_6911_0_2_n_2),
        .DOD(NLW_RAM_reg_6848_6911_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_12_14_n_0),
        .DOB(RAM_reg_6848_6911_12_14_n_1),
        .DOC(RAM_reg_6848_6911_12_14_n_2),
        .DOD(NLW_RAM_reg_6848_6911_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_15_17_n_0),
        .DOB(RAM_reg_6848_6911_15_17_n_1),
        .DOC(RAM_reg_6848_6911_15_17_n_2),
        .DOD(NLW_RAM_reg_6848_6911_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_18_20_n_0),
        .DOB(RAM_reg_6848_6911_18_20_n_1),
        .DOC(RAM_reg_6848_6911_18_20_n_2),
        .DOD(NLW_RAM_reg_6848_6911_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  RAM64X1D RAM_reg_6848_6911_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6848_6911_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6848_6911_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_3_5_n_0),
        .DOB(RAM_reg_6848_6911_3_5_n_1),
        .DOC(RAM_reg_6848_6911_3_5_n_2),
        .DOD(NLW_RAM_reg_6848_6911_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_6_8_n_0),
        .DOB(RAM_reg_6848_6911_6_8_n_1),
        .DOC(RAM_reg_6848_6911_6_8_n_2),
        .DOD(NLW_RAM_reg_6848_6911_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6848_6911_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6848_6911_9_11_n_0),
        .DOB(RAM_reg_6848_6911_9_11_n_1),
        .DOC(RAM_reg_6848_6911_9_11_n_2),
        .DOD(NLW_RAM_reg_6848_6911_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_0_2_n_0),
        .DOB(RAM_reg_6912_6975_0_2_n_1),
        .DOC(RAM_reg_6912_6975_0_2_n_2),
        .DOD(NLW_RAM_reg_6912_6975_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_12_14_n_0),
        .DOB(RAM_reg_6912_6975_12_14_n_1),
        .DOC(RAM_reg_6912_6975_12_14_n_2),
        .DOD(NLW_RAM_reg_6912_6975_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_15_17_n_0),
        .DOB(RAM_reg_6912_6975_15_17_n_1),
        .DOC(RAM_reg_6912_6975_15_17_n_2),
        .DOD(NLW_RAM_reg_6912_6975_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_18_20_n_0),
        .DOB(RAM_reg_6912_6975_18_20_n_1),
        .DOC(RAM_reg_6912_6975_18_20_n_2),
        .DOD(NLW_RAM_reg_6912_6975_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  RAM64X1D RAM_reg_6912_6975_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6912_6975_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6912_6975_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_3_5_n_0),
        .DOB(RAM_reg_6912_6975_3_5_n_1),
        .DOC(RAM_reg_6912_6975_3_5_n_2),
        .DOD(NLW_RAM_reg_6912_6975_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_6_8_n_0),
        .DOB(RAM_reg_6912_6975_6_8_n_1),
        .DOC(RAM_reg_6912_6975_6_8_n_2),
        .DOD(NLW_RAM_reg_6912_6975_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6912_6975_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6912_6975_9_11_n_0),
        .DOB(RAM_reg_6912_6975_9_11_n_1),
        .DOC(RAM_reg_6912_6975_9_11_n_2),
        .DOD(NLW_RAM_reg_6912_6975_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_0_2_n_0),
        .DOB(RAM_reg_6976_7039_0_2_n_1),
        .DOC(RAM_reg_6976_7039_0_2_n_2),
        .DOD(NLW_RAM_reg_6976_7039_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_12_14_n_0),
        .DOB(RAM_reg_6976_7039_12_14_n_1),
        .DOC(RAM_reg_6976_7039_12_14_n_2),
        .DOD(NLW_RAM_reg_6976_7039_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_15_17_n_0),
        .DOB(RAM_reg_6976_7039_15_17_n_1),
        .DOC(RAM_reg_6976_7039_15_17_n_2),
        .DOD(NLW_RAM_reg_6976_7039_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_18_20_n_0),
        .DOB(RAM_reg_6976_7039_18_20_n_1),
        .DOC(RAM_reg_6976_7039_18_20_n_2),
        .DOD(NLW_RAM_reg_6976_7039_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  RAM64X1D RAM_reg_6976_7039_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_6976_7039_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_6976_7039_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_3_5_n_0),
        .DOB(RAM_reg_6976_7039_3_5_n_1),
        .DOC(RAM_reg_6976_7039_3_5_n_2),
        .DOD(NLW_RAM_reg_6976_7039_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_6_8_n_0),
        .DOB(RAM_reg_6976_7039_6_8_n_1),
        .DOC(RAM_reg_6976_7039_6_8_n_2),
        .DOD(NLW_RAM_reg_6976_7039_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_6976_7039_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_6976_7039_9_11_n_0),
        .DOB(RAM_reg_6976_7039_9_11_n_1),
        .DOC(RAM_reg_6976_7039_9_11_n_2),
        .DOD(NLW_RAM_reg_6976_7039_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_0_2_n_0),
        .DOB(RAM_reg_7040_7103_0_2_n_1),
        .DOC(RAM_reg_7040_7103_0_2_n_2),
        .DOD(NLW_RAM_reg_7040_7103_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_12_14_n_0),
        .DOB(RAM_reg_7040_7103_12_14_n_1),
        .DOC(RAM_reg_7040_7103_12_14_n_2),
        .DOD(NLW_RAM_reg_7040_7103_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_15_17_n_0),
        .DOB(RAM_reg_7040_7103_15_17_n_1),
        .DOC(RAM_reg_7040_7103_15_17_n_2),
        .DOD(NLW_RAM_reg_7040_7103_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_18_20_n_0),
        .DOB(RAM_reg_7040_7103_18_20_n_1),
        .DOC(RAM_reg_7040_7103_18_20_n_2),
        .DOD(NLW_RAM_reg_7040_7103_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  RAM64X1D RAM_reg_7040_7103_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7040_7103_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7040_7103_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_3_5_n_0),
        .DOB(RAM_reg_7040_7103_3_5_n_1),
        .DOC(RAM_reg_7040_7103_3_5_n_2),
        .DOD(NLW_RAM_reg_7040_7103_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_6_8_n_0),
        .DOB(RAM_reg_7040_7103_6_8_n_1),
        .DOC(RAM_reg_7040_7103_6_8_n_2),
        .DOD(NLW_RAM_reg_7040_7103_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7040_7103_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7040_7103_9_11_n_0),
        .DOB(RAM_reg_7040_7103_9_11_n_1),
        .DOC(RAM_reg_7040_7103_9_11_n_2),
        .DOD(NLW_RAM_reg_7040_7103_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_0_2_n_0),
        .DOB(RAM_reg_704_767_0_2_n_1),
        .DOC(RAM_reg_704_767_0_2_n_2),
        .DOD(NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_12_14_n_0),
        .DOB(RAM_reg_704_767_12_14_n_1),
        .DOC(RAM_reg_704_767_12_14_n_2),
        .DOD(NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_15_17_n_0),
        .DOB(RAM_reg_704_767_15_17_n_1),
        .DOC(RAM_reg_704_767_15_17_n_2),
        .DOD(NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_18_20_n_0),
        .DOB(RAM_reg_704_767_18_20_n_1),
        .DOC(RAM_reg_704_767_18_20_n_2),
        .DOD(NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  RAM64X1D RAM_reg_704_767_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_704_767_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_3_5_n_0),
        .DOB(RAM_reg_704_767_3_5_n_1),
        .DOC(RAM_reg_704_767_3_5_n_2),
        .DOD(NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_6_8_n_0),
        .DOB(RAM_reg_704_767_6_8_n_1),
        .DOC(RAM_reg_704_767_6_8_n_2),
        .DOD(NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_704_767_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_704_767_9_11_n_0),
        .DOB(RAM_reg_704_767_9_11_n_1),
        .DOC(RAM_reg_704_767_9_11_n_2),
        .DOD(NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_0_2_n_0),
        .DOB(RAM_reg_7104_7167_0_2_n_1),
        .DOC(RAM_reg_7104_7167_0_2_n_2),
        .DOD(NLW_RAM_reg_7104_7167_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_12_14_n_0),
        .DOB(RAM_reg_7104_7167_12_14_n_1),
        .DOC(RAM_reg_7104_7167_12_14_n_2),
        .DOD(NLW_RAM_reg_7104_7167_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_15_17_n_0),
        .DOB(RAM_reg_7104_7167_15_17_n_1),
        .DOC(RAM_reg_7104_7167_15_17_n_2),
        .DOD(NLW_RAM_reg_7104_7167_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_18_20_n_0),
        .DOB(RAM_reg_7104_7167_18_20_n_1),
        .DOC(RAM_reg_7104_7167_18_20_n_2),
        .DOD(NLW_RAM_reg_7104_7167_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  RAM64X1D RAM_reg_7104_7167_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7104_7167_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7104_7167_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_3_5_n_0),
        .DOB(RAM_reg_7104_7167_3_5_n_1),
        .DOC(RAM_reg_7104_7167_3_5_n_2),
        .DOD(NLW_RAM_reg_7104_7167_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_6_8_n_0),
        .DOB(RAM_reg_7104_7167_6_8_n_1),
        .DOC(RAM_reg_7104_7167_6_8_n_2),
        .DOD(NLW_RAM_reg_7104_7167_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7104_7167_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7104_7167_9_11_n_0),
        .DOB(RAM_reg_7104_7167_9_11_n_1),
        .DOC(RAM_reg_7104_7167_9_11_n_2),
        .DOD(NLW_RAM_reg_7104_7167_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_32 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_0_2_n_0),
        .DOB(RAM_reg_7168_7231_0_2_n_1),
        .DOC(RAM_reg_7168_7231_0_2_n_2),
        .DOD(NLW_RAM_reg_7168_7231_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_12_14_n_0),
        .DOB(RAM_reg_7168_7231_12_14_n_1),
        .DOC(RAM_reg_7168_7231_12_14_n_2),
        .DOD(NLW_RAM_reg_7168_7231_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_15_17_n_0),
        .DOB(RAM_reg_7168_7231_15_17_n_1),
        .DOC(RAM_reg_7168_7231_15_17_n_2),
        .DOD(NLW_RAM_reg_7168_7231_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_18_20_n_0),
        .DOB(RAM_reg_7168_7231_18_20_n_1),
        .DOC(RAM_reg_7168_7231_18_20_n_2),
        .DOD(NLW_RAM_reg_7168_7231_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  RAM64X1D RAM_reg_7168_7231_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7168_7231_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7168_7231_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_3_5_n_0),
        .DOB(RAM_reg_7168_7231_3_5_n_1),
        .DOC(RAM_reg_7168_7231_3_5_n_2),
        .DOD(NLW_RAM_reg_7168_7231_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_6_8_n_0),
        .DOB(RAM_reg_7168_7231_6_8_n_1),
        .DOC(RAM_reg_7168_7231_6_8_n_2),
        .DOD(NLW_RAM_reg_7168_7231_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7168_7231_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7168_7231_9_11_n_0),
        .DOB(RAM_reg_7168_7231_9_11_n_1),
        .DOC(RAM_reg_7168_7231_9_11_n_2),
        .DOD(NLW_RAM_reg_7168_7231_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_11 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_0_2_n_0),
        .DOB(RAM_reg_7232_7295_0_2_n_1),
        .DOC(RAM_reg_7232_7295_0_2_n_2),
        .DOD(NLW_RAM_reg_7232_7295_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_12_14_n_0),
        .DOB(RAM_reg_7232_7295_12_14_n_1),
        .DOC(RAM_reg_7232_7295_12_14_n_2),
        .DOD(NLW_RAM_reg_7232_7295_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_15_17_n_0),
        .DOB(RAM_reg_7232_7295_15_17_n_1),
        .DOC(RAM_reg_7232_7295_15_17_n_2),
        .DOD(NLW_RAM_reg_7232_7295_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_18_20_n_0),
        .DOB(RAM_reg_7232_7295_18_20_n_1),
        .DOC(RAM_reg_7232_7295_18_20_n_2),
        .DOD(NLW_RAM_reg_7232_7295_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  RAM64X1D RAM_reg_7232_7295_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7232_7295_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7232_7295_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_3_5_n_0),
        .DOB(RAM_reg_7232_7295_3_5_n_1),
        .DOC(RAM_reg_7232_7295_3_5_n_2),
        .DOD(NLW_RAM_reg_7232_7295_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_6_8_n_0),
        .DOB(RAM_reg_7232_7295_6_8_n_1),
        .DOC(RAM_reg_7232_7295_6_8_n_2),
        .DOD(NLW_RAM_reg_7232_7295_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7232_7295_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7232_7295_9_11_n_0),
        .DOB(RAM_reg_7232_7295_9_11_n_1),
        .DOC(RAM_reg_7232_7295_9_11_n_2),
        .DOD(NLW_RAM_reg_7232_7295_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_12 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_0_2_n_0),
        .DOB(RAM_reg_7296_7359_0_2_n_1),
        .DOC(RAM_reg_7296_7359_0_2_n_2),
        .DOD(NLW_RAM_reg_7296_7359_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_12_14_n_0),
        .DOB(RAM_reg_7296_7359_12_14_n_1),
        .DOC(RAM_reg_7296_7359_12_14_n_2),
        .DOD(NLW_RAM_reg_7296_7359_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_15_17_n_0),
        .DOB(RAM_reg_7296_7359_15_17_n_1),
        .DOC(RAM_reg_7296_7359_15_17_n_2),
        .DOD(NLW_RAM_reg_7296_7359_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_18_20_n_0),
        .DOB(RAM_reg_7296_7359_18_20_n_1),
        .DOC(RAM_reg_7296_7359_18_20_n_2),
        .DOD(NLW_RAM_reg_7296_7359_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  RAM64X1D RAM_reg_7296_7359_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7296_7359_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7296_7359_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_3_5_n_0),
        .DOB(RAM_reg_7296_7359_3_5_n_1),
        .DOC(RAM_reg_7296_7359_3_5_n_2),
        .DOD(NLW_RAM_reg_7296_7359_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_6_8_n_0),
        .DOB(RAM_reg_7296_7359_6_8_n_1),
        .DOC(RAM_reg_7296_7359_6_8_n_2),
        .DOD(NLW_RAM_reg_7296_7359_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7296_7359_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7296_7359_9_11_n_0),
        .DOB(RAM_reg_7296_7359_9_11_n_1),
        .DOC(RAM_reg_7296_7359_9_11_n_2),
        .DOD(NLW_RAM_reg_7296_7359_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_13 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_0_2_n_0),
        .DOB(RAM_reg_7360_7423_0_2_n_1),
        .DOC(RAM_reg_7360_7423_0_2_n_2),
        .DOD(NLW_RAM_reg_7360_7423_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_12_14_n_0),
        .DOB(RAM_reg_7360_7423_12_14_n_1),
        .DOC(RAM_reg_7360_7423_12_14_n_2),
        .DOD(NLW_RAM_reg_7360_7423_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_15_17_n_0),
        .DOB(RAM_reg_7360_7423_15_17_n_1),
        .DOC(RAM_reg_7360_7423_15_17_n_2),
        .DOD(NLW_RAM_reg_7360_7423_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_18_20_n_0),
        .DOB(RAM_reg_7360_7423_18_20_n_1),
        .DOC(RAM_reg_7360_7423_18_20_n_2),
        .DOD(NLW_RAM_reg_7360_7423_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  RAM64X1D RAM_reg_7360_7423_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7360_7423_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7360_7423_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_3_5_n_0),
        .DOB(RAM_reg_7360_7423_3_5_n_1),
        .DOC(RAM_reg_7360_7423_3_5_n_2),
        .DOD(NLW_RAM_reg_7360_7423_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_6_8_n_0),
        .DOB(RAM_reg_7360_7423_6_8_n_1),
        .DOC(RAM_reg_7360_7423_6_8_n_2),
        .DOD(NLW_RAM_reg_7360_7423_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7360_7423_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7360_7423_9_11_n_0),
        .DOB(RAM_reg_7360_7423_9_11_n_1),
        .DOC(RAM_reg_7360_7423_9_11_n_2),
        .DOD(NLW_RAM_reg_7360_7423_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_14 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_0_2_n_0),
        .DOB(RAM_reg_7424_7487_0_2_n_1),
        .DOC(RAM_reg_7424_7487_0_2_n_2),
        .DOD(NLW_RAM_reg_7424_7487_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_12_14_n_0),
        .DOB(RAM_reg_7424_7487_12_14_n_1),
        .DOC(RAM_reg_7424_7487_12_14_n_2),
        .DOD(NLW_RAM_reg_7424_7487_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_15_17_n_0),
        .DOB(RAM_reg_7424_7487_15_17_n_1),
        .DOC(RAM_reg_7424_7487_15_17_n_2),
        .DOD(NLW_RAM_reg_7424_7487_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_18_20_n_0),
        .DOB(RAM_reg_7424_7487_18_20_n_1),
        .DOC(RAM_reg_7424_7487_18_20_n_2),
        .DOD(NLW_RAM_reg_7424_7487_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  RAM64X1D RAM_reg_7424_7487_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7424_7487_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7424_7487_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_3_5_n_0),
        .DOB(RAM_reg_7424_7487_3_5_n_1),
        .DOC(RAM_reg_7424_7487_3_5_n_2),
        .DOD(NLW_RAM_reg_7424_7487_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_6_8_n_0),
        .DOB(RAM_reg_7424_7487_6_8_n_1),
        .DOC(RAM_reg_7424_7487_6_8_n_2),
        .DOD(NLW_RAM_reg_7424_7487_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7424_7487_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7424_7487_9_11_n_0),
        .DOB(RAM_reg_7424_7487_9_11_n_1),
        .DOC(RAM_reg_7424_7487_9_11_n_2),
        .DOD(NLW_RAM_reg_7424_7487_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_15 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_0_2_n_0),
        .DOB(RAM_reg_7488_7551_0_2_n_1),
        .DOC(RAM_reg_7488_7551_0_2_n_2),
        .DOD(NLW_RAM_reg_7488_7551_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_12_14_n_0),
        .DOB(RAM_reg_7488_7551_12_14_n_1),
        .DOC(RAM_reg_7488_7551_12_14_n_2),
        .DOD(NLW_RAM_reg_7488_7551_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_15_17_n_0),
        .DOB(RAM_reg_7488_7551_15_17_n_1),
        .DOC(RAM_reg_7488_7551_15_17_n_2),
        .DOD(NLW_RAM_reg_7488_7551_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_18_20_n_0),
        .DOB(RAM_reg_7488_7551_18_20_n_1),
        .DOC(RAM_reg_7488_7551_18_20_n_2),
        .DOD(NLW_RAM_reg_7488_7551_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  RAM64X1D RAM_reg_7488_7551_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7488_7551_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7488_7551_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_3_5_n_0),
        .DOB(RAM_reg_7488_7551_3_5_n_1),
        .DOC(RAM_reg_7488_7551_3_5_n_2),
        .DOD(NLW_RAM_reg_7488_7551_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_6_8_n_0),
        .DOB(RAM_reg_7488_7551_6_8_n_1),
        .DOC(RAM_reg_7488_7551_6_8_n_2),
        .DOD(NLW_RAM_reg_7488_7551_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7488_7551_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7488_7551_9_11_n_0),
        .DOB(RAM_reg_7488_7551_9_11_n_1),
        .DOC(RAM_reg_7488_7551_9_11_n_2),
        .DOD(NLW_RAM_reg_7488_7551_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_16 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_0_2_n_0),
        .DOB(RAM_reg_7552_7615_0_2_n_1),
        .DOC(RAM_reg_7552_7615_0_2_n_2),
        .DOD(NLW_RAM_reg_7552_7615_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_12_14_n_0),
        .DOB(RAM_reg_7552_7615_12_14_n_1),
        .DOC(RAM_reg_7552_7615_12_14_n_2),
        .DOD(NLW_RAM_reg_7552_7615_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_15_17_n_0),
        .DOB(RAM_reg_7552_7615_15_17_n_1),
        .DOC(RAM_reg_7552_7615_15_17_n_2),
        .DOD(NLW_RAM_reg_7552_7615_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_18_20_n_0),
        .DOB(RAM_reg_7552_7615_18_20_n_1),
        .DOC(RAM_reg_7552_7615_18_20_n_2),
        .DOD(NLW_RAM_reg_7552_7615_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  RAM64X1D RAM_reg_7552_7615_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7552_7615_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7552_7615_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_3_5_n_0),
        .DOB(RAM_reg_7552_7615_3_5_n_1),
        .DOC(RAM_reg_7552_7615_3_5_n_2),
        .DOD(NLW_RAM_reg_7552_7615_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_6_8_n_0),
        .DOB(RAM_reg_7552_7615_6_8_n_1),
        .DOC(RAM_reg_7552_7615_6_8_n_2),
        .DOD(NLW_RAM_reg_7552_7615_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7552_7615_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7552_7615_9_11_n_0),
        .DOB(RAM_reg_7552_7615_9_11_n_1),
        .DOC(RAM_reg_7552_7615_9_11_n_2),
        .DOD(NLW_RAM_reg_7552_7615_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_0_2_n_0),
        .DOB(RAM_reg_7616_7679_0_2_n_1),
        .DOC(RAM_reg_7616_7679_0_2_n_2),
        .DOD(NLW_RAM_reg_7616_7679_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_12_14_n_0),
        .DOB(RAM_reg_7616_7679_12_14_n_1),
        .DOC(RAM_reg_7616_7679_12_14_n_2),
        .DOD(NLW_RAM_reg_7616_7679_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_15_17_n_0),
        .DOB(RAM_reg_7616_7679_15_17_n_1),
        .DOC(RAM_reg_7616_7679_15_17_n_2),
        .DOD(NLW_RAM_reg_7616_7679_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_18_20_n_0),
        .DOB(RAM_reg_7616_7679_18_20_n_1),
        .DOC(RAM_reg_7616_7679_18_20_n_2),
        .DOD(NLW_RAM_reg_7616_7679_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  RAM64X1D RAM_reg_7616_7679_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7616_7679_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7616_7679_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_3_5_n_0),
        .DOB(RAM_reg_7616_7679_3_5_n_1),
        .DOC(RAM_reg_7616_7679_3_5_n_2),
        .DOD(NLW_RAM_reg_7616_7679_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_6_8_n_0),
        .DOB(RAM_reg_7616_7679_6_8_n_1),
        .DOC(RAM_reg_7616_7679_6_8_n_2),
        .DOD(NLW_RAM_reg_7616_7679_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7616_7679_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7616_7679_9_11_n_0),
        .DOB(RAM_reg_7616_7679_9_11_n_1),
        .DOC(RAM_reg_7616_7679_9_11_n_2),
        .DOD(NLW_RAM_reg_7616_7679_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_0_2_n_0),
        .DOB(RAM_reg_7680_7743_0_2_n_1),
        .DOC(RAM_reg_7680_7743_0_2_n_2),
        .DOD(NLW_RAM_reg_7680_7743_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_12_14_n_0),
        .DOB(RAM_reg_7680_7743_12_14_n_1),
        .DOC(RAM_reg_7680_7743_12_14_n_2),
        .DOD(NLW_RAM_reg_7680_7743_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_15_17_n_0),
        .DOB(RAM_reg_7680_7743_15_17_n_1),
        .DOC(RAM_reg_7680_7743_15_17_n_2),
        .DOD(NLW_RAM_reg_7680_7743_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_18_20_n_0),
        .DOB(RAM_reg_7680_7743_18_20_n_1),
        .DOC(RAM_reg_7680_7743_18_20_n_2),
        .DOD(NLW_RAM_reg_7680_7743_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  RAM64X1D RAM_reg_7680_7743_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7680_7743_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7680_7743_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_3_5_n_0),
        .DOB(RAM_reg_7680_7743_3_5_n_1),
        .DOC(RAM_reg_7680_7743_3_5_n_2),
        .DOD(NLW_RAM_reg_7680_7743_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_6_8_n_0),
        .DOB(RAM_reg_7680_7743_6_8_n_1),
        .DOC(RAM_reg_7680_7743_6_8_n_2),
        .DOD(NLW_RAM_reg_7680_7743_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7680_7743_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7680_7743_9_11_n_0),
        .DOB(RAM_reg_7680_7743_9_11_n_1),
        .DOC(RAM_reg_7680_7743_9_11_n_2),
        .DOD(NLW_RAM_reg_7680_7743_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_17 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_0_2_n_0),
        .DOB(RAM_reg_768_831_0_2_n_1),
        .DOC(RAM_reg_768_831_0_2_n_2),
        .DOD(NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_12_14_n_0),
        .DOB(RAM_reg_768_831_12_14_n_1),
        .DOC(RAM_reg_768_831_12_14_n_2),
        .DOD(NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_15_17_n_0),
        .DOB(RAM_reg_768_831_15_17_n_1),
        .DOC(RAM_reg_768_831_15_17_n_2),
        .DOD(NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_18_20_n_0),
        .DOB(RAM_reg_768_831_18_20_n_1),
        .DOC(RAM_reg_768_831_18_20_n_2),
        .DOD(NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  RAM64X1D RAM_reg_768_831_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_768_831_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_3_5_n_0),
        .DOB(RAM_reg_768_831_3_5_n_1),
        .DOC(RAM_reg_768_831_3_5_n_2),
        .DOD(NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_6_8_n_0),
        .DOB(RAM_reg_768_831_6_8_n_1),
        .DOC(RAM_reg_768_831_6_8_n_2),
        .DOD(NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_768_831_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_768_831_9_11_n_0),
        .DOB(RAM_reg_768_831_9_11_n_1),
        .DOC(RAM_reg_768_831_9_11_n_2),
        .DOD(NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[12]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_0_2_n_0),
        .DOB(RAM_reg_7744_7807_0_2_n_1),
        .DOC(RAM_reg_7744_7807_0_2_n_2),
        .DOD(NLW_RAM_reg_7744_7807_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_12_14_n_0),
        .DOB(RAM_reg_7744_7807_12_14_n_1),
        .DOC(RAM_reg_7744_7807_12_14_n_2),
        .DOD(NLW_RAM_reg_7744_7807_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_15_17_n_0),
        .DOB(RAM_reg_7744_7807_15_17_n_1),
        .DOC(RAM_reg_7744_7807_15_17_n_2),
        .DOD(NLW_RAM_reg_7744_7807_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_18_20_n_0),
        .DOB(RAM_reg_7744_7807_18_20_n_1),
        .DOC(RAM_reg_7744_7807_18_20_n_2),
        .DOD(NLW_RAM_reg_7744_7807_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  RAM64X1D RAM_reg_7744_7807_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7744_7807_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7744_7807_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_3_5_n_0),
        .DOB(RAM_reg_7744_7807_3_5_n_1),
        .DOC(RAM_reg_7744_7807_3_5_n_2),
        .DOD(NLW_RAM_reg_7744_7807_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_6_8_n_0),
        .DOB(RAM_reg_7744_7807_6_8_n_1),
        .DOC(RAM_reg_7744_7807_6_8_n_2),
        .DOD(NLW_RAM_reg_7744_7807_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7744_7807_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7744_7807_9_11_n_0),
        .DOB(RAM_reg_7744_7807_9_11_n_1),
        .DOC(RAM_reg_7744_7807_9_11_n_2),
        .DOD(NLW_RAM_reg_7744_7807_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_18 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_0_2_n_0),
        .DOB(RAM_reg_7808_7871_0_2_n_1),
        .DOC(RAM_reg_7808_7871_0_2_n_2),
        .DOD(NLW_RAM_reg_7808_7871_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_12_14_n_0),
        .DOB(RAM_reg_7808_7871_12_14_n_1),
        .DOC(RAM_reg_7808_7871_12_14_n_2),
        .DOD(NLW_RAM_reg_7808_7871_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_15_17_n_0),
        .DOB(RAM_reg_7808_7871_15_17_n_1),
        .DOC(RAM_reg_7808_7871_15_17_n_2),
        .DOD(NLW_RAM_reg_7808_7871_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_18_20_n_0),
        .DOB(RAM_reg_7808_7871_18_20_n_1),
        .DOC(RAM_reg_7808_7871_18_20_n_2),
        .DOD(NLW_RAM_reg_7808_7871_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  RAM64X1D RAM_reg_7808_7871_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7808_7871_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7808_7871_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_3_5_n_0),
        .DOB(RAM_reg_7808_7871_3_5_n_1),
        .DOC(RAM_reg_7808_7871_3_5_n_2),
        .DOD(NLW_RAM_reg_7808_7871_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_6_8_n_0),
        .DOB(RAM_reg_7808_7871_6_8_n_1),
        .DOC(RAM_reg_7808_7871_6_8_n_2),
        .DOD(NLW_RAM_reg_7808_7871_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7808_7871_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7808_7871_9_11_n_0),
        .DOB(RAM_reg_7808_7871_9_11_n_1),
        .DOC(RAM_reg_7808_7871_9_11_n_2),
        .DOD(NLW_RAM_reg_7808_7871_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_0_2_n_0),
        .DOB(RAM_reg_7872_7935_0_2_n_1),
        .DOC(RAM_reg_7872_7935_0_2_n_2),
        .DOD(NLW_RAM_reg_7872_7935_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_12_14_n_0),
        .DOB(RAM_reg_7872_7935_12_14_n_1),
        .DOC(RAM_reg_7872_7935_12_14_n_2),
        .DOD(NLW_RAM_reg_7872_7935_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_15_17_n_0),
        .DOB(RAM_reg_7872_7935_15_17_n_1),
        .DOC(RAM_reg_7872_7935_15_17_n_2),
        .DOD(NLW_RAM_reg_7872_7935_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_18_20_n_0),
        .DOB(RAM_reg_7872_7935_18_20_n_1),
        .DOC(RAM_reg_7872_7935_18_20_n_2),
        .DOD(NLW_RAM_reg_7872_7935_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  RAM64X1D RAM_reg_7872_7935_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7872_7935_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7872_7935_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_3_5_n_0),
        .DOB(RAM_reg_7872_7935_3_5_n_1),
        .DOC(RAM_reg_7872_7935_3_5_n_2),
        .DOD(NLW_RAM_reg_7872_7935_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_6_8_n_0),
        .DOB(RAM_reg_7872_7935_6_8_n_1),
        .DOC(RAM_reg_7872_7935_6_8_n_2),
        .DOD(NLW_RAM_reg_7872_7935_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7872_7935_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7872_7935_9_11_n_0),
        .DOB(RAM_reg_7872_7935_9_11_n_1),
        .DOC(RAM_reg_7872_7935_9_11_n_2),
        .DOD(NLW_RAM_reg_7872_7935_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_20 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_0_2_n_0),
        .DOB(RAM_reg_7936_7999_0_2_n_1),
        .DOC(RAM_reg_7936_7999_0_2_n_2),
        .DOD(NLW_RAM_reg_7936_7999_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_12_14_n_0),
        .DOB(RAM_reg_7936_7999_12_14_n_1),
        .DOC(RAM_reg_7936_7999_12_14_n_2),
        .DOD(NLW_RAM_reg_7936_7999_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_15_17_n_0),
        .DOB(RAM_reg_7936_7999_15_17_n_1),
        .DOC(RAM_reg_7936_7999_15_17_n_2),
        .DOD(NLW_RAM_reg_7936_7999_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_18_20_n_0),
        .DOB(RAM_reg_7936_7999_18_20_n_1),
        .DOC(RAM_reg_7936_7999_18_20_n_2),
        .DOD(NLW_RAM_reg_7936_7999_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  RAM64X1D RAM_reg_7936_7999_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_7936_7999_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_7936_7999_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_3_5_n_0),
        .DOB(RAM_reg_7936_7999_3_5_n_1),
        .DOC(RAM_reg_7936_7999_3_5_n_2),
        .DOD(NLW_RAM_reg_7936_7999_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_6_8_n_0),
        .DOB(RAM_reg_7936_7999_6_8_n_1),
        .DOC(RAM_reg_7936_7999_6_8_n_2),
        .DOD(NLW_RAM_reg_7936_7999_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_7936_7999_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_7936_7999_9_11_n_0),
        .DOB(RAM_reg_7936_7999_9_11_n_1),
        .DOC(RAM_reg_7936_7999_9_11_n_2),
        .DOD(NLW_RAM_reg_7936_7999_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[9]_19 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_0_2_n_0),
        .DOB(RAM_reg_8000_8063_0_2_n_1),
        .DOC(RAM_reg_8000_8063_0_2_n_2),
        .DOD(NLW_RAM_reg_8000_8063_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_12_14_n_0),
        .DOB(RAM_reg_8000_8063_12_14_n_1),
        .DOC(RAM_reg_8000_8063_12_14_n_2),
        .DOD(NLW_RAM_reg_8000_8063_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_15_17_n_0),
        .DOB(RAM_reg_8000_8063_15_17_n_1),
        .DOC(RAM_reg_8000_8063_15_17_n_2),
        .DOD(NLW_RAM_reg_8000_8063_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_18_20_n_0),
        .DOB(RAM_reg_8000_8063_18_20_n_1),
        .DOC(RAM_reg_8000_8063_18_20_n_2),
        .DOD(NLW_RAM_reg_8000_8063_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  RAM64X1D RAM_reg_8000_8063_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_8000_8063_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_8000_8063_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_3_5_n_0),
        .DOB(RAM_reg_8000_8063_3_5_n_1),
        .DOC(RAM_reg_8000_8063_3_5_n_2),
        .DOD(NLW_RAM_reg_8000_8063_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_6_8_n_0),
        .DOB(RAM_reg_8000_8063_6_8_n_1),
        .DOC(RAM_reg_8000_8063_6_8_n_2),
        .DOD(NLW_RAM_reg_8000_8063_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8000_8063_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_8000_8063_9_11_n_0),
        .DOB(RAM_reg_8000_8063_9_11_n_1),
        .DOC(RAM_reg_8000_8063_9_11_n_2),
        .DOD(NLW_RAM_reg_8000_8063_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_0_2_n_0),
        .DOB(RAM_reg_8064_8127_0_2_n_1),
        .DOC(RAM_reg_8064_8127_0_2_n_2),
        .DOD(NLW_RAM_reg_8064_8127_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_12_14_n_0),
        .DOB(RAM_reg_8064_8127_12_14_n_1),
        .DOC(RAM_reg_8064_8127_12_14_n_2),
        .DOD(NLW_RAM_reg_8064_8127_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_15_17_n_0),
        .DOB(RAM_reg_8064_8127_15_17_n_1),
        .DOC(RAM_reg_8064_8127_15_17_n_2),
        .DOD(NLW_RAM_reg_8064_8127_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_18_20_n_0),
        .DOB(RAM_reg_8064_8127_18_20_n_1),
        .DOC(RAM_reg_8064_8127_18_20_n_2),
        .DOD(NLW_RAM_reg_8064_8127_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  RAM64X1D RAM_reg_8064_8127_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_8064_8127_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_8064_8127_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_3_5_n_0),
        .DOB(RAM_reg_8064_8127_3_5_n_1),
        .DOC(RAM_reg_8064_8127_3_5_n_2),
        .DOD(NLW_RAM_reg_8064_8127_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_6_8_n_0),
        .DOB(RAM_reg_8064_8127_6_8_n_1),
        .DOC(RAM_reg_8064_8127_6_8_n_2),
        .DOD(NLW_RAM_reg_8064_8127_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8064_8127_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_8064_8127_9_11_n_0),
        .DOB(RAM_reg_8064_8127_9_11_n_1),
        .DOC(RAM_reg_8064_8127_9_11_n_2),
        .DOD(NLW_RAM_reg_8064_8127_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[8]_22 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__2 ),
        .ADDRD(ADDRD),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_0_2_n_0),
        .DOB(RAM_reg_8128_8191_0_2_n_1),
        .DOC(RAM_reg_8128_8191_0_2_n_2),
        .DOD(NLW_RAM_reg_8128_8191_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__18 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_12_14_n_0),
        .DOB(RAM_reg_8128_8191_12_14_n_1),
        .DOC(RAM_reg_8128_8191_12_14_n_2),
        .DOD(NLW_RAM_reg_8128_8191_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__22 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_15_17_n_0),
        .DOB(RAM_reg_8128_8191_15_17_n_1),
        .DOC(RAM_reg_8128_8191_15_17_n_2),
        .DOD(NLW_RAM_reg_8128_8191_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__26 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_18_20_n_0),
        .DOB(RAM_reg_8128_8191_18_20_n_1),
        .DOC(RAM_reg_8128_8191_18_20_n_2),
        .DOD(NLW_RAM_reg_8128_8191_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  RAM64X1D RAM_reg_8128_8191_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_8128_8191_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[0]_rep ),
        .DPRA1(\gc1.count_d2_reg[1]_rep ),
        .DPRA2(\gc1.count_d2_reg[2]_rep ),
        .DPRA3(\gc1.count_d2_reg[3]_rep ),
        .DPRA4(\gc1.count_d2_reg[4]_rep ),
        .DPRA5(\gc1.count_d2_reg[5]_rep ),
        .SPO(NLW_RAM_reg_8128_8191_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__6 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_3_5_n_0),
        .DOB(RAM_reg_8128_8191_3_5_n_1),
        .DOC(RAM_reg_8128_8191_3_5_n_2),
        .DOD(NLW_RAM_reg_8128_8191_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__10 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_6_8_n_0),
        .DOB(RAM_reg_8128_8191_6_8_n_1),
        .DOC(RAM_reg_8128_8191_6_8_n_2),
        .DOD(NLW_RAM_reg_8128_8191_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_8128_8191_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__14 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_8128_8191_9_11_n_0),
        .DOB(RAM_reg_8128_8191_9_11_n_1),
        .DOC(RAM_reg_8128_8191_9_11_n_2),
        .DOD(NLW_RAM_reg_8128_8191_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[11]_21 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_0_2_n_0),
        .DOB(RAM_reg_832_895_0_2_n_1),
        .DOC(RAM_reg_832_895_0_2_n_2),
        .DOD(NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_12_14_n_0),
        .DOB(RAM_reg_832_895_12_14_n_1),
        .DOC(RAM_reg_832_895_12_14_n_2),
        .DOD(NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_15_17_n_0),
        .DOB(RAM_reg_832_895_15_17_n_1),
        .DOC(RAM_reg_832_895_15_17_n_2),
        .DOD(NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_18_20_n_0),
        .DOB(RAM_reg_832_895_18_20_n_1),
        .DOC(RAM_reg_832_895_18_20_n_2),
        .DOD(NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  RAM64X1D RAM_reg_832_895_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_832_895_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_3_5_n_0),
        .DOB(RAM_reg_832_895_3_5_n_1),
        .DOC(RAM_reg_832_895_3_5_n_2),
        .DOD(NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_6_8_n_0),
        .DOB(RAM_reg_832_895_6_8_n_1),
        .DOC(RAM_reg_832_895_6_8_n_2),
        .DOD(NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_832_895_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_832_895_9_11_n_0),
        .DOB(RAM_reg_832_895_9_11_n_1),
        .DOC(RAM_reg_832_895_9_11_n_2),
        .DOD(NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_0_2_n_0),
        .DOB(RAM_reg_896_959_0_2_n_1),
        .DOC(RAM_reg_896_959_0_2_n_2),
        .DOD(NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_12_14_n_0),
        .DOB(RAM_reg_896_959_12_14_n_1),
        .DOC(RAM_reg_896_959_12_14_n_2),
        .DOD(NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_15_17_n_0),
        .DOB(RAM_reg_896_959_15_17_n_1),
        .DOC(RAM_reg_896_959_15_17_n_2),
        .DOD(NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_18_20_n_0),
        .DOB(RAM_reg_896_959_18_20_n_1),
        .DOC(RAM_reg_896_959_18_20_n_2),
        .DOD(NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  RAM64X1D RAM_reg_896_959_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_896_959_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_3_5_n_0),
        .DOB(RAM_reg_896_959_3_5_n_1),
        .DOC(RAM_reg_896_959_3_5_n_2),
        .DOD(NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_6_8_n_0),
        .DOB(RAM_reg_896_959_6_8_n_1),
        .DOC(RAM_reg_896_959_6_8_n_2),
        .DOD(NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_896_959_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_896_959_9_11_n_0),
        .DOB(RAM_reg_896_959_9_11_n_1),
        .DOC(RAM_reg_896_959_9_11_n_2),
        .DOD(NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_0_2
       (.ADDRA(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__1 ),
        .ADDRD(Q),
        .DIA(1'b0),
        .DIB(fg_rxd_wr_length[0]),
        .DIC(fg_rxd_wr_length[1]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_0_2_n_0),
        .DOB(RAM_reg_960_1023_0_2_n_1),
        .DOC(RAM_reg_960_1023_0_2_n_2),
        .DOD(NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_12_14
       (.ADDRA(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__17 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .DIA(fg_rxd_wr_length[11]),
        .DIB(fg_rxd_wr_length[12]),
        .DIC(fg_rxd_wr_length[13]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_12_14_n_0),
        .DOB(RAM_reg_960_1023_12_14_n_1),
        .DOC(RAM_reg_960_1023_12_14_n_2),
        .DOD(NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_15_17
       (.ADDRA(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__21 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .DIA(fg_rxd_wr_length[14]),
        .DIB(fg_rxd_wr_length[15]),
        .DIC(fg_rxd_wr_length[16]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_15_17_n_0),
        .DOB(RAM_reg_960_1023_15_17_n_1),
        .DOC(RAM_reg_960_1023_15_17_n_2),
        .DOD(NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_18_20
       (.ADDRA(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__25 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .DIA(fg_rxd_wr_length[17]),
        .DIB(fg_rxd_wr_length[18]),
        .DIC(fg_rxd_wr_length[19]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_18_20_n_0),
        .DOB(RAM_reg_960_1023_18_20_n_1),
        .DOC(RAM_reg_960_1023_18_20_n_2),
        .DOD(NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  RAM64X1D RAM_reg_960_1023_21_21
       (.A0(\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .A1(\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .A2(\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .A3(\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .A4(\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .A5(\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .D(fg_rxd_wr_length[20]),
        .DPO(RAM_reg_960_1023_21_21_n_0),
        .DPRA0(\gc1.count_d2_reg[12] [0]),
        .DPRA1(\gc1.count_d2_reg[12] [1]),
        .DPRA2(\gc1.count_d2_reg[12] [2]),
        .DPRA3(\gc1.count_d2_reg[12] [3]),
        .DPRA4(\gc1.count_d2_reg[12] [4]),
        .DPRA5(\gc1.count_d2_reg[12] [5]),
        .SPO(NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_3_5
       (.ADDRA(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__5 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .DIA(fg_rxd_wr_length[2]),
        .DIB(fg_rxd_wr_length[3]),
        .DIC(fg_rxd_wr_length[4]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_3_5_n_0),
        .DOB(RAM_reg_960_1023_3_5_n_1),
        .DOC(RAM_reg_960_1023_3_5_n_2),
        .DOD(NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_6_8
       (.ADDRA(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__9 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .DIA(fg_rxd_wr_length[5]),
        .DIB(fg_rxd_wr_length[6]),
        .DIC(fg_rxd_wr_length[7]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_6_8_n_0),
        .DOB(RAM_reg_960_1023_6_8_n_1),
        .DOC(RAM_reg_960_1023_6_8_n_2),
        .DOD(NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_960_1023_9_11
       (.ADDRA(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRB(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRC(\gc1.count_d2_reg[5]_rep__13 ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .DIA(fg_rxd_wr_length[8]),
        .DIB(fg_rxd_wr_length[9]),
        .DIC(fg_rxd_wr_length[10]),
        .DID(1'b0),
        .DOA(RAM_reg_960_1023_9_11_n_0),
        .DOB(RAM_reg_960_1023_9_11_n_1),
        .DOC(RAM_reg_960_1023_9_11_n_2),
        .DOD(NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(\gcc0.gc0.count_d1_reg[10]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_2 
       (.I0(\gpr1.dout_i_reg[0]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[0]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[0]_i_7_n_0 ),
        .O(\gpr1.dout_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_28 
       (.I0(RAM_reg_3264_3327_0_2_n_0),
        .I1(RAM_reg_3200_3263_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3136_3199_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3072_3135_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_29 
       (.I0(RAM_reg_3520_3583_0_2_n_0),
        .I1(RAM_reg_3456_3519_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3392_3455_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3328_3391_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_3 
       (.I0(\gpr1.dout_i_reg[0]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[0]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[0]_i_11_n_0 ),
        .O(\gpr1.dout_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_30 
       (.I0(RAM_reg_3776_3839_0_2_n_0),
        .I1(RAM_reg_3712_3775_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3648_3711_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3584_3647_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_31 
       (.I0(RAM_reg_4032_4095_0_2_n_0),
        .I1(RAM_reg_3968_4031_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3904_3967_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3840_3903_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_32 
       (.I0(RAM_reg_2240_2303_0_2_n_0),
        .I1(RAM_reg_2176_2239_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2112_2175_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2048_2111_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_33 
       (.I0(RAM_reg_2496_2559_0_2_n_0),
        .I1(RAM_reg_2432_2495_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2368_2431_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2304_2367_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_34 
       (.I0(RAM_reg_2752_2815_0_2_n_0),
        .I1(RAM_reg_2688_2751_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2624_2687_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2560_2623_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_35 
       (.I0(RAM_reg_3008_3071_0_2_n_0),
        .I1(RAM_reg_2944_3007_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2880_2943_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2816_2879_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_36 
       (.I0(RAM_reg_1216_1279_0_2_n_0),
        .I1(RAM_reg_1152_1215_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1088_1151_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1024_1087_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_37 
       (.I0(RAM_reg_1472_1535_0_2_n_0),
        .I1(RAM_reg_1408_1471_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1344_1407_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1280_1343_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_38 
       (.I0(RAM_reg_1728_1791_0_2_n_0),
        .I1(RAM_reg_1664_1727_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1600_1663_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1536_1599_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_39 
       (.I0(RAM_reg_1984_2047_0_2_n_0),
        .I1(RAM_reg_1920_1983_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1856_1919_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1792_1855_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_40 
       (.I0(RAM_reg_192_255_0_2_n_0),
        .I1(RAM_reg_128_191_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_64_127_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_0_63_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_41 
       (.I0(RAM_reg_448_511_0_2_n_0),
        .I1(RAM_reg_384_447_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_320_383_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_256_319_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_42 
       (.I0(RAM_reg_704_767_0_2_n_0),
        .I1(RAM_reg_640_703_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_576_639_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_512_575_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_43 
       (.I0(RAM_reg_960_1023_0_2_n_0),
        .I1(RAM_reg_896_959_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_832_895_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_768_831_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_44 
       (.I0(RAM_reg_7360_7423_0_2_n_0),
        .I1(RAM_reg_7296_7359_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_7232_7295_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7168_7231_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_45 
       (.I0(RAM_reg_7616_7679_0_2_n_0),
        .I1(RAM_reg_7552_7615_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_7488_7551_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7424_7487_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_46 
       (.I0(RAM_reg_7872_7935_0_2_n_0),
        .I1(RAM_reg_7808_7871_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_7744_7807_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7680_7743_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_47 
       (.I0(RAM_reg_8128_8191_0_2_n_0),
        .I1(RAM_reg_8064_8127_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_8000_8063_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7936_7999_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_48 
       (.I0(RAM_reg_6336_6399_0_2_n_0),
        .I1(RAM_reg_6272_6335_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6208_6271_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6144_6207_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_49 
       (.I0(RAM_reg_6592_6655_0_2_n_0),
        .I1(RAM_reg_6528_6591_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6464_6527_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6400_6463_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_50 
       (.I0(RAM_reg_6848_6911_0_2_n_0),
        .I1(RAM_reg_6784_6847_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6720_6783_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6656_6719_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_51 
       (.I0(RAM_reg_7104_7167_0_2_n_0),
        .I1(RAM_reg_7040_7103_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6976_7039_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6912_6975_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_52 
       (.I0(RAM_reg_5312_5375_0_2_n_0),
        .I1(RAM_reg_5248_5311_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5184_5247_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5120_5183_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_53 
       (.I0(RAM_reg_5568_5631_0_2_n_0),
        .I1(RAM_reg_5504_5567_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5440_5503_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5376_5439_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_54 
       (.I0(RAM_reg_5824_5887_0_2_n_0),
        .I1(RAM_reg_5760_5823_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5696_5759_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5632_5695_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_55 
       (.I0(RAM_reg_6080_6143_0_2_n_0),
        .I1(RAM_reg_6016_6079_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5952_6015_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5888_5951_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_56 
       (.I0(RAM_reg_4288_4351_0_2_n_0),
        .I1(RAM_reg_4224_4287_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4160_4223_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4096_4159_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_57 
       (.I0(RAM_reg_4544_4607_0_2_n_0),
        .I1(RAM_reg_4480_4543_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4416_4479_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4352_4415_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_58 
       (.I0(RAM_reg_4800_4863_0_2_n_0),
        .I1(RAM_reg_4736_4799_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4672_4735_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4608_4671_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[0]_i_59 
       (.I0(RAM_reg_5056_5119_0_2_n_0),
        .I1(RAM_reg_4992_5055_0_2_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4928_4991_0_2_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4864_4927_0_2_n_0),
        .O(\gpr1.dout_i[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_2 
       (.I0(\gpr1.dout_i_reg[10]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[10]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[10]_i_7_n_0 ),
        .O(\gpr1.dout_i[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_28 
       (.I0(RAM_reg_3264_3327_9_11_n_1),
        .I1(RAM_reg_3200_3263_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3136_3199_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3072_3135_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_29 
       (.I0(RAM_reg_3520_3583_9_11_n_1),
        .I1(RAM_reg_3456_3519_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3392_3455_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3328_3391_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_3 
       (.I0(\gpr1.dout_i_reg[10]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[10]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[10]_i_11_n_0 ),
        .O(\gpr1.dout_i[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_30 
       (.I0(RAM_reg_3776_3839_9_11_n_1),
        .I1(RAM_reg_3712_3775_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3648_3711_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3584_3647_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_31 
       (.I0(RAM_reg_4032_4095_9_11_n_1),
        .I1(RAM_reg_3968_4031_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3904_3967_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3840_3903_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_32 
       (.I0(RAM_reg_2240_2303_9_11_n_1),
        .I1(RAM_reg_2176_2239_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2112_2175_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2048_2111_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_33 
       (.I0(RAM_reg_2496_2559_9_11_n_1),
        .I1(RAM_reg_2432_2495_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2368_2431_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2304_2367_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_34 
       (.I0(RAM_reg_2752_2815_9_11_n_1),
        .I1(RAM_reg_2688_2751_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2624_2687_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2560_2623_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_35 
       (.I0(RAM_reg_3008_3071_9_11_n_1),
        .I1(RAM_reg_2944_3007_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2880_2943_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2816_2879_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_36 
       (.I0(RAM_reg_1216_1279_9_11_n_1),
        .I1(RAM_reg_1152_1215_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1088_1151_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1024_1087_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_37 
       (.I0(RAM_reg_1472_1535_9_11_n_1),
        .I1(RAM_reg_1408_1471_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1344_1407_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1280_1343_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_38 
       (.I0(RAM_reg_1728_1791_9_11_n_1),
        .I1(RAM_reg_1664_1727_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1600_1663_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1536_1599_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_39 
       (.I0(RAM_reg_1984_2047_9_11_n_1),
        .I1(RAM_reg_1920_1983_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1856_1919_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1792_1855_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_40 
       (.I0(RAM_reg_192_255_9_11_n_1),
        .I1(RAM_reg_128_191_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_64_127_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_0_63_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_41 
       (.I0(RAM_reg_448_511_9_11_n_1),
        .I1(RAM_reg_384_447_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_320_383_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_256_319_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_42 
       (.I0(RAM_reg_704_767_9_11_n_1),
        .I1(RAM_reg_640_703_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_576_639_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_512_575_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_43 
       (.I0(RAM_reg_960_1023_9_11_n_1),
        .I1(RAM_reg_896_959_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_832_895_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_768_831_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_44 
       (.I0(RAM_reg_7360_7423_9_11_n_1),
        .I1(RAM_reg_7296_7359_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7232_7295_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7168_7231_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_45 
       (.I0(RAM_reg_7616_7679_9_11_n_1),
        .I1(RAM_reg_7552_7615_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7488_7551_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7424_7487_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_46 
       (.I0(RAM_reg_7872_7935_9_11_n_1),
        .I1(RAM_reg_7808_7871_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7744_7807_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7680_7743_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_47 
       (.I0(RAM_reg_8128_8191_9_11_n_1),
        .I1(RAM_reg_8064_8127_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_8000_8063_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7936_7999_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_48 
       (.I0(RAM_reg_6336_6399_9_11_n_1),
        .I1(RAM_reg_6272_6335_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6208_6271_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6144_6207_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_49 
       (.I0(RAM_reg_6592_6655_9_11_n_1),
        .I1(RAM_reg_6528_6591_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6464_6527_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6400_6463_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_50 
       (.I0(RAM_reg_6848_6911_9_11_n_1),
        .I1(RAM_reg_6784_6847_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6720_6783_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6656_6719_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_51 
       (.I0(RAM_reg_7104_7167_9_11_n_1),
        .I1(RAM_reg_7040_7103_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6976_7039_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6912_6975_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_52 
       (.I0(RAM_reg_5312_5375_9_11_n_1),
        .I1(RAM_reg_5248_5311_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5184_5247_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5120_5183_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_53 
       (.I0(RAM_reg_5568_5631_9_11_n_1),
        .I1(RAM_reg_5504_5567_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5440_5503_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5376_5439_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_54 
       (.I0(RAM_reg_5824_5887_9_11_n_1),
        .I1(RAM_reg_5760_5823_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5696_5759_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5632_5695_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_55 
       (.I0(RAM_reg_6080_6143_9_11_n_1),
        .I1(RAM_reg_6016_6079_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5952_6015_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5888_5951_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_56 
       (.I0(RAM_reg_4288_4351_9_11_n_1),
        .I1(RAM_reg_4224_4287_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4160_4223_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4096_4159_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_57 
       (.I0(RAM_reg_4544_4607_9_11_n_1),
        .I1(RAM_reg_4480_4543_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4416_4479_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4352_4415_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_58 
       (.I0(RAM_reg_4800_4863_9_11_n_1),
        .I1(RAM_reg_4736_4799_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4672_4735_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4608_4671_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[10]_i_59 
       (.I0(RAM_reg_5056_5119_9_11_n_1),
        .I1(RAM_reg_4992_5055_9_11_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4928_4991_9_11_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4864_4927_9_11_n_1),
        .O(\gpr1.dout_i[10]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_2 
       (.I0(\gpr1.dout_i_reg[11]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[11]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[11]_i_7_n_0 ),
        .O(\gpr1.dout_i[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_28 
       (.I0(RAM_reg_3264_3327_9_11_n_2),
        .I1(RAM_reg_3200_3263_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3136_3199_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3072_3135_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_29 
       (.I0(RAM_reg_3520_3583_9_11_n_2),
        .I1(RAM_reg_3456_3519_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3392_3455_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3328_3391_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_3 
       (.I0(\gpr1.dout_i_reg[11]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[11]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[11]_i_11_n_0 ),
        .O(\gpr1.dout_i[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_30 
       (.I0(RAM_reg_3776_3839_9_11_n_2),
        .I1(RAM_reg_3712_3775_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3648_3711_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3584_3647_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_31 
       (.I0(RAM_reg_4032_4095_9_11_n_2),
        .I1(RAM_reg_3968_4031_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3904_3967_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3840_3903_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_32 
       (.I0(RAM_reg_2240_2303_9_11_n_2),
        .I1(RAM_reg_2176_2239_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2112_2175_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2048_2111_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_33 
       (.I0(RAM_reg_2496_2559_9_11_n_2),
        .I1(RAM_reg_2432_2495_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2368_2431_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2304_2367_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_34 
       (.I0(RAM_reg_2752_2815_9_11_n_2),
        .I1(RAM_reg_2688_2751_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2624_2687_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2560_2623_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_35 
       (.I0(RAM_reg_3008_3071_9_11_n_2),
        .I1(RAM_reg_2944_3007_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2880_2943_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2816_2879_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_36 
       (.I0(RAM_reg_1216_1279_9_11_n_2),
        .I1(RAM_reg_1152_1215_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1088_1151_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1024_1087_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_37 
       (.I0(RAM_reg_1472_1535_9_11_n_2),
        .I1(RAM_reg_1408_1471_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1344_1407_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1280_1343_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_38 
       (.I0(RAM_reg_1728_1791_9_11_n_2),
        .I1(RAM_reg_1664_1727_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1600_1663_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1536_1599_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_39 
       (.I0(RAM_reg_1984_2047_9_11_n_2),
        .I1(RAM_reg_1920_1983_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1856_1919_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1792_1855_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_40 
       (.I0(RAM_reg_192_255_9_11_n_2),
        .I1(RAM_reg_128_191_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_64_127_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_0_63_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_41 
       (.I0(RAM_reg_448_511_9_11_n_2),
        .I1(RAM_reg_384_447_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_320_383_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_256_319_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_42 
       (.I0(RAM_reg_704_767_9_11_n_2),
        .I1(RAM_reg_640_703_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_576_639_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_512_575_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_43 
       (.I0(RAM_reg_960_1023_9_11_n_2),
        .I1(RAM_reg_896_959_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_832_895_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_768_831_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_44 
       (.I0(RAM_reg_7360_7423_9_11_n_2),
        .I1(RAM_reg_7296_7359_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7232_7295_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7168_7231_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_45 
       (.I0(RAM_reg_7616_7679_9_11_n_2),
        .I1(RAM_reg_7552_7615_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7488_7551_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7424_7487_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_46 
       (.I0(RAM_reg_7872_7935_9_11_n_2),
        .I1(RAM_reg_7808_7871_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7744_7807_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7680_7743_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_47 
       (.I0(RAM_reg_8128_8191_9_11_n_2),
        .I1(RAM_reg_8064_8127_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_8000_8063_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7936_7999_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_48 
       (.I0(RAM_reg_6336_6399_9_11_n_2),
        .I1(RAM_reg_6272_6335_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6208_6271_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6144_6207_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_49 
       (.I0(RAM_reg_6592_6655_9_11_n_2),
        .I1(RAM_reg_6528_6591_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6464_6527_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6400_6463_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_50 
       (.I0(RAM_reg_6848_6911_9_11_n_2),
        .I1(RAM_reg_6784_6847_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6720_6783_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6656_6719_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_51 
       (.I0(RAM_reg_7104_7167_9_11_n_2),
        .I1(RAM_reg_7040_7103_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6976_7039_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6912_6975_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_52 
       (.I0(RAM_reg_5312_5375_9_11_n_2),
        .I1(RAM_reg_5248_5311_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5184_5247_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5120_5183_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_53 
       (.I0(RAM_reg_5568_5631_9_11_n_2),
        .I1(RAM_reg_5504_5567_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5440_5503_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5376_5439_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_54 
       (.I0(RAM_reg_5824_5887_9_11_n_2),
        .I1(RAM_reg_5760_5823_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5696_5759_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5632_5695_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_55 
       (.I0(RAM_reg_6080_6143_9_11_n_2),
        .I1(RAM_reg_6016_6079_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5952_6015_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5888_5951_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_56 
       (.I0(RAM_reg_4288_4351_9_11_n_2),
        .I1(RAM_reg_4224_4287_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4160_4223_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4096_4159_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_57 
       (.I0(RAM_reg_4544_4607_9_11_n_2),
        .I1(RAM_reg_4480_4543_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4416_4479_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4352_4415_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_58 
       (.I0(RAM_reg_4800_4863_9_11_n_2),
        .I1(RAM_reg_4736_4799_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4672_4735_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4608_4671_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[11]_i_59 
       (.I0(RAM_reg_5056_5119_9_11_n_2),
        .I1(RAM_reg_4992_5055_9_11_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4928_4991_9_11_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4864_4927_9_11_n_2),
        .O(\gpr1.dout_i[11]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_2 
       (.I0(\gpr1.dout_i_reg[12]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[12]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[12]_i_7_n_0 ),
        .O(\gpr1.dout_i[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_28 
       (.I0(RAM_reg_3264_3327_12_14_n_0),
        .I1(RAM_reg_3200_3263_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3136_3199_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3072_3135_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_29 
       (.I0(RAM_reg_3520_3583_12_14_n_0),
        .I1(RAM_reg_3456_3519_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3392_3455_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3328_3391_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_3 
       (.I0(\gpr1.dout_i_reg[12]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[12]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[12]_i_11_n_0 ),
        .O(\gpr1.dout_i[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_30 
       (.I0(RAM_reg_3776_3839_12_14_n_0),
        .I1(RAM_reg_3712_3775_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3648_3711_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3584_3647_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_31 
       (.I0(RAM_reg_4032_4095_12_14_n_0),
        .I1(RAM_reg_3968_4031_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3904_3967_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3840_3903_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_32 
       (.I0(RAM_reg_2240_2303_12_14_n_0),
        .I1(RAM_reg_2176_2239_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2112_2175_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2048_2111_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_33 
       (.I0(RAM_reg_2496_2559_12_14_n_0),
        .I1(RAM_reg_2432_2495_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2368_2431_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2304_2367_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_34 
       (.I0(RAM_reg_2752_2815_12_14_n_0),
        .I1(RAM_reg_2688_2751_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2624_2687_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2560_2623_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_35 
       (.I0(RAM_reg_3008_3071_12_14_n_0),
        .I1(RAM_reg_2944_3007_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2880_2943_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2816_2879_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_36 
       (.I0(RAM_reg_1216_1279_12_14_n_0),
        .I1(RAM_reg_1152_1215_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1088_1151_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1024_1087_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_37 
       (.I0(RAM_reg_1472_1535_12_14_n_0),
        .I1(RAM_reg_1408_1471_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1344_1407_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1280_1343_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_38 
       (.I0(RAM_reg_1728_1791_12_14_n_0),
        .I1(RAM_reg_1664_1727_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1600_1663_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1536_1599_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_39 
       (.I0(RAM_reg_1984_2047_12_14_n_0),
        .I1(RAM_reg_1920_1983_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1856_1919_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1792_1855_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_40 
       (.I0(RAM_reg_192_255_12_14_n_0),
        .I1(RAM_reg_128_191_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_64_127_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_0_63_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_41 
       (.I0(RAM_reg_448_511_12_14_n_0),
        .I1(RAM_reg_384_447_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_320_383_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_256_319_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_42 
       (.I0(RAM_reg_704_767_12_14_n_0),
        .I1(RAM_reg_640_703_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_576_639_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_512_575_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_43 
       (.I0(RAM_reg_960_1023_12_14_n_0),
        .I1(RAM_reg_896_959_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_832_895_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_768_831_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_44 
       (.I0(RAM_reg_7360_7423_12_14_n_0),
        .I1(RAM_reg_7296_7359_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7232_7295_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7168_7231_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_45 
       (.I0(RAM_reg_7616_7679_12_14_n_0),
        .I1(RAM_reg_7552_7615_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7488_7551_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7424_7487_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_46 
       (.I0(RAM_reg_7872_7935_12_14_n_0),
        .I1(RAM_reg_7808_7871_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7744_7807_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7680_7743_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_47 
       (.I0(RAM_reg_8128_8191_12_14_n_0),
        .I1(RAM_reg_8064_8127_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_8000_8063_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7936_7999_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_48 
       (.I0(RAM_reg_6336_6399_12_14_n_0),
        .I1(RAM_reg_6272_6335_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6208_6271_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6144_6207_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_49 
       (.I0(RAM_reg_6592_6655_12_14_n_0),
        .I1(RAM_reg_6528_6591_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6464_6527_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6400_6463_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_50 
       (.I0(RAM_reg_6848_6911_12_14_n_0),
        .I1(RAM_reg_6784_6847_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6720_6783_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6656_6719_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_51 
       (.I0(RAM_reg_7104_7167_12_14_n_0),
        .I1(RAM_reg_7040_7103_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6976_7039_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6912_6975_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_52 
       (.I0(RAM_reg_5312_5375_12_14_n_0),
        .I1(RAM_reg_5248_5311_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5184_5247_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5120_5183_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_53 
       (.I0(RAM_reg_5568_5631_12_14_n_0),
        .I1(RAM_reg_5504_5567_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5440_5503_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5376_5439_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_54 
       (.I0(RAM_reg_5824_5887_12_14_n_0),
        .I1(RAM_reg_5760_5823_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5696_5759_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5632_5695_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_55 
       (.I0(RAM_reg_6080_6143_12_14_n_0),
        .I1(RAM_reg_6016_6079_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5952_6015_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5888_5951_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_56 
       (.I0(RAM_reg_4288_4351_12_14_n_0),
        .I1(RAM_reg_4224_4287_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4160_4223_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4096_4159_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_57 
       (.I0(RAM_reg_4544_4607_12_14_n_0),
        .I1(RAM_reg_4480_4543_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4416_4479_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4352_4415_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_58 
       (.I0(RAM_reg_4800_4863_12_14_n_0),
        .I1(RAM_reg_4736_4799_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4672_4735_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4608_4671_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[12]_i_59 
       (.I0(RAM_reg_5056_5119_12_14_n_0),
        .I1(RAM_reg_4992_5055_12_14_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4928_4991_12_14_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4864_4927_12_14_n_0),
        .O(\gpr1.dout_i[12]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_2 
       (.I0(\gpr1.dout_i_reg[13]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[13]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[13]_i_7_n_0 ),
        .O(\gpr1.dout_i[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_28 
       (.I0(RAM_reg_3264_3327_12_14_n_1),
        .I1(RAM_reg_3200_3263_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3136_3199_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3072_3135_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_29 
       (.I0(RAM_reg_3520_3583_12_14_n_1),
        .I1(RAM_reg_3456_3519_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3392_3455_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3328_3391_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_3 
       (.I0(\gpr1.dout_i_reg[13]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[13]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[13]_i_11_n_0 ),
        .O(\gpr1.dout_i[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_30 
       (.I0(RAM_reg_3776_3839_12_14_n_1),
        .I1(RAM_reg_3712_3775_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3648_3711_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3584_3647_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_31 
       (.I0(RAM_reg_4032_4095_12_14_n_1),
        .I1(RAM_reg_3968_4031_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_3904_3967_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_3840_3903_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_32 
       (.I0(RAM_reg_2240_2303_12_14_n_1),
        .I1(RAM_reg_2176_2239_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2112_2175_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2048_2111_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_33 
       (.I0(RAM_reg_2496_2559_12_14_n_1),
        .I1(RAM_reg_2432_2495_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2368_2431_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2304_2367_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_34 
       (.I0(RAM_reg_2752_2815_12_14_n_1),
        .I1(RAM_reg_2688_2751_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2624_2687_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2560_2623_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_35 
       (.I0(RAM_reg_3008_3071_12_14_n_1),
        .I1(RAM_reg_2944_3007_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_2880_2943_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_2816_2879_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_36 
       (.I0(RAM_reg_1216_1279_12_14_n_1),
        .I1(RAM_reg_1152_1215_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1088_1151_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1024_1087_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_37 
       (.I0(RAM_reg_1472_1535_12_14_n_1),
        .I1(RAM_reg_1408_1471_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1344_1407_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1280_1343_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_38 
       (.I0(RAM_reg_1728_1791_12_14_n_1),
        .I1(RAM_reg_1664_1727_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1600_1663_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1536_1599_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_39 
       (.I0(RAM_reg_1984_2047_12_14_n_1),
        .I1(RAM_reg_1920_1983_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_1856_1919_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_1792_1855_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_40 
       (.I0(RAM_reg_192_255_12_14_n_1),
        .I1(RAM_reg_128_191_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_64_127_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_0_63_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_41 
       (.I0(RAM_reg_448_511_12_14_n_1),
        .I1(RAM_reg_384_447_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_320_383_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_256_319_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_42 
       (.I0(RAM_reg_704_767_12_14_n_1),
        .I1(RAM_reg_640_703_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_576_639_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_512_575_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_43 
       (.I0(RAM_reg_960_1023_12_14_n_1),
        .I1(RAM_reg_896_959_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_832_895_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_768_831_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_44 
       (.I0(RAM_reg_7360_7423_12_14_n_1),
        .I1(RAM_reg_7296_7359_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7232_7295_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7168_7231_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_45 
       (.I0(RAM_reg_7616_7679_12_14_n_1),
        .I1(RAM_reg_7552_7615_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7488_7551_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7424_7487_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_46 
       (.I0(RAM_reg_7872_7935_12_14_n_1),
        .I1(RAM_reg_7808_7871_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_7744_7807_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7680_7743_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_47 
       (.I0(RAM_reg_8128_8191_12_14_n_1),
        .I1(RAM_reg_8064_8127_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_8000_8063_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_7936_7999_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_48 
       (.I0(RAM_reg_6336_6399_12_14_n_1),
        .I1(RAM_reg_6272_6335_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6208_6271_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6144_6207_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_49 
       (.I0(RAM_reg_6592_6655_12_14_n_1),
        .I1(RAM_reg_6528_6591_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6464_6527_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6400_6463_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_50 
       (.I0(RAM_reg_6848_6911_12_14_n_1),
        .I1(RAM_reg_6784_6847_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6720_6783_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6656_6719_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_51 
       (.I0(RAM_reg_7104_7167_12_14_n_1),
        .I1(RAM_reg_7040_7103_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_6976_7039_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_6912_6975_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_52 
       (.I0(RAM_reg_5312_5375_12_14_n_1),
        .I1(RAM_reg_5248_5311_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5184_5247_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5120_5183_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_53 
       (.I0(RAM_reg_5568_5631_12_14_n_1),
        .I1(RAM_reg_5504_5567_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5440_5503_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5376_5439_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_54 
       (.I0(RAM_reg_5824_5887_12_14_n_1),
        .I1(RAM_reg_5760_5823_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5696_5759_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5632_5695_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_55 
       (.I0(RAM_reg_6080_6143_12_14_n_1),
        .I1(RAM_reg_6016_6079_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_5952_6015_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_5888_5951_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_56 
       (.I0(RAM_reg_4288_4351_12_14_n_1),
        .I1(RAM_reg_4224_4287_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4160_4223_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4096_4159_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_57 
       (.I0(RAM_reg_4544_4607_12_14_n_1),
        .I1(RAM_reg_4480_4543_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4416_4479_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4352_4415_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_58 
       (.I0(RAM_reg_4800_4863_12_14_n_1),
        .I1(RAM_reg_4736_4799_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4672_4735_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4608_4671_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[13]_i_59 
       (.I0(RAM_reg_5056_5119_12_14_n_1),
        .I1(RAM_reg_4992_5055_12_14_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__0 ),
        .I3(RAM_reg_4928_4991_12_14_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__0 ),
        .I5(RAM_reg_4864_4927_12_14_n_1),
        .O(\gpr1.dout_i[13]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_2 
       (.I0(\gpr1.dout_i_reg[14]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[14]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[14]_i_7_n_0 ),
        .O(\gpr1.dout_i[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_28 
       (.I0(RAM_reg_3264_3327_12_14_n_2),
        .I1(RAM_reg_3200_3263_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3136_3199_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3072_3135_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_29 
       (.I0(RAM_reg_3520_3583_12_14_n_2),
        .I1(RAM_reg_3456_3519_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3392_3455_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3328_3391_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_3 
       (.I0(\gpr1.dout_i_reg[14]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[14]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[14]_i_11_n_0 ),
        .O(\gpr1.dout_i[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_30 
       (.I0(RAM_reg_3776_3839_12_14_n_2),
        .I1(RAM_reg_3712_3775_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3648_3711_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3584_3647_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_31 
       (.I0(RAM_reg_4032_4095_12_14_n_2),
        .I1(RAM_reg_3968_4031_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3904_3967_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3840_3903_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_32 
       (.I0(RAM_reg_2240_2303_12_14_n_2),
        .I1(RAM_reg_2176_2239_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2112_2175_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2048_2111_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_33 
       (.I0(RAM_reg_2496_2559_12_14_n_2),
        .I1(RAM_reg_2432_2495_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2368_2431_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2304_2367_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_34 
       (.I0(RAM_reg_2752_2815_12_14_n_2),
        .I1(RAM_reg_2688_2751_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2624_2687_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2560_2623_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_35 
       (.I0(RAM_reg_3008_3071_12_14_n_2),
        .I1(RAM_reg_2944_3007_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2880_2943_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2816_2879_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_36 
       (.I0(RAM_reg_1216_1279_12_14_n_2),
        .I1(RAM_reg_1152_1215_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1088_1151_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1024_1087_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_37 
       (.I0(RAM_reg_1472_1535_12_14_n_2),
        .I1(RAM_reg_1408_1471_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1344_1407_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1280_1343_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_38 
       (.I0(RAM_reg_1728_1791_12_14_n_2),
        .I1(RAM_reg_1664_1727_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1600_1663_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1536_1599_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_39 
       (.I0(RAM_reg_1984_2047_12_14_n_2),
        .I1(RAM_reg_1920_1983_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1856_1919_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1792_1855_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_40 
       (.I0(RAM_reg_192_255_12_14_n_2),
        .I1(RAM_reg_128_191_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_64_127_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_0_63_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_41 
       (.I0(RAM_reg_448_511_12_14_n_2),
        .I1(RAM_reg_384_447_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_320_383_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_256_319_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_42 
       (.I0(RAM_reg_704_767_12_14_n_2),
        .I1(RAM_reg_640_703_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_576_639_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_512_575_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_43 
       (.I0(RAM_reg_960_1023_12_14_n_2),
        .I1(RAM_reg_896_959_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_832_895_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_768_831_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_44 
       (.I0(RAM_reg_7360_7423_12_14_n_2),
        .I1(RAM_reg_7296_7359_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7232_7295_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7168_7231_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_45 
       (.I0(RAM_reg_7616_7679_12_14_n_2),
        .I1(RAM_reg_7552_7615_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7488_7551_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7424_7487_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_46 
       (.I0(RAM_reg_7872_7935_12_14_n_2),
        .I1(RAM_reg_7808_7871_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7744_7807_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7680_7743_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_47 
       (.I0(RAM_reg_8128_8191_12_14_n_2),
        .I1(RAM_reg_8064_8127_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_8000_8063_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7936_7999_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_48 
       (.I0(RAM_reg_6336_6399_12_14_n_2),
        .I1(RAM_reg_6272_6335_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6208_6271_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6144_6207_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_49 
       (.I0(RAM_reg_6592_6655_12_14_n_2),
        .I1(RAM_reg_6528_6591_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6464_6527_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6400_6463_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_50 
       (.I0(RAM_reg_6848_6911_12_14_n_2),
        .I1(RAM_reg_6784_6847_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6720_6783_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6656_6719_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_51 
       (.I0(RAM_reg_7104_7167_12_14_n_2),
        .I1(RAM_reg_7040_7103_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6976_7039_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6912_6975_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_52 
       (.I0(RAM_reg_5312_5375_12_14_n_2),
        .I1(RAM_reg_5248_5311_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5184_5247_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5120_5183_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_53 
       (.I0(RAM_reg_5568_5631_12_14_n_2),
        .I1(RAM_reg_5504_5567_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5440_5503_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5376_5439_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_54 
       (.I0(RAM_reg_5824_5887_12_14_n_2),
        .I1(RAM_reg_5760_5823_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5696_5759_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5632_5695_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_55 
       (.I0(RAM_reg_6080_6143_12_14_n_2),
        .I1(RAM_reg_6016_6079_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5952_6015_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5888_5951_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_56 
       (.I0(RAM_reg_4288_4351_12_14_n_2),
        .I1(RAM_reg_4224_4287_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4160_4223_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4096_4159_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_57 
       (.I0(RAM_reg_4544_4607_12_14_n_2),
        .I1(RAM_reg_4480_4543_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4416_4479_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4352_4415_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_58 
       (.I0(RAM_reg_4800_4863_12_14_n_2),
        .I1(RAM_reg_4736_4799_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4672_4735_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4608_4671_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[14]_i_59 
       (.I0(RAM_reg_5056_5119_12_14_n_2),
        .I1(RAM_reg_4992_5055_12_14_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4928_4991_12_14_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4864_4927_12_14_n_2),
        .O(\gpr1.dout_i[14]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_2 
       (.I0(\gpr1.dout_i_reg[15]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[15]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[15]_i_7_n_0 ),
        .O(\gpr1.dout_i[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_28 
       (.I0(RAM_reg_3264_3327_15_17_n_0),
        .I1(RAM_reg_3200_3263_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3136_3199_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3072_3135_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_29 
       (.I0(RAM_reg_3520_3583_15_17_n_0),
        .I1(RAM_reg_3456_3519_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3392_3455_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3328_3391_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_3 
       (.I0(\gpr1.dout_i_reg[15]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[15]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[15]_i_11_n_0 ),
        .O(\gpr1.dout_i[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_30 
       (.I0(RAM_reg_3776_3839_15_17_n_0),
        .I1(RAM_reg_3712_3775_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3648_3711_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3584_3647_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_31 
       (.I0(RAM_reg_4032_4095_15_17_n_0),
        .I1(RAM_reg_3968_4031_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3904_3967_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3840_3903_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_32 
       (.I0(RAM_reg_2240_2303_15_17_n_0),
        .I1(RAM_reg_2176_2239_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2112_2175_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2048_2111_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_33 
       (.I0(RAM_reg_2496_2559_15_17_n_0),
        .I1(RAM_reg_2432_2495_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2368_2431_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2304_2367_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_34 
       (.I0(RAM_reg_2752_2815_15_17_n_0),
        .I1(RAM_reg_2688_2751_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2624_2687_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2560_2623_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_35 
       (.I0(RAM_reg_3008_3071_15_17_n_0),
        .I1(RAM_reg_2944_3007_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2880_2943_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2816_2879_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_36 
       (.I0(RAM_reg_1216_1279_15_17_n_0),
        .I1(RAM_reg_1152_1215_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1088_1151_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1024_1087_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_37 
       (.I0(RAM_reg_1472_1535_15_17_n_0),
        .I1(RAM_reg_1408_1471_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1344_1407_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1280_1343_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_38 
       (.I0(RAM_reg_1728_1791_15_17_n_0),
        .I1(RAM_reg_1664_1727_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1600_1663_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1536_1599_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_39 
       (.I0(RAM_reg_1984_2047_15_17_n_0),
        .I1(RAM_reg_1920_1983_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1856_1919_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1792_1855_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_40 
       (.I0(RAM_reg_192_255_15_17_n_0),
        .I1(RAM_reg_128_191_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_64_127_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_0_63_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_41 
       (.I0(RAM_reg_448_511_15_17_n_0),
        .I1(RAM_reg_384_447_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_320_383_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_256_319_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_42 
       (.I0(RAM_reg_704_767_15_17_n_0),
        .I1(RAM_reg_640_703_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_576_639_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_512_575_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_43 
       (.I0(RAM_reg_960_1023_15_17_n_0),
        .I1(RAM_reg_896_959_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_832_895_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_768_831_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_44 
       (.I0(RAM_reg_7360_7423_15_17_n_0),
        .I1(RAM_reg_7296_7359_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7232_7295_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7168_7231_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_45 
       (.I0(RAM_reg_7616_7679_15_17_n_0),
        .I1(RAM_reg_7552_7615_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7488_7551_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7424_7487_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_46 
       (.I0(RAM_reg_7872_7935_15_17_n_0),
        .I1(RAM_reg_7808_7871_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7744_7807_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7680_7743_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_47 
       (.I0(RAM_reg_8128_8191_15_17_n_0),
        .I1(RAM_reg_8064_8127_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_8000_8063_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7936_7999_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_48 
       (.I0(RAM_reg_6336_6399_15_17_n_0),
        .I1(RAM_reg_6272_6335_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6208_6271_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6144_6207_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_49 
       (.I0(RAM_reg_6592_6655_15_17_n_0),
        .I1(RAM_reg_6528_6591_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6464_6527_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6400_6463_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_50 
       (.I0(RAM_reg_6848_6911_15_17_n_0),
        .I1(RAM_reg_6784_6847_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6720_6783_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6656_6719_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_51 
       (.I0(RAM_reg_7104_7167_15_17_n_0),
        .I1(RAM_reg_7040_7103_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6976_7039_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6912_6975_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_52 
       (.I0(RAM_reg_5312_5375_15_17_n_0),
        .I1(RAM_reg_5248_5311_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5184_5247_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5120_5183_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_53 
       (.I0(RAM_reg_5568_5631_15_17_n_0),
        .I1(RAM_reg_5504_5567_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5440_5503_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5376_5439_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_54 
       (.I0(RAM_reg_5824_5887_15_17_n_0),
        .I1(RAM_reg_5760_5823_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5696_5759_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5632_5695_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_55 
       (.I0(RAM_reg_6080_6143_15_17_n_0),
        .I1(RAM_reg_6016_6079_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5952_6015_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5888_5951_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_56 
       (.I0(RAM_reg_4288_4351_15_17_n_0),
        .I1(RAM_reg_4224_4287_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4160_4223_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4096_4159_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_57 
       (.I0(RAM_reg_4544_4607_15_17_n_0),
        .I1(RAM_reg_4480_4543_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4416_4479_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4352_4415_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_58 
       (.I0(RAM_reg_4800_4863_15_17_n_0),
        .I1(RAM_reg_4736_4799_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4672_4735_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4608_4671_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[15]_i_59 
       (.I0(RAM_reg_5056_5119_15_17_n_0),
        .I1(RAM_reg_4992_5055_15_17_n_0),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4928_4991_15_17_n_0),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4864_4927_15_17_n_0),
        .O(\gpr1.dout_i[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_2 
       (.I0(\gpr1.dout_i_reg[16]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[16]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[16]_i_7_n_0 ),
        .O(\gpr1.dout_i[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_28 
       (.I0(RAM_reg_3264_3327_15_17_n_1),
        .I1(RAM_reg_3200_3263_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3136_3199_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3072_3135_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_29 
       (.I0(RAM_reg_3520_3583_15_17_n_1),
        .I1(RAM_reg_3456_3519_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3392_3455_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3328_3391_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_3 
       (.I0(\gpr1.dout_i_reg[16]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[16]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[16]_i_11_n_0 ),
        .O(\gpr1.dout_i[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_30 
       (.I0(RAM_reg_3776_3839_15_17_n_1),
        .I1(RAM_reg_3712_3775_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3648_3711_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3584_3647_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_31 
       (.I0(RAM_reg_4032_4095_15_17_n_1),
        .I1(RAM_reg_3968_4031_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3904_3967_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3840_3903_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_32 
       (.I0(RAM_reg_2240_2303_15_17_n_1),
        .I1(RAM_reg_2176_2239_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2112_2175_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2048_2111_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_33 
       (.I0(RAM_reg_2496_2559_15_17_n_1),
        .I1(RAM_reg_2432_2495_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2368_2431_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2304_2367_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_34 
       (.I0(RAM_reg_2752_2815_15_17_n_1),
        .I1(RAM_reg_2688_2751_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2624_2687_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2560_2623_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_35 
       (.I0(RAM_reg_3008_3071_15_17_n_1),
        .I1(RAM_reg_2944_3007_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2880_2943_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2816_2879_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_36 
       (.I0(RAM_reg_1216_1279_15_17_n_1),
        .I1(RAM_reg_1152_1215_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1088_1151_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1024_1087_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_37 
       (.I0(RAM_reg_1472_1535_15_17_n_1),
        .I1(RAM_reg_1408_1471_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1344_1407_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1280_1343_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_38 
       (.I0(RAM_reg_1728_1791_15_17_n_1),
        .I1(RAM_reg_1664_1727_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1600_1663_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1536_1599_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_39 
       (.I0(RAM_reg_1984_2047_15_17_n_1),
        .I1(RAM_reg_1920_1983_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1856_1919_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1792_1855_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_40 
       (.I0(RAM_reg_192_255_15_17_n_1),
        .I1(RAM_reg_128_191_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_64_127_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_0_63_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_41 
       (.I0(RAM_reg_448_511_15_17_n_1),
        .I1(RAM_reg_384_447_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_320_383_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_256_319_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_42 
       (.I0(RAM_reg_704_767_15_17_n_1),
        .I1(RAM_reg_640_703_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_576_639_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_512_575_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_43 
       (.I0(RAM_reg_960_1023_15_17_n_1),
        .I1(RAM_reg_896_959_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_832_895_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_768_831_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_44 
       (.I0(RAM_reg_7360_7423_15_17_n_1),
        .I1(RAM_reg_7296_7359_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7232_7295_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7168_7231_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_45 
       (.I0(RAM_reg_7616_7679_15_17_n_1),
        .I1(RAM_reg_7552_7615_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7488_7551_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7424_7487_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_46 
       (.I0(RAM_reg_7872_7935_15_17_n_1),
        .I1(RAM_reg_7808_7871_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7744_7807_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7680_7743_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_47 
       (.I0(RAM_reg_8128_8191_15_17_n_1),
        .I1(RAM_reg_8064_8127_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_8000_8063_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7936_7999_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_48 
       (.I0(RAM_reg_6336_6399_15_17_n_1),
        .I1(RAM_reg_6272_6335_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6208_6271_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6144_6207_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_49 
       (.I0(RAM_reg_6592_6655_15_17_n_1),
        .I1(RAM_reg_6528_6591_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6464_6527_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6400_6463_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_50 
       (.I0(RAM_reg_6848_6911_15_17_n_1),
        .I1(RAM_reg_6784_6847_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6720_6783_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6656_6719_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_51 
       (.I0(RAM_reg_7104_7167_15_17_n_1),
        .I1(RAM_reg_7040_7103_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6976_7039_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6912_6975_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_52 
       (.I0(RAM_reg_5312_5375_15_17_n_1),
        .I1(RAM_reg_5248_5311_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5184_5247_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5120_5183_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_53 
       (.I0(RAM_reg_5568_5631_15_17_n_1),
        .I1(RAM_reg_5504_5567_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5440_5503_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5376_5439_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_54 
       (.I0(RAM_reg_5824_5887_15_17_n_1),
        .I1(RAM_reg_5760_5823_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5696_5759_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5632_5695_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_55 
       (.I0(RAM_reg_6080_6143_15_17_n_1),
        .I1(RAM_reg_6016_6079_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5952_6015_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5888_5951_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_56 
       (.I0(RAM_reg_4288_4351_15_17_n_1),
        .I1(RAM_reg_4224_4287_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4160_4223_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4096_4159_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_57 
       (.I0(RAM_reg_4544_4607_15_17_n_1),
        .I1(RAM_reg_4480_4543_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4416_4479_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4352_4415_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_58 
       (.I0(RAM_reg_4800_4863_15_17_n_1),
        .I1(RAM_reg_4736_4799_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4672_4735_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4608_4671_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[16]_i_59 
       (.I0(RAM_reg_5056_5119_15_17_n_1),
        .I1(RAM_reg_4992_5055_15_17_n_1),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4928_4991_15_17_n_1),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4864_4927_15_17_n_1),
        .O(\gpr1.dout_i[16]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_2 
       (.I0(\gpr1.dout_i_reg[17]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[17]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[17]_i_7_n_0 ),
        .O(\gpr1.dout_i[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_28 
       (.I0(RAM_reg_3264_3327_15_17_n_2),
        .I1(RAM_reg_3200_3263_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3136_3199_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3072_3135_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_29 
       (.I0(RAM_reg_3520_3583_15_17_n_2),
        .I1(RAM_reg_3456_3519_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3392_3455_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3328_3391_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_3 
       (.I0(\gpr1.dout_i_reg[17]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[17]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[17]_i_11_n_0 ),
        .O(\gpr1.dout_i[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_30 
       (.I0(RAM_reg_3776_3839_15_17_n_2),
        .I1(RAM_reg_3712_3775_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3648_3711_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3584_3647_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_31 
       (.I0(RAM_reg_4032_4095_15_17_n_2),
        .I1(RAM_reg_3968_4031_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_3904_3967_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_3840_3903_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_32 
       (.I0(RAM_reg_2240_2303_15_17_n_2),
        .I1(RAM_reg_2176_2239_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2112_2175_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2048_2111_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_33 
       (.I0(RAM_reg_2496_2559_15_17_n_2),
        .I1(RAM_reg_2432_2495_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2368_2431_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2304_2367_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_34 
       (.I0(RAM_reg_2752_2815_15_17_n_2),
        .I1(RAM_reg_2688_2751_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2624_2687_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2560_2623_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_35 
       (.I0(RAM_reg_3008_3071_15_17_n_2),
        .I1(RAM_reg_2944_3007_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_2880_2943_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_2816_2879_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_36 
       (.I0(RAM_reg_1216_1279_15_17_n_2),
        .I1(RAM_reg_1152_1215_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1088_1151_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1024_1087_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_37 
       (.I0(RAM_reg_1472_1535_15_17_n_2),
        .I1(RAM_reg_1408_1471_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1344_1407_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1280_1343_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_38 
       (.I0(RAM_reg_1728_1791_15_17_n_2),
        .I1(RAM_reg_1664_1727_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1600_1663_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1536_1599_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_39 
       (.I0(RAM_reg_1984_2047_15_17_n_2),
        .I1(RAM_reg_1920_1983_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_1856_1919_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_1792_1855_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_40 
       (.I0(RAM_reg_192_255_15_17_n_2),
        .I1(RAM_reg_128_191_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_64_127_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_0_63_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_41 
       (.I0(RAM_reg_448_511_15_17_n_2),
        .I1(RAM_reg_384_447_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_320_383_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_256_319_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_42 
       (.I0(RAM_reg_704_767_15_17_n_2),
        .I1(RAM_reg_640_703_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_576_639_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_512_575_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_43 
       (.I0(RAM_reg_960_1023_15_17_n_2),
        .I1(RAM_reg_896_959_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_832_895_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_768_831_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_44 
       (.I0(RAM_reg_7360_7423_15_17_n_2),
        .I1(RAM_reg_7296_7359_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7232_7295_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7168_7231_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_45 
       (.I0(RAM_reg_7616_7679_15_17_n_2),
        .I1(RAM_reg_7552_7615_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7488_7551_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7424_7487_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_46 
       (.I0(RAM_reg_7872_7935_15_17_n_2),
        .I1(RAM_reg_7808_7871_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_7744_7807_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7680_7743_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_47 
       (.I0(RAM_reg_8128_8191_15_17_n_2),
        .I1(RAM_reg_8064_8127_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_8000_8063_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_7936_7999_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_48 
       (.I0(RAM_reg_6336_6399_15_17_n_2),
        .I1(RAM_reg_6272_6335_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6208_6271_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6144_6207_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_49 
       (.I0(RAM_reg_6592_6655_15_17_n_2),
        .I1(RAM_reg_6528_6591_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6464_6527_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6400_6463_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_50 
       (.I0(RAM_reg_6848_6911_15_17_n_2),
        .I1(RAM_reg_6784_6847_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6720_6783_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6656_6719_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_51 
       (.I0(RAM_reg_7104_7167_15_17_n_2),
        .I1(RAM_reg_7040_7103_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_6976_7039_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_6912_6975_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_52 
       (.I0(RAM_reg_5312_5375_15_17_n_2),
        .I1(RAM_reg_5248_5311_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5184_5247_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5120_5183_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_53 
       (.I0(RAM_reg_5568_5631_15_17_n_2),
        .I1(RAM_reg_5504_5567_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5440_5503_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5376_5439_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_54 
       (.I0(RAM_reg_5824_5887_15_17_n_2),
        .I1(RAM_reg_5760_5823_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5696_5759_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5632_5695_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_55 
       (.I0(RAM_reg_6080_6143_15_17_n_2),
        .I1(RAM_reg_6016_6079_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_5952_6015_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_5888_5951_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_56 
       (.I0(RAM_reg_4288_4351_15_17_n_2),
        .I1(RAM_reg_4224_4287_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4160_4223_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4096_4159_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_57 
       (.I0(RAM_reg_4544_4607_15_17_n_2),
        .I1(RAM_reg_4480_4543_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4416_4479_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4352_4415_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_58 
       (.I0(RAM_reg_4800_4863_15_17_n_2),
        .I1(RAM_reg_4736_4799_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4672_4735_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4608_4671_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[17]_i_59 
       (.I0(RAM_reg_5056_5119_15_17_n_2),
        .I1(RAM_reg_4992_5055_15_17_n_2),
        .I2(\gc1.count_d2_reg[7]_rep ),
        .I3(RAM_reg_4928_4991_15_17_n_2),
        .I4(\gc1.count_d2_reg[6]_rep ),
        .I5(RAM_reg_4864_4927_15_17_n_2),
        .O(\gpr1.dout_i[17]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_2 
       (.I0(\gpr1.dout_i_reg[18]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[18]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[18]_i_7_n_0 ),
        .O(\gpr1.dout_i[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_28 
       (.I0(RAM_reg_3264_3327_18_20_n_0),
        .I1(RAM_reg_3200_3263_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3136_3199_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3072_3135_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_29 
       (.I0(RAM_reg_3520_3583_18_20_n_0),
        .I1(RAM_reg_3456_3519_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3392_3455_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3328_3391_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_3 
       (.I0(\gpr1.dout_i_reg[18]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[18]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[18]_i_11_n_0 ),
        .O(\gpr1.dout_i[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_30 
       (.I0(RAM_reg_3776_3839_18_20_n_0),
        .I1(RAM_reg_3712_3775_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3648_3711_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3584_3647_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_31 
       (.I0(RAM_reg_4032_4095_18_20_n_0),
        .I1(RAM_reg_3968_4031_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3904_3967_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3840_3903_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_32 
       (.I0(RAM_reg_2240_2303_18_20_n_0),
        .I1(RAM_reg_2176_2239_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2112_2175_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2048_2111_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_33 
       (.I0(RAM_reg_2496_2559_18_20_n_0),
        .I1(RAM_reg_2432_2495_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2368_2431_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2304_2367_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_34 
       (.I0(RAM_reg_2752_2815_18_20_n_0),
        .I1(RAM_reg_2688_2751_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2624_2687_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2560_2623_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_35 
       (.I0(RAM_reg_3008_3071_18_20_n_0),
        .I1(RAM_reg_2944_3007_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2880_2943_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2816_2879_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_36 
       (.I0(RAM_reg_1216_1279_18_20_n_0),
        .I1(RAM_reg_1152_1215_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1088_1151_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1024_1087_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_37 
       (.I0(RAM_reg_1472_1535_18_20_n_0),
        .I1(RAM_reg_1408_1471_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1344_1407_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1280_1343_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_38 
       (.I0(RAM_reg_1728_1791_18_20_n_0),
        .I1(RAM_reg_1664_1727_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1600_1663_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1536_1599_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_39 
       (.I0(RAM_reg_1984_2047_18_20_n_0),
        .I1(RAM_reg_1920_1983_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1856_1919_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1792_1855_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_40 
       (.I0(RAM_reg_192_255_18_20_n_0),
        .I1(RAM_reg_128_191_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_64_127_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_0_63_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_41 
       (.I0(RAM_reg_448_511_18_20_n_0),
        .I1(RAM_reg_384_447_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_320_383_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_256_319_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_42 
       (.I0(RAM_reg_704_767_18_20_n_0),
        .I1(RAM_reg_640_703_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_576_639_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_512_575_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_43 
       (.I0(RAM_reg_960_1023_18_20_n_0),
        .I1(RAM_reg_896_959_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_832_895_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_768_831_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_44 
       (.I0(RAM_reg_7360_7423_18_20_n_0),
        .I1(RAM_reg_7296_7359_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7232_7295_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7168_7231_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_45 
       (.I0(RAM_reg_7616_7679_18_20_n_0),
        .I1(RAM_reg_7552_7615_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7488_7551_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7424_7487_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_46 
       (.I0(RAM_reg_7872_7935_18_20_n_0),
        .I1(RAM_reg_7808_7871_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7744_7807_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7680_7743_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_47 
       (.I0(RAM_reg_8128_8191_18_20_n_0),
        .I1(RAM_reg_8064_8127_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_8000_8063_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7936_7999_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_48 
       (.I0(RAM_reg_6336_6399_18_20_n_0),
        .I1(RAM_reg_6272_6335_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6208_6271_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6144_6207_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_49 
       (.I0(RAM_reg_6592_6655_18_20_n_0),
        .I1(RAM_reg_6528_6591_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6464_6527_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6400_6463_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_50 
       (.I0(RAM_reg_6848_6911_18_20_n_0),
        .I1(RAM_reg_6784_6847_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6720_6783_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6656_6719_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_51 
       (.I0(RAM_reg_7104_7167_18_20_n_0),
        .I1(RAM_reg_7040_7103_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6976_7039_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6912_6975_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_52 
       (.I0(RAM_reg_5312_5375_18_20_n_0),
        .I1(RAM_reg_5248_5311_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5184_5247_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5120_5183_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_53 
       (.I0(RAM_reg_5568_5631_18_20_n_0),
        .I1(RAM_reg_5504_5567_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5440_5503_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5376_5439_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_54 
       (.I0(RAM_reg_5824_5887_18_20_n_0),
        .I1(RAM_reg_5760_5823_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5696_5759_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5632_5695_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_55 
       (.I0(RAM_reg_6080_6143_18_20_n_0),
        .I1(RAM_reg_6016_6079_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5952_6015_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5888_5951_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_56 
       (.I0(RAM_reg_4288_4351_18_20_n_0),
        .I1(RAM_reg_4224_4287_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4160_4223_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4096_4159_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_57 
       (.I0(RAM_reg_4544_4607_18_20_n_0),
        .I1(RAM_reg_4480_4543_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4416_4479_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4352_4415_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_58 
       (.I0(RAM_reg_4800_4863_18_20_n_0),
        .I1(RAM_reg_4736_4799_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4672_4735_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4608_4671_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[18]_i_59 
       (.I0(RAM_reg_5056_5119_18_20_n_0),
        .I1(RAM_reg_4992_5055_18_20_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4928_4991_18_20_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4864_4927_18_20_n_0),
        .O(\gpr1.dout_i[18]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_2 
       (.I0(\gpr1.dout_i_reg[19]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[19]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[19]_i_7_n_0 ),
        .O(\gpr1.dout_i[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_28 
       (.I0(RAM_reg_3264_3327_18_20_n_1),
        .I1(RAM_reg_3200_3263_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3136_3199_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3072_3135_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_29 
       (.I0(RAM_reg_3520_3583_18_20_n_1),
        .I1(RAM_reg_3456_3519_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3392_3455_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3328_3391_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_3 
       (.I0(\gpr1.dout_i_reg[19]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[19]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[19]_i_11_n_0 ),
        .O(\gpr1.dout_i[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_30 
       (.I0(RAM_reg_3776_3839_18_20_n_1),
        .I1(RAM_reg_3712_3775_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3648_3711_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3584_3647_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_31 
       (.I0(RAM_reg_4032_4095_18_20_n_1),
        .I1(RAM_reg_3968_4031_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3904_3967_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3840_3903_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_32 
       (.I0(RAM_reg_2240_2303_18_20_n_1),
        .I1(RAM_reg_2176_2239_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2112_2175_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2048_2111_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_33 
       (.I0(RAM_reg_2496_2559_18_20_n_1),
        .I1(RAM_reg_2432_2495_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2368_2431_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2304_2367_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_34 
       (.I0(RAM_reg_2752_2815_18_20_n_1),
        .I1(RAM_reg_2688_2751_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2624_2687_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2560_2623_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_35 
       (.I0(RAM_reg_3008_3071_18_20_n_1),
        .I1(RAM_reg_2944_3007_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2880_2943_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2816_2879_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_36 
       (.I0(RAM_reg_1216_1279_18_20_n_1),
        .I1(RAM_reg_1152_1215_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1088_1151_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1024_1087_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_37 
       (.I0(RAM_reg_1472_1535_18_20_n_1),
        .I1(RAM_reg_1408_1471_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1344_1407_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1280_1343_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_38 
       (.I0(RAM_reg_1728_1791_18_20_n_1),
        .I1(RAM_reg_1664_1727_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1600_1663_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1536_1599_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_39 
       (.I0(RAM_reg_1984_2047_18_20_n_1),
        .I1(RAM_reg_1920_1983_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1856_1919_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1792_1855_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_40 
       (.I0(RAM_reg_192_255_18_20_n_1),
        .I1(RAM_reg_128_191_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_64_127_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_0_63_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_41 
       (.I0(RAM_reg_448_511_18_20_n_1),
        .I1(RAM_reg_384_447_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_320_383_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_256_319_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_42 
       (.I0(RAM_reg_704_767_18_20_n_1),
        .I1(RAM_reg_640_703_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_576_639_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_512_575_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_43 
       (.I0(RAM_reg_960_1023_18_20_n_1),
        .I1(RAM_reg_896_959_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_832_895_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_768_831_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_44 
       (.I0(RAM_reg_7360_7423_18_20_n_1),
        .I1(RAM_reg_7296_7359_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7232_7295_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7168_7231_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_45 
       (.I0(RAM_reg_7616_7679_18_20_n_1),
        .I1(RAM_reg_7552_7615_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7488_7551_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7424_7487_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_46 
       (.I0(RAM_reg_7872_7935_18_20_n_1),
        .I1(RAM_reg_7808_7871_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7744_7807_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7680_7743_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_47 
       (.I0(RAM_reg_8128_8191_18_20_n_1),
        .I1(RAM_reg_8064_8127_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_8000_8063_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7936_7999_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_48 
       (.I0(RAM_reg_6336_6399_18_20_n_1),
        .I1(RAM_reg_6272_6335_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6208_6271_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6144_6207_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_49 
       (.I0(RAM_reg_6592_6655_18_20_n_1),
        .I1(RAM_reg_6528_6591_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6464_6527_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6400_6463_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_50 
       (.I0(RAM_reg_6848_6911_18_20_n_1),
        .I1(RAM_reg_6784_6847_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6720_6783_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6656_6719_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_51 
       (.I0(RAM_reg_7104_7167_18_20_n_1),
        .I1(RAM_reg_7040_7103_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6976_7039_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6912_6975_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_52 
       (.I0(RAM_reg_5312_5375_18_20_n_1),
        .I1(RAM_reg_5248_5311_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5184_5247_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5120_5183_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_53 
       (.I0(RAM_reg_5568_5631_18_20_n_1),
        .I1(RAM_reg_5504_5567_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5440_5503_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5376_5439_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_54 
       (.I0(RAM_reg_5824_5887_18_20_n_1),
        .I1(RAM_reg_5760_5823_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5696_5759_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5632_5695_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_55 
       (.I0(RAM_reg_6080_6143_18_20_n_1),
        .I1(RAM_reg_6016_6079_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5952_6015_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5888_5951_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_56 
       (.I0(RAM_reg_4288_4351_18_20_n_1),
        .I1(RAM_reg_4224_4287_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4160_4223_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4096_4159_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_57 
       (.I0(RAM_reg_4544_4607_18_20_n_1),
        .I1(RAM_reg_4480_4543_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4416_4479_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4352_4415_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_58 
       (.I0(RAM_reg_4800_4863_18_20_n_1),
        .I1(RAM_reg_4736_4799_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4672_4735_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4608_4671_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[19]_i_59 
       (.I0(RAM_reg_5056_5119_18_20_n_1),
        .I1(RAM_reg_4992_5055_18_20_n_1),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4928_4991_18_20_n_1),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4864_4927_18_20_n_1),
        .O(\gpr1.dout_i[19]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_2 
       (.I0(\gpr1.dout_i_reg[1]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[1]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[1]_i_7_n_0 ),
        .O(\gpr1.dout_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_28 
       (.I0(RAM_reg_3264_3327_0_2_n_1),
        .I1(RAM_reg_3200_3263_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3136_3199_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3072_3135_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_29 
       (.I0(RAM_reg_3520_3583_0_2_n_1),
        .I1(RAM_reg_3456_3519_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3392_3455_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3328_3391_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_3 
       (.I0(\gpr1.dout_i_reg[1]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[1]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[1]_i_11_n_0 ),
        .O(\gpr1.dout_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_30 
       (.I0(RAM_reg_3776_3839_0_2_n_1),
        .I1(RAM_reg_3712_3775_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3648_3711_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3584_3647_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_31 
       (.I0(RAM_reg_4032_4095_0_2_n_1),
        .I1(RAM_reg_3968_4031_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_3904_3967_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_3840_3903_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_32 
       (.I0(RAM_reg_2240_2303_0_2_n_1),
        .I1(RAM_reg_2176_2239_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2112_2175_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2048_2111_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_33 
       (.I0(RAM_reg_2496_2559_0_2_n_1),
        .I1(RAM_reg_2432_2495_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2368_2431_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2304_2367_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_34 
       (.I0(RAM_reg_2752_2815_0_2_n_1),
        .I1(RAM_reg_2688_2751_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2624_2687_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2560_2623_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_35 
       (.I0(RAM_reg_3008_3071_0_2_n_1),
        .I1(RAM_reg_2944_3007_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_2880_2943_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_2816_2879_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_36 
       (.I0(RAM_reg_1216_1279_0_2_n_1),
        .I1(RAM_reg_1152_1215_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1088_1151_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1024_1087_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_37 
       (.I0(RAM_reg_1472_1535_0_2_n_1),
        .I1(RAM_reg_1408_1471_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1344_1407_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1280_1343_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_38 
       (.I0(RAM_reg_1728_1791_0_2_n_1),
        .I1(RAM_reg_1664_1727_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1600_1663_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1536_1599_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_39 
       (.I0(RAM_reg_1984_2047_0_2_n_1),
        .I1(RAM_reg_1920_1983_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_1856_1919_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_1792_1855_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_40 
       (.I0(RAM_reg_192_255_0_2_n_1),
        .I1(RAM_reg_128_191_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_64_127_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_0_63_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_41 
       (.I0(RAM_reg_448_511_0_2_n_1),
        .I1(RAM_reg_384_447_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_320_383_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_256_319_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_42 
       (.I0(RAM_reg_704_767_0_2_n_1),
        .I1(RAM_reg_640_703_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_576_639_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_512_575_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_43 
       (.I0(RAM_reg_960_1023_0_2_n_1),
        .I1(RAM_reg_896_959_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_832_895_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_768_831_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_44 
       (.I0(RAM_reg_7360_7423_0_2_n_1),
        .I1(RAM_reg_7296_7359_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_7232_7295_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7168_7231_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_45 
       (.I0(RAM_reg_7616_7679_0_2_n_1),
        .I1(RAM_reg_7552_7615_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_7488_7551_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7424_7487_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_46 
       (.I0(RAM_reg_7872_7935_0_2_n_1),
        .I1(RAM_reg_7808_7871_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_7744_7807_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7680_7743_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_47 
       (.I0(RAM_reg_8128_8191_0_2_n_1),
        .I1(RAM_reg_8064_8127_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_8000_8063_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_7936_7999_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_48 
       (.I0(RAM_reg_6336_6399_0_2_n_1),
        .I1(RAM_reg_6272_6335_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6208_6271_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6144_6207_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_49 
       (.I0(RAM_reg_6592_6655_0_2_n_1),
        .I1(RAM_reg_6528_6591_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6464_6527_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6400_6463_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_50 
       (.I0(RAM_reg_6848_6911_0_2_n_1),
        .I1(RAM_reg_6784_6847_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6720_6783_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6656_6719_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_51 
       (.I0(RAM_reg_7104_7167_0_2_n_1),
        .I1(RAM_reg_7040_7103_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_6976_7039_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_6912_6975_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_52 
       (.I0(RAM_reg_5312_5375_0_2_n_1),
        .I1(RAM_reg_5248_5311_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5184_5247_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5120_5183_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_53 
       (.I0(RAM_reg_5568_5631_0_2_n_1),
        .I1(RAM_reg_5504_5567_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5440_5503_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5376_5439_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_54 
       (.I0(RAM_reg_5824_5887_0_2_n_1),
        .I1(RAM_reg_5760_5823_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5696_5759_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5632_5695_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_55 
       (.I0(RAM_reg_6080_6143_0_2_n_1),
        .I1(RAM_reg_6016_6079_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_5952_6015_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_5888_5951_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_56 
       (.I0(RAM_reg_4288_4351_0_2_n_1),
        .I1(RAM_reg_4224_4287_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4160_4223_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4096_4159_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_57 
       (.I0(RAM_reg_4544_4607_0_2_n_1),
        .I1(RAM_reg_4480_4543_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4416_4479_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4352_4415_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_58 
       (.I0(RAM_reg_4800_4863_0_2_n_1),
        .I1(RAM_reg_4736_4799_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4672_4735_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4608_4671_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[1]_i_59 
       (.I0(RAM_reg_5056_5119_0_2_n_1),
        .I1(RAM_reg_4992_5055_0_2_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__3 ),
        .I3(RAM_reg_4928_4991_0_2_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__3 ),
        .I5(RAM_reg_4864_4927_0_2_n_1),
        .O(\gpr1.dout_i[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_2 
       (.I0(\gpr1.dout_i_reg[20]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[20]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[20]_i_7_n_0 ),
        .O(\gpr1.dout_i[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_28 
       (.I0(RAM_reg_3264_3327_18_20_n_2),
        .I1(RAM_reg_3200_3263_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3136_3199_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3072_3135_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_29 
       (.I0(RAM_reg_3520_3583_18_20_n_2),
        .I1(RAM_reg_3456_3519_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3392_3455_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3328_3391_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_3 
       (.I0(\gpr1.dout_i_reg[20]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[20]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[20]_i_11_n_0 ),
        .O(\gpr1.dout_i[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_30 
       (.I0(RAM_reg_3776_3839_18_20_n_2),
        .I1(RAM_reg_3712_3775_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3648_3711_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3584_3647_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_31 
       (.I0(RAM_reg_4032_4095_18_20_n_2),
        .I1(RAM_reg_3968_4031_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3904_3967_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3840_3903_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_32 
       (.I0(RAM_reg_2240_2303_18_20_n_2),
        .I1(RAM_reg_2176_2239_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2112_2175_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2048_2111_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_33 
       (.I0(RAM_reg_2496_2559_18_20_n_2),
        .I1(RAM_reg_2432_2495_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2368_2431_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2304_2367_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_34 
       (.I0(RAM_reg_2752_2815_18_20_n_2),
        .I1(RAM_reg_2688_2751_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2624_2687_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2560_2623_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_35 
       (.I0(RAM_reg_3008_3071_18_20_n_2),
        .I1(RAM_reg_2944_3007_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2880_2943_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2816_2879_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_36 
       (.I0(RAM_reg_1216_1279_18_20_n_2),
        .I1(RAM_reg_1152_1215_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1088_1151_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1024_1087_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_37 
       (.I0(RAM_reg_1472_1535_18_20_n_2),
        .I1(RAM_reg_1408_1471_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1344_1407_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1280_1343_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_38 
       (.I0(RAM_reg_1728_1791_18_20_n_2),
        .I1(RAM_reg_1664_1727_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1600_1663_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1536_1599_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_39 
       (.I0(RAM_reg_1984_2047_18_20_n_2),
        .I1(RAM_reg_1920_1983_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1856_1919_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1792_1855_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_40 
       (.I0(RAM_reg_192_255_18_20_n_2),
        .I1(RAM_reg_128_191_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_64_127_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_0_63_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_41 
       (.I0(RAM_reg_448_511_18_20_n_2),
        .I1(RAM_reg_384_447_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_320_383_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_256_319_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_42 
       (.I0(RAM_reg_704_767_18_20_n_2),
        .I1(RAM_reg_640_703_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_576_639_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_512_575_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_43 
       (.I0(RAM_reg_960_1023_18_20_n_2),
        .I1(RAM_reg_896_959_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_832_895_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_768_831_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_44 
       (.I0(RAM_reg_7360_7423_18_20_n_2),
        .I1(RAM_reg_7296_7359_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7232_7295_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7168_7231_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_45 
       (.I0(RAM_reg_7616_7679_18_20_n_2),
        .I1(RAM_reg_7552_7615_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7488_7551_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7424_7487_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_46 
       (.I0(RAM_reg_7872_7935_18_20_n_2),
        .I1(RAM_reg_7808_7871_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7744_7807_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7680_7743_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_47 
       (.I0(RAM_reg_8128_8191_18_20_n_2),
        .I1(RAM_reg_8064_8127_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_8000_8063_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7936_7999_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_48 
       (.I0(RAM_reg_6336_6399_18_20_n_2),
        .I1(RAM_reg_6272_6335_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6208_6271_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6144_6207_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_49 
       (.I0(RAM_reg_6592_6655_18_20_n_2),
        .I1(RAM_reg_6528_6591_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6464_6527_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6400_6463_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_50 
       (.I0(RAM_reg_6848_6911_18_20_n_2),
        .I1(RAM_reg_6784_6847_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6720_6783_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6656_6719_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_51 
       (.I0(RAM_reg_7104_7167_18_20_n_2),
        .I1(RAM_reg_7040_7103_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6976_7039_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6912_6975_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_52 
       (.I0(RAM_reg_5312_5375_18_20_n_2),
        .I1(RAM_reg_5248_5311_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5184_5247_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5120_5183_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_53 
       (.I0(RAM_reg_5568_5631_18_20_n_2),
        .I1(RAM_reg_5504_5567_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5440_5503_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5376_5439_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_54 
       (.I0(RAM_reg_5824_5887_18_20_n_2),
        .I1(RAM_reg_5760_5823_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5696_5759_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5632_5695_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_55 
       (.I0(RAM_reg_6080_6143_18_20_n_2),
        .I1(RAM_reg_6016_6079_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5952_6015_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5888_5951_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_56 
       (.I0(RAM_reg_4288_4351_18_20_n_2),
        .I1(RAM_reg_4224_4287_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4160_4223_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4096_4159_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_57 
       (.I0(RAM_reg_4544_4607_18_20_n_2),
        .I1(RAM_reg_4480_4543_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4416_4479_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4352_4415_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_58 
       (.I0(RAM_reg_4800_4863_18_20_n_2),
        .I1(RAM_reg_4736_4799_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4672_4735_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4608_4671_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[20]_i_59 
       (.I0(RAM_reg_5056_5119_18_20_n_2),
        .I1(RAM_reg_4992_5055_18_20_n_2),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4928_4991_18_20_n_2),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4864_4927_18_20_n_2),
        .O(\gpr1.dout_i[20]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_2 
       (.I0(\gpr1.dout_i_reg[21]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[21]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[21]_i_7_n_0 ),
        .O(\gpr1.dout_i[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_28 
       (.I0(RAM_reg_3264_3327_21_21_n_0),
        .I1(RAM_reg_3200_3263_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3136_3199_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3072_3135_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_29 
       (.I0(RAM_reg_3520_3583_21_21_n_0),
        .I1(RAM_reg_3456_3519_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3392_3455_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3328_3391_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_3 
       (.I0(\gpr1.dout_i_reg[21]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[21]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[21]_i_11_n_0 ),
        .O(\gpr1.dout_i[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_30 
       (.I0(RAM_reg_3776_3839_21_21_n_0),
        .I1(RAM_reg_3712_3775_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3648_3711_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3584_3647_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_31 
       (.I0(RAM_reg_4032_4095_21_21_n_0),
        .I1(RAM_reg_3968_4031_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_3904_3967_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_3840_3903_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_32 
       (.I0(RAM_reg_2240_2303_21_21_n_0),
        .I1(RAM_reg_2176_2239_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2112_2175_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2048_2111_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_33 
       (.I0(RAM_reg_2496_2559_21_21_n_0),
        .I1(RAM_reg_2432_2495_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2368_2431_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2304_2367_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_34 
       (.I0(RAM_reg_2752_2815_21_21_n_0),
        .I1(RAM_reg_2688_2751_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2624_2687_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2560_2623_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_35 
       (.I0(RAM_reg_3008_3071_21_21_n_0),
        .I1(RAM_reg_2944_3007_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_2880_2943_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_2816_2879_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_36 
       (.I0(RAM_reg_1216_1279_21_21_n_0),
        .I1(RAM_reg_1152_1215_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1088_1151_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1024_1087_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_37 
       (.I0(RAM_reg_1472_1535_21_21_n_0),
        .I1(RAM_reg_1408_1471_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1344_1407_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1280_1343_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_38 
       (.I0(RAM_reg_1728_1791_21_21_n_0),
        .I1(RAM_reg_1664_1727_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1600_1663_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1536_1599_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_39 
       (.I0(RAM_reg_1984_2047_21_21_n_0),
        .I1(RAM_reg_1920_1983_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_1856_1919_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_1792_1855_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_40 
       (.I0(RAM_reg_192_255_21_21_n_0),
        .I1(RAM_reg_128_191_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_64_127_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_0_63_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_41 
       (.I0(RAM_reg_448_511_21_21_n_0),
        .I1(RAM_reg_384_447_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_320_383_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_256_319_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_42 
       (.I0(RAM_reg_704_767_21_21_n_0),
        .I1(RAM_reg_640_703_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_576_639_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_512_575_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_43 
       (.I0(RAM_reg_960_1023_21_21_n_0),
        .I1(RAM_reg_896_959_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_832_895_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_768_831_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_44 
       (.I0(RAM_reg_7360_7423_21_21_n_0),
        .I1(RAM_reg_7296_7359_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7232_7295_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7168_7231_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_45 
       (.I0(RAM_reg_7616_7679_21_21_n_0),
        .I1(RAM_reg_7552_7615_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7488_7551_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7424_7487_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_46 
       (.I0(RAM_reg_7872_7935_21_21_n_0),
        .I1(RAM_reg_7808_7871_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_7744_7807_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7680_7743_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_47 
       (.I0(RAM_reg_8128_8191_21_21_n_0),
        .I1(RAM_reg_8064_8127_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_8000_8063_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_7936_7999_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_48 
       (.I0(RAM_reg_6336_6399_21_21_n_0),
        .I1(RAM_reg_6272_6335_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6208_6271_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6144_6207_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_49 
       (.I0(RAM_reg_6592_6655_21_21_n_0),
        .I1(RAM_reg_6528_6591_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6464_6527_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6400_6463_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_50 
       (.I0(RAM_reg_6848_6911_21_21_n_0),
        .I1(RAM_reg_6784_6847_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6720_6783_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6656_6719_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_51 
       (.I0(RAM_reg_7104_7167_21_21_n_0),
        .I1(RAM_reg_7040_7103_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_6976_7039_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_6912_6975_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_52 
       (.I0(RAM_reg_5312_5375_21_21_n_0),
        .I1(RAM_reg_5248_5311_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5184_5247_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5120_5183_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_53 
       (.I0(RAM_reg_5568_5631_21_21_n_0),
        .I1(RAM_reg_5504_5567_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5440_5503_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5376_5439_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_54 
       (.I0(RAM_reg_5824_5887_21_21_n_0),
        .I1(RAM_reg_5760_5823_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5696_5759_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5632_5695_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_55 
       (.I0(RAM_reg_6080_6143_21_21_n_0),
        .I1(RAM_reg_6016_6079_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_5952_6015_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_5888_5951_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_56 
       (.I0(RAM_reg_4288_4351_21_21_n_0),
        .I1(RAM_reg_4224_4287_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4160_4223_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4096_4159_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_57 
       (.I0(RAM_reg_4544_4607_21_21_n_0),
        .I1(RAM_reg_4480_4543_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4416_4479_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4352_4415_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_58 
       (.I0(RAM_reg_4800_4863_21_21_n_0),
        .I1(RAM_reg_4736_4799_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4672_4735_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4608_4671_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[21]_i_59 
       (.I0(RAM_reg_5056_5119_21_21_n_0),
        .I1(RAM_reg_4992_5055_21_21_n_0),
        .I2(\gc1.count_d2_reg[12] [7]),
        .I3(RAM_reg_4928_4991_21_21_n_0),
        .I4(\gc1.count_d2_reg[12] [6]),
        .I5(RAM_reg_4864_4927_21_21_n_0),
        .O(\gpr1.dout_i[21]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_2 
       (.I0(\gpr1.dout_i_reg[2]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[2]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[2]_i_7_n_0 ),
        .O(\gpr1.dout_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_28 
       (.I0(RAM_reg_3264_3327_0_2_n_2),
        .I1(RAM_reg_3200_3263_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3136_3199_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3072_3135_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_29 
       (.I0(RAM_reg_3520_3583_0_2_n_2),
        .I1(RAM_reg_3456_3519_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3392_3455_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3328_3391_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_3 
       (.I0(\gpr1.dout_i_reg[2]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[2]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[2]_i_11_n_0 ),
        .O(\gpr1.dout_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_30 
       (.I0(RAM_reg_3776_3839_0_2_n_2),
        .I1(RAM_reg_3712_3775_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3648_3711_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3584_3647_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_31 
       (.I0(RAM_reg_4032_4095_0_2_n_2),
        .I1(RAM_reg_3968_4031_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3904_3967_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3840_3903_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_32 
       (.I0(RAM_reg_2240_2303_0_2_n_2),
        .I1(RAM_reg_2176_2239_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2112_2175_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2048_2111_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_33 
       (.I0(RAM_reg_2496_2559_0_2_n_2),
        .I1(RAM_reg_2432_2495_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2368_2431_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2304_2367_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_34 
       (.I0(RAM_reg_2752_2815_0_2_n_2),
        .I1(RAM_reg_2688_2751_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2624_2687_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2560_2623_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_35 
       (.I0(RAM_reg_3008_3071_0_2_n_2),
        .I1(RAM_reg_2944_3007_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2880_2943_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2816_2879_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_36 
       (.I0(RAM_reg_1216_1279_0_2_n_2),
        .I1(RAM_reg_1152_1215_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1088_1151_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1024_1087_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_37 
       (.I0(RAM_reg_1472_1535_0_2_n_2),
        .I1(RAM_reg_1408_1471_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1344_1407_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1280_1343_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_38 
       (.I0(RAM_reg_1728_1791_0_2_n_2),
        .I1(RAM_reg_1664_1727_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1600_1663_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1536_1599_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_39 
       (.I0(RAM_reg_1984_2047_0_2_n_2),
        .I1(RAM_reg_1920_1983_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1856_1919_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1792_1855_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_40 
       (.I0(RAM_reg_192_255_0_2_n_2),
        .I1(RAM_reg_128_191_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_64_127_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_0_63_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_41 
       (.I0(RAM_reg_448_511_0_2_n_2),
        .I1(RAM_reg_384_447_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_320_383_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_256_319_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_42 
       (.I0(RAM_reg_704_767_0_2_n_2),
        .I1(RAM_reg_640_703_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_576_639_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_512_575_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_43 
       (.I0(RAM_reg_960_1023_0_2_n_2),
        .I1(RAM_reg_896_959_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_832_895_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_768_831_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_44 
       (.I0(RAM_reg_7360_7423_0_2_n_2),
        .I1(RAM_reg_7296_7359_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7232_7295_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7168_7231_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_45 
       (.I0(RAM_reg_7616_7679_0_2_n_2),
        .I1(RAM_reg_7552_7615_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7488_7551_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7424_7487_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_46 
       (.I0(RAM_reg_7872_7935_0_2_n_2),
        .I1(RAM_reg_7808_7871_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7744_7807_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7680_7743_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_47 
       (.I0(RAM_reg_8128_8191_0_2_n_2),
        .I1(RAM_reg_8064_8127_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_8000_8063_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7936_7999_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_48 
       (.I0(RAM_reg_6336_6399_0_2_n_2),
        .I1(RAM_reg_6272_6335_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6208_6271_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6144_6207_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_49 
       (.I0(RAM_reg_6592_6655_0_2_n_2),
        .I1(RAM_reg_6528_6591_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6464_6527_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6400_6463_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_50 
       (.I0(RAM_reg_6848_6911_0_2_n_2),
        .I1(RAM_reg_6784_6847_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6720_6783_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6656_6719_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_51 
       (.I0(RAM_reg_7104_7167_0_2_n_2),
        .I1(RAM_reg_7040_7103_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6976_7039_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6912_6975_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_52 
       (.I0(RAM_reg_5312_5375_0_2_n_2),
        .I1(RAM_reg_5248_5311_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5184_5247_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5120_5183_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_53 
       (.I0(RAM_reg_5568_5631_0_2_n_2),
        .I1(RAM_reg_5504_5567_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5440_5503_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5376_5439_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_54 
       (.I0(RAM_reg_5824_5887_0_2_n_2),
        .I1(RAM_reg_5760_5823_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5696_5759_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5632_5695_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_55 
       (.I0(RAM_reg_6080_6143_0_2_n_2),
        .I1(RAM_reg_6016_6079_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5952_6015_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5888_5951_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_56 
       (.I0(RAM_reg_4288_4351_0_2_n_2),
        .I1(RAM_reg_4224_4287_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4160_4223_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4096_4159_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_57 
       (.I0(RAM_reg_4544_4607_0_2_n_2),
        .I1(RAM_reg_4480_4543_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4416_4479_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4352_4415_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_58 
       (.I0(RAM_reg_4800_4863_0_2_n_2),
        .I1(RAM_reg_4736_4799_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4672_4735_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4608_4671_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[2]_i_59 
       (.I0(RAM_reg_5056_5119_0_2_n_2),
        .I1(RAM_reg_4992_5055_0_2_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4928_4991_0_2_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4864_4927_0_2_n_2),
        .O(\gpr1.dout_i[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_2 
       (.I0(\gpr1.dout_i_reg[3]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[3]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[3]_i_7_n_0 ),
        .O(\gpr1.dout_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_28 
       (.I0(RAM_reg_3264_3327_3_5_n_0),
        .I1(RAM_reg_3200_3263_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3136_3199_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3072_3135_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_29 
       (.I0(RAM_reg_3520_3583_3_5_n_0),
        .I1(RAM_reg_3456_3519_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3392_3455_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3328_3391_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_3 
       (.I0(\gpr1.dout_i_reg[3]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[3]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[3]_i_11_n_0 ),
        .O(\gpr1.dout_i[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_30 
       (.I0(RAM_reg_3776_3839_3_5_n_0),
        .I1(RAM_reg_3712_3775_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3648_3711_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3584_3647_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_31 
       (.I0(RAM_reg_4032_4095_3_5_n_0),
        .I1(RAM_reg_3968_4031_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3904_3967_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3840_3903_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_32 
       (.I0(RAM_reg_2240_2303_3_5_n_0),
        .I1(RAM_reg_2176_2239_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2112_2175_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2048_2111_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_33 
       (.I0(RAM_reg_2496_2559_3_5_n_0),
        .I1(RAM_reg_2432_2495_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2368_2431_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2304_2367_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_34 
       (.I0(RAM_reg_2752_2815_3_5_n_0),
        .I1(RAM_reg_2688_2751_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2624_2687_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2560_2623_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_35 
       (.I0(RAM_reg_3008_3071_3_5_n_0),
        .I1(RAM_reg_2944_3007_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2880_2943_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2816_2879_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_36 
       (.I0(RAM_reg_1216_1279_3_5_n_0),
        .I1(RAM_reg_1152_1215_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1088_1151_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1024_1087_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_37 
       (.I0(RAM_reg_1472_1535_3_5_n_0),
        .I1(RAM_reg_1408_1471_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1344_1407_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1280_1343_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_38 
       (.I0(RAM_reg_1728_1791_3_5_n_0),
        .I1(RAM_reg_1664_1727_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1600_1663_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1536_1599_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_39 
       (.I0(RAM_reg_1984_2047_3_5_n_0),
        .I1(RAM_reg_1920_1983_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1856_1919_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1792_1855_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_40 
       (.I0(RAM_reg_192_255_3_5_n_0),
        .I1(RAM_reg_128_191_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_64_127_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_0_63_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_41 
       (.I0(RAM_reg_448_511_3_5_n_0),
        .I1(RAM_reg_384_447_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_320_383_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_256_319_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_42 
       (.I0(RAM_reg_704_767_3_5_n_0),
        .I1(RAM_reg_640_703_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_576_639_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_512_575_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_43 
       (.I0(RAM_reg_960_1023_3_5_n_0),
        .I1(RAM_reg_896_959_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_832_895_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_768_831_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_44 
       (.I0(RAM_reg_7360_7423_3_5_n_0),
        .I1(RAM_reg_7296_7359_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7232_7295_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7168_7231_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_45 
       (.I0(RAM_reg_7616_7679_3_5_n_0),
        .I1(RAM_reg_7552_7615_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7488_7551_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7424_7487_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_46 
       (.I0(RAM_reg_7872_7935_3_5_n_0),
        .I1(RAM_reg_7808_7871_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7744_7807_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7680_7743_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_47 
       (.I0(RAM_reg_8128_8191_3_5_n_0),
        .I1(RAM_reg_8064_8127_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_8000_8063_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7936_7999_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_48 
       (.I0(RAM_reg_6336_6399_3_5_n_0),
        .I1(RAM_reg_6272_6335_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6208_6271_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6144_6207_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_49 
       (.I0(RAM_reg_6592_6655_3_5_n_0),
        .I1(RAM_reg_6528_6591_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6464_6527_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6400_6463_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_50 
       (.I0(RAM_reg_6848_6911_3_5_n_0),
        .I1(RAM_reg_6784_6847_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6720_6783_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6656_6719_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_51 
       (.I0(RAM_reg_7104_7167_3_5_n_0),
        .I1(RAM_reg_7040_7103_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6976_7039_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6912_6975_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_52 
       (.I0(RAM_reg_5312_5375_3_5_n_0),
        .I1(RAM_reg_5248_5311_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5184_5247_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5120_5183_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_53 
       (.I0(RAM_reg_5568_5631_3_5_n_0),
        .I1(RAM_reg_5504_5567_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5440_5503_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5376_5439_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_54 
       (.I0(RAM_reg_5824_5887_3_5_n_0),
        .I1(RAM_reg_5760_5823_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5696_5759_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5632_5695_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_55 
       (.I0(RAM_reg_6080_6143_3_5_n_0),
        .I1(RAM_reg_6016_6079_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5952_6015_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5888_5951_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_56 
       (.I0(RAM_reg_4288_4351_3_5_n_0),
        .I1(RAM_reg_4224_4287_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4160_4223_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4096_4159_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_57 
       (.I0(RAM_reg_4544_4607_3_5_n_0),
        .I1(RAM_reg_4480_4543_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4416_4479_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4352_4415_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_58 
       (.I0(RAM_reg_4800_4863_3_5_n_0),
        .I1(RAM_reg_4736_4799_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4672_4735_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4608_4671_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[3]_i_59 
       (.I0(RAM_reg_5056_5119_3_5_n_0),
        .I1(RAM_reg_4992_5055_3_5_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4928_4991_3_5_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4864_4927_3_5_n_0),
        .O(\gpr1.dout_i[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_2 
       (.I0(\gpr1.dout_i_reg[4]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[4]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[4]_i_7_n_0 ),
        .O(\gpr1.dout_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_28 
       (.I0(RAM_reg_3264_3327_3_5_n_1),
        .I1(RAM_reg_3200_3263_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3136_3199_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3072_3135_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_29 
       (.I0(RAM_reg_3520_3583_3_5_n_1),
        .I1(RAM_reg_3456_3519_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3392_3455_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3328_3391_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_3 
       (.I0(\gpr1.dout_i_reg[4]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[4]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[4]_i_11_n_0 ),
        .O(\gpr1.dout_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_30 
       (.I0(RAM_reg_3776_3839_3_5_n_1),
        .I1(RAM_reg_3712_3775_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3648_3711_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3584_3647_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_31 
       (.I0(RAM_reg_4032_4095_3_5_n_1),
        .I1(RAM_reg_3968_4031_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3904_3967_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3840_3903_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_32 
       (.I0(RAM_reg_2240_2303_3_5_n_1),
        .I1(RAM_reg_2176_2239_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2112_2175_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2048_2111_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_33 
       (.I0(RAM_reg_2496_2559_3_5_n_1),
        .I1(RAM_reg_2432_2495_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2368_2431_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2304_2367_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_34 
       (.I0(RAM_reg_2752_2815_3_5_n_1),
        .I1(RAM_reg_2688_2751_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2624_2687_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2560_2623_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_35 
       (.I0(RAM_reg_3008_3071_3_5_n_1),
        .I1(RAM_reg_2944_3007_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2880_2943_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2816_2879_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_36 
       (.I0(RAM_reg_1216_1279_3_5_n_1),
        .I1(RAM_reg_1152_1215_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1088_1151_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1024_1087_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_37 
       (.I0(RAM_reg_1472_1535_3_5_n_1),
        .I1(RAM_reg_1408_1471_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1344_1407_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1280_1343_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_38 
       (.I0(RAM_reg_1728_1791_3_5_n_1),
        .I1(RAM_reg_1664_1727_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1600_1663_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1536_1599_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_39 
       (.I0(RAM_reg_1984_2047_3_5_n_1),
        .I1(RAM_reg_1920_1983_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1856_1919_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1792_1855_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_40 
       (.I0(RAM_reg_192_255_3_5_n_1),
        .I1(RAM_reg_128_191_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_64_127_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_0_63_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_41 
       (.I0(RAM_reg_448_511_3_5_n_1),
        .I1(RAM_reg_384_447_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_320_383_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_256_319_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_42 
       (.I0(RAM_reg_704_767_3_5_n_1),
        .I1(RAM_reg_640_703_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_576_639_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_512_575_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_43 
       (.I0(RAM_reg_960_1023_3_5_n_1),
        .I1(RAM_reg_896_959_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_832_895_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_768_831_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_44 
       (.I0(RAM_reg_7360_7423_3_5_n_1),
        .I1(RAM_reg_7296_7359_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7232_7295_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7168_7231_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_45 
       (.I0(RAM_reg_7616_7679_3_5_n_1),
        .I1(RAM_reg_7552_7615_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7488_7551_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7424_7487_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_46 
       (.I0(RAM_reg_7872_7935_3_5_n_1),
        .I1(RAM_reg_7808_7871_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7744_7807_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7680_7743_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_47 
       (.I0(RAM_reg_8128_8191_3_5_n_1),
        .I1(RAM_reg_8064_8127_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_8000_8063_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7936_7999_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_48 
       (.I0(RAM_reg_6336_6399_3_5_n_1),
        .I1(RAM_reg_6272_6335_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6208_6271_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6144_6207_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_49 
       (.I0(RAM_reg_6592_6655_3_5_n_1),
        .I1(RAM_reg_6528_6591_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6464_6527_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6400_6463_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_50 
       (.I0(RAM_reg_6848_6911_3_5_n_1),
        .I1(RAM_reg_6784_6847_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6720_6783_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6656_6719_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_51 
       (.I0(RAM_reg_7104_7167_3_5_n_1),
        .I1(RAM_reg_7040_7103_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6976_7039_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6912_6975_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_52 
       (.I0(RAM_reg_5312_5375_3_5_n_1),
        .I1(RAM_reg_5248_5311_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5184_5247_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5120_5183_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_53 
       (.I0(RAM_reg_5568_5631_3_5_n_1),
        .I1(RAM_reg_5504_5567_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5440_5503_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5376_5439_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_54 
       (.I0(RAM_reg_5824_5887_3_5_n_1),
        .I1(RAM_reg_5760_5823_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5696_5759_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5632_5695_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_55 
       (.I0(RAM_reg_6080_6143_3_5_n_1),
        .I1(RAM_reg_6016_6079_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5952_6015_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5888_5951_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_56 
       (.I0(RAM_reg_4288_4351_3_5_n_1),
        .I1(RAM_reg_4224_4287_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4160_4223_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4096_4159_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_57 
       (.I0(RAM_reg_4544_4607_3_5_n_1),
        .I1(RAM_reg_4480_4543_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4416_4479_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4352_4415_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_58 
       (.I0(RAM_reg_4800_4863_3_5_n_1),
        .I1(RAM_reg_4736_4799_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4672_4735_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4608_4671_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[4]_i_59 
       (.I0(RAM_reg_5056_5119_3_5_n_1),
        .I1(RAM_reg_4992_5055_3_5_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4928_4991_3_5_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4864_4927_3_5_n_1),
        .O(\gpr1.dout_i[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_2 
       (.I0(\gpr1.dout_i_reg[5]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[5]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[5]_i_7_n_0 ),
        .O(\gpr1.dout_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_28 
       (.I0(RAM_reg_3264_3327_3_5_n_2),
        .I1(RAM_reg_3200_3263_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3136_3199_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3072_3135_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_29 
       (.I0(RAM_reg_3520_3583_3_5_n_2),
        .I1(RAM_reg_3456_3519_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3392_3455_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3328_3391_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_3 
       (.I0(\gpr1.dout_i_reg[5]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[5]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[5]_i_11_n_0 ),
        .O(\gpr1.dout_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_30 
       (.I0(RAM_reg_3776_3839_3_5_n_2),
        .I1(RAM_reg_3712_3775_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3648_3711_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3584_3647_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_31 
       (.I0(RAM_reg_4032_4095_3_5_n_2),
        .I1(RAM_reg_3968_4031_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_3904_3967_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_3840_3903_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_32 
       (.I0(RAM_reg_2240_2303_3_5_n_2),
        .I1(RAM_reg_2176_2239_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2112_2175_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2048_2111_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_33 
       (.I0(RAM_reg_2496_2559_3_5_n_2),
        .I1(RAM_reg_2432_2495_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2368_2431_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2304_2367_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_34 
       (.I0(RAM_reg_2752_2815_3_5_n_2),
        .I1(RAM_reg_2688_2751_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2624_2687_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2560_2623_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_35 
       (.I0(RAM_reg_3008_3071_3_5_n_2),
        .I1(RAM_reg_2944_3007_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_2880_2943_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_2816_2879_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_36 
       (.I0(RAM_reg_1216_1279_3_5_n_2),
        .I1(RAM_reg_1152_1215_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1088_1151_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1024_1087_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_37 
       (.I0(RAM_reg_1472_1535_3_5_n_2),
        .I1(RAM_reg_1408_1471_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1344_1407_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1280_1343_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_38 
       (.I0(RAM_reg_1728_1791_3_5_n_2),
        .I1(RAM_reg_1664_1727_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1600_1663_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1536_1599_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_39 
       (.I0(RAM_reg_1984_2047_3_5_n_2),
        .I1(RAM_reg_1920_1983_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_1856_1919_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_1792_1855_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_40 
       (.I0(RAM_reg_192_255_3_5_n_2),
        .I1(RAM_reg_128_191_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_64_127_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_0_63_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_41 
       (.I0(RAM_reg_448_511_3_5_n_2),
        .I1(RAM_reg_384_447_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_320_383_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_256_319_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_42 
       (.I0(RAM_reg_704_767_3_5_n_2),
        .I1(RAM_reg_640_703_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_576_639_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_512_575_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_43 
       (.I0(RAM_reg_960_1023_3_5_n_2),
        .I1(RAM_reg_896_959_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_832_895_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_768_831_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_44 
       (.I0(RAM_reg_7360_7423_3_5_n_2),
        .I1(RAM_reg_7296_7359_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7232_7295_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7168_7231_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_45 
       (.I0(RAM_reg_7616_7679_3_5_n_2),
        .I1(RAM_reg_7552_7615_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7488_7551_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7424_7487_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_46 
       (.I0(RAM_reg_7872_7935_3_5_n_2),
        .I1(RAM_reg_7808_7871_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_7744_7807_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7680_7743_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_47 
       (.I0(RAM_reg_8128_8191_3_5_n_2),
        .I1(RAM_reg_8064_8127_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_8000_8063_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_7936_7999_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_48 
       (.I0(RAM_reg_6336_6399_3_5_n_2),
        .I1(RAM_reg_6272_6335_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6208_6271_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6144_6207_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_49 
       (.I0(RAM_reg_6592_6655_3_5_n_2),
        .I1(RAM_reg_6528_6591_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6464_6527_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6400_6463_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_50 
       (.I0(RAM_reg_6848_6911_3_5_n_2),
        .I1(RAM_reg_6784_6847_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6720_6783_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6656_6719_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_51 
       (.I0(RAM_reg_7104_7167_3_5_n_2),
        .I1(RAM_reg_7040_7103_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_6976_7039_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_6912_6975_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_52 
       (.I0(RAM_reg_5312_5375_3_5_n_2),
        .I1(RAM_reg_5248_5311_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5184_5247_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5120_5183_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_53 
       (.I0(RAM_reg_5568_5631_3_5_n_2),
        .I1(RAM_reg_5504_5567_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5440_5503_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5376_5439_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_54 
       (.I0(RAM_reg_5824_5887_3_5_n_2),
        .I1(RAM_reg_5760_5823_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5696_5759_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5632_5695_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_55 
       (.I0(RAM_reg_6080_6143_3_5_n_2),
        .I1(RAM_reg_6016_6079_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_5952_6015_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_5888_5951_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_56 
       (.I0(RAM_reg_4288_4351_3_5_n_2),
        .I1(RAM_reg_4224_4287_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4160_4223_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4096_4159_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_57 
       (.I0(RAM_reg_4544_4607_3_5_n_2),
        .I1(RAM_reg_4480_4543_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4416_4479_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4352_4415_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_58 
       (.I0(RAM_reg_4800_4863_3_5_n_2),
        .I1(RAM_reg_4736_4799_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4672_4735_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4608_4671_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[5]_i_59 
       (.I0(RAM_reg_5056_5119_3_5_n_2),
        .I1(RAM_reg_4992_5055_3_5_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__2 ),
        .I3(RAM_reg_4928_4991_3_5_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__2 ),
        .I5(RAM_reg_4864_4927_3_5_n_2),
        .O(\gpr1.dout_i[5]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_2 
       (.I0(\gpr1.dout_i_reg[6]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[6]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[6]_i_7_n_0 ),
        .O(\gpr1.dout_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_28 
       (.I0(RAM_reg_3264_3327_6_8_n_0),
        .I1(RAM_reg_3200_3263_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3136_3199_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3072_3135_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_29 
       (.I0(RAM_reg_3520_3583_6_8_n_0),
        .I1(RAM_reg_3456_3519_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3392_3455_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3328_3391_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_3 
       (.I0(\gpr1.dout_i_reg[6]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[6]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[6]_i_11_n_0 ),
        .O(\gpr1.dout_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_30 
       (.I0(RAM_reg_3776_3839_6_8_n_0),
        .I1(RAM_reg_3712_3775_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3648_3711_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3584_3647_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_31 
       (.I0(RAM_reg_4032_4095_6_8_n_0),
        .I1(RAM_reg_3968_4031_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3904_3967_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3840_3903_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_32 
       (.I0(RAM_reg_2240_2303_6_8_n_0),
        .I1(RAM_reg_2176_2239_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2112_2175_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2048_2111_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_33 
       (.I0(RAM_reg_2496_2559_6_8_n_0),
        .I1(RAM_reg_2432_2495_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2368_2431_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2304_2367_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_34 
       (.I0(RAM_reg_2752_2815_6_8_n_0),
        .I1(RAM_reg_2688_2751_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2624_2687_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2560_2623_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_35 
       (.I0(RAM_reg_3008_3071_6_8_n_0),
        .I1(RAM_reg_2944_3007_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2880_2943_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2816_2879_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_36 
       (.I0(RAM_reg_1216_1279_6_8_n_0),
        .I1(RAM_reg_1152_1215_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1088_1151_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1024_1087_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_37 
       (.I0(RAM_reg_1472_1535_6_8_n_0),
        .I1(RAM_reg_1408_1471_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1344_1407_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1280_1343_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_38 
       (.I0(RAM_reg_1728_1791_6_8_n_0),
        .I1(RAM_reg_1664_1727_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1600_1663_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1536_1599_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_39 
       (.I0(RAM_reg_1984_2047_6_8_n_0),
        .I1(RAM_reg_1920_1983_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1856_1919_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1792_1855_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_40 
       (.I0(RAM_reg_192_255_6_8_n_0),
        .I1(RAM_reg_128_191_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_64_127_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_0_63_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_41 
       (.I0(RAM_reg_448_511_6_8_n_0),
        .I1(RAM_reg_384_447_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_320_383_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_256_319_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_42 
       (.I0(RAM_reg_704_767_6_8_n_0),
        .I1(RAM_reg_640_703_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_576_639_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_512_575_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_43 
       (.I0(RAM_reg_960_1023_6_8_n_0),
        .I1(RAM_reg_896_959_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_832_895_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_768_831_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_44 
       (.I0(RAM_reg_7360_7423_6_8_n_0),
        .I1(RAM_reg_7296_7359_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7232_7295_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7168_7231_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_45 
       (.I0(RAM_reg_7616_7679_6_8_n_0),
        .I1(RAM_reg_7552_7615_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7488_7551_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7424_7487_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_46 
       (.I0(RAM_reg_7872_7935_6_8_n_0),
        .I1(RAM_reg_7808_7871_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7744_7807_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7680_7743_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_47 
       (.I0(RAM_reg_8128_8191_6_8_n_0),
        .I1(RAM_reg_8064_8127_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_8000_8063_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7936_7999_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_48 
       (.I0(RAM_reg_6336_6399_6_8_n_0),
        .I1(RAM_reg_6272_6335_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6208_6271_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6144_6207_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_49 
       (.I0(RAM_reg_6592_6655_6_8_n_0),
        .I1(RAM_reg_6528_6591_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6464_6527_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6400_6463_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_50 
       (.I0(RAM_reg_6848_6911_6_8_n_0),
        .I1(RAM_reg_6784_6847_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6720_6783_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6656_6719_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_51 
       (.I0(RAM_reg_7104_7167_6_8_n_0),
        .I1(RAM_reg_7040_7103_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6976_7039_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6912_6975_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_52 
       (.I0(RAM_reg_5312_5375_6_8_n_0),
        .I1(RAM_reg_5248_5311_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5184_5247_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5120_5183_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_53 
       (.I0(RAM_reg_5568_5631_6_8_n_0),
        .I1(RAM_reg_5504_5567_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5440_5503_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5376_5439_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_54 
       (.I0(RAM_reg_5824_5887_6_8_n_0),
        .I1(RAM_reg_5760_5823_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5696_5759_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5632_5695_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_55 
       (.I0(RAM_reg_6080_6143_6_8_n_0),
        .I1(RAM_reg_6016_6079_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5952_6015_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5888_5951_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_56 
       (.I0(RAM_reg_4288_4351_6_8_n_0),
        .I1(RAM_reg_4224_4287_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4160_4223_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4096_4159_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_57 
       (.I0(RAM_reg_4544_4607_6_8_n_0),
        .I1(RAM_reg_4480_4543_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4416_4479_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4352_4415_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_58 
       (.I0(RAM_reg_4800_4863_6_8_n_0),
        .I1(RAM_reg_4736_4799_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4672_4735_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4608_4671_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[6]_i_59 
       (.I0(RAM_reg_5056_5119_6_8_n_0),
        .I1(RAM_reg_4992_5055_6_8_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4928_4991_6_8_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4864_4927_6_8_n_0),
        .O(\gpr1.dout_i[6]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_2 
       (.I0(\gpr1.dout_i_reg[7]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[7]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[7]_i_7_n_0 ),
        .O(\gpr1.dout_i[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_28 
       (.I0(RAM_reg_3264_3327_6_8_n_1),
        .I1(RAM_reg_3200_3263_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3136_3199_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3072_3135_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_29 
       (.I0(RAM_reg_3520_3583_6_8_n_1),
        .I1(RAM_reg_3456_3519_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3392_3455_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3328_3391_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_3 
       (.I0(\gpr1.dout_i_reg[7]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[7]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[7]_i_11_n_0 ),
        .O(\gpr1.dout_i[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_30 
       (.I0(RAM_reg_3776_3839_6_8_n_1),
        .I1(RAM_reg_3712_3775_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3648_3711_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3584_3647_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_31 
       (.I0(RAM_reg_4032_4095_6_8_n_1),
        .I1(RAM_reg_3968_4031_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3904_3967_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3840_3903_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_32 
       (.I0(RAM_reg_2240_2303_6_8_n_1),
        .I1(RAM_reg_2176_2239_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2112_2175_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2048_2111_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_33 
       (.I0(RAM_reg_2496_2559_6_8_n_1),
        .I1(RAM_reg_2432_2495_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2368_2431_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2304_2367_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_34 
       (.I0(RAM_reg_2752_2815_6_8_n_1),
        .I1(RAM_reg_2688_2751_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2624_2687_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2560_2623_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_35 
       (.I0(RAM_reg_3008_3071_6_8_n_1),
        .I1(RAM_reg_2944_3007_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2880_2943_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2816_2879_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_36 
       (.I0(RAM_reg_1216_1279_6_8_n_1),
        .I1(RAM_reg_1152_1215_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1088_1151_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1024_1087_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_37 
       (.I0(RAM_reg_1472_1535_6_8_n_1),
        .I1(RAM_reg_1408_1471_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1344_1407_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1280_1343_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_38 
       (.I0(RAM_reg_1728_1791_6_8_n_1),
        .I1(RAM_reg_1664_1727_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1600_1663_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1536_1599_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_39 
       (.I0(RAM_reg_1984_2047_6_8_n_1),
        .I1(RAM_reg_1920_1983_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1856_1919_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1792_1855_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_40 
       (.I0(RAM_reg_192_255_6_8_n_1),
        .I1(RAM_reg_128_191_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_64_127_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_0_63_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_41 
       (.I0(RAM_reg_448_511_6_8_n_1),
        .I1(RAM_reg_384_447_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_320_383_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_256_319_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_42 
       (.I0(RAM_reg_704_767_6_8_n_1),
        .I1(RAM_reg_640_703_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_576_639_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_512_575_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_43 
       (.I0(RAM_reg_960_1023_6_8_n_1),
        .I1(RAM_reg_896_959_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_832_895_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_768_831_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_44 
       (.I0(RAM_reg_7360_7423_6_8_n_1),
        .I1(RAM_reg_7296_7359_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7232_7295_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7168_7231_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_45 
       (.I0(RAM_reg_7616_7679_6_8_n_1),
        .I1(RAM_reg_7552_7615_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7488_7551_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7424_7487_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_46 
       (.I0(RAM_reg_7872_7935_6_8_n_1),
        .I1(RAM_reg_7808_7871_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7744_7807_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7680_7743_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_47 
       (.I0(RAM_reg_8128_8191_6_8_n_1),
        .I1(RAM_reg_8064_8127_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_8000_8063_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7936_7999_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_48 
       (.I0(RAM_reg_6336_6399_6_8_n_1),
        .I1(RAM_reg_6272_6335_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6208_6271_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6144_6207_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_49 
       (.I0(RAM_reg_6592_6655_6_8_n_1),
        .I1(RAM_reg_6528_6591_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6464_6527_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6400_6463_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_50 
       (.I0(RAM_reg_6848_6911_6_8_n_1),
        .I1(RAM_reg_6784_6847_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6720_6783_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6656_6719_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_51 
       (.I0(RAM_reg_7104_7167_6_8_n_1),
        .I1(RAM_reg_7040_7103_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6976_7039_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6912_6975_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_52 
       (.I0(RAM_reg_5312_5375_6_8_n_1),
        .I1(RAM_reg_5248_5311_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5184_5247_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5120_5183_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_53 
       (.I0(RAM_reg_5568_5631_6_8_n_1),
        .I1(RAM_reg_5504_5567_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5440_5503_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5376_5439_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_54 
       (.I0(RAM_reg_5824_5887_6_8_n_1),
        .I1(RAM_reg_5760_5823_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5696_5759_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5632_5695_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_55 
       (.I0(RAM_reg_6080_6143_6_8_n_1),
        .I1(RAM_reg_6016_6079_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5952_6015_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5888_5951_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_56 
       (.I0(RAM_reg_4288_4351_6_8_n_1),
        .I1(RAM_reg_4224_4287_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4160_4223_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4096_4159_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_57 
       (.I0(RAM_reg_4544_4607_6_8_n_1),
        .I1(RAM_reg_4480_4543_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4416_4479_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4352_4415_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_58 
       (.I0(RAM_reg_4800_4863_6_8_n_1),
        .I1(RAM_reg_4736_4799_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4672_4735_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4608_4671_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[7]_i_59 
       (.I0(RAM_reg_5056_5119_6_8_n_1),
        .I1(RAM_reg_4992_5055_6_8_n_1),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4928_4991_6_8_n_1),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4864_4927_6_8_n_1),
        .O(\gpr1.dout_i[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_2 
       (.I0(\gpr1.dout_i_reg[8]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[8]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[8]_i_7_n_0 ),
        .O(\gpr1.dout_i[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_28 
       (.I0(RAM_reg_3264_3327_6_8_n_2),
        .I1(RAM_reg_3200_3263_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3136_3199_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3072_3135_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_29 
       (.I0(RAM_reg_3520_3583_6_8_n_2),
        .I1(RAM_reg_3456_3519_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3392_3455_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3328_3391_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_3 
       (.I0(\gpr1.dout_i_reg[8]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[8]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[8]_i_11_n_0 ),
        .O(\gpr1.dout_i[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_30 
       (.I0(RAM_reg_3776_3839_6_8_n_2),
        .I1(RAM_reg_3712_3775_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3648_3711_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3584_3647_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_31 
       (.I0(RAM_reg_4032_4095_6_8_n_2),
        .I1(RAM_reg_3968_4031_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3904_3967_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3840_3903_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_32 
       (.I0(RAM_reg_2240_2303_6_8_n_2),
        .I1(RAM_reg_2176_2239_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2112_2175_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2048_2111_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_33 
       (.I0(RAM_reg_2496_2559_6_8_n_2),
        .I1(RAM_reg_2432_2495_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2368_2431_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2304_2367_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_34 
       (.I0(RAM_reg_2752_2815_6_8_n_2),
        .I1(RAM_reg_2688_2751_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2624_2687_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2560_2623_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_35 
       (.I0(RAM_reg_3008_3071_6_8_n_2),
        .I1(RAM_reg_2944_3007_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2880_2943_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2816_2879_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_36 
       (.I0(RAM_reg_1216_1279_6_8_n_2),
        .I1(RAM_reg_1152_1215_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1088_1151_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1024_1087_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_37 
       (.I0(RAM_reg_1472_1535_6_8_n_2),
        .I1(RAM_reg_1408_1471_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1344_1407_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1280_1343_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_38 
       (.I0(RAM_reg_1728_1791_6_8_n_2),
        .I1(RAM_reg_1664_1727_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1600_1663_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1536_1599_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_39 
       (.I0(RAM_reg_1984_2047_6_8_n_2),
        .I1(RAM_reg_1920_1983_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1856_1919_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1792_1855_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_40 
       (.I0(RAM_reg_192_255_6_8_n_2),
        .I1(RAM_reg_128_191_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_64_127_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_0_63_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_41 
       (.I0(RAM_reg_448_511_6_8_n_2),
        .I1(RAM_reg_384_447_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_320_383_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_256_319_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_42 
       (.I0(RAM_reg_704_767_6_8_n_2),
        .I1(RAM_reg_640_703_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_576_639_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_512_575_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_43 
       (.I0(RAM_reg_960_1023_6_8_n_2),
        .I1(RAM_reg_896_959_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_832_895_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_768_831_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_44 
       (.I0(RAM_reg_7360_7423_6_8_n_2),
        .I1(RAM_reg_7296_7359_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7232_7295_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7168_7231_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_45 
       (.I0(RAM_reg_7616_7679_6_8_n_2),
        .I1(RAM_reg_7552_7615_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7488_7551_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7424_7487_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_46 
       (.I0(RAM_reg_7872_7935_6_8_n_2),
        .I1(RAM_reg_7808_7871_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7744_7807_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7680_7743_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_47 
       (.I0(RAM_reg_8128_8191_6_8_n_2),
        .I1(RAM_reg_8064_8127_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_8000_8063_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7936_7999_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_48 
       (.I0(RAM_reg_6336_6399_6_8_n_2),
        .I1(RAM_reg_6272_6335_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6208_6271_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6144_6207_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_49 
       (.I0(RAM_reg_6592_6655_6_8_n_2),
        .I1(RAM_reg_6528_6591_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6464_6527_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6400_6463_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_50 
       (.I0(RAM_reg_6848_6911_6_8_n_2),
        .I1(RAM_reg_6784_6847_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6720_6783_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6656_6719_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_51 
       (.I0(RAM_reg_7104_7167_6_8_n_2),
        .I1(RAM_reg_7040_7103_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6976_7039_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6912_6975_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_52 
       (.I0(RAM_reg_5312_5375_6_8_n_2),
        .I1(RAM_reg_5248_5311_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5184_5247_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5120_5183_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_53 
       (.I0(RAM_reg_5568_5631_6_8_n_2),
        .I1(RAM_reg_5504_5567_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5440_5503_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5376_5439_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_54 
       (.I0(RAM_reg_5824_5887_6_8_n_2),
        .I1(RAM_reg_5760_5823_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5696_5759_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5632_5695_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_55 
       (.I0(RAM_reg_6080_6143_6_8_n_2),
        .I1(RAM_reg_6016_6079_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5952_6015_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5888_5951_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_56 
       (.I0(RAM_reg_4288_4351_6_8_n_2),
        .I1(RAM_reg_4224_4287_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4160_4223_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4096_4159_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_57 
       (.I0(RAM_reg_4544_4607_6_8_n_2),
        .I1(RAM_reg_4480_4543_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4416_4479_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4352_4415_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_58 
       (.I0(RAM_reg_4800_4863_6_8_n_2),
        .I1(RAM_reg_4736_4799_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4672_4735_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4608_4671_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[8]_i_59 
       (.I0(RAM_reg_5056_5119_6_8_n_2),
        .I1(RAM_reg_4992_5055_6_8_n_2),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4928_4991_6_8_n_2),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4864_4927_6_8_n_2),
        .O(\gpr1.dout_i[8]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_2 
       (.I0(\gpr1.dout_i_reg[9]_i_4_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_5_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[9]_i_6_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[9]_i_7_n_0 ),
        .O(\gpr1.dout_i[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_28 
       (.I0(RAM_reg_3264_3327_9_11_n_0),
        .I1(RAM_reg_3200_3263_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3136_3199_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3072_3135_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_29 
       (.I0(RAM_reg_3520_3583_9_11_n_0),
        .I1(RAM_reg_3456_3519_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3392_3455_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3328_3391_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_3 
       (.I0(\gpr1.dout_i_reg[9]_i_8_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_9_n_0 ),
        .I2(\gc1.count_d2_reg[12] [11]),
        .I3(\gpr1.dout_i_reg[9]_i_10_n_0 ),
        .I4(\gc1.count_d2_reg[12] [10]),
        .I5(\gpr1.dout_i_reg[9]_i_11_n_0 ),
        .O(\gpr1.dout_i[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_30 
       (.I0(RAM_reg_3776_3839_9_11_n_0),
        .I1(RAM_reg_3712_3775_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3648_3711_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3584_3647_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_31 
       (.I0(RAM_reg_4032_4095_9_11_n_0),
        .I1(RAM_reg_3968_4031_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_3904_3967_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_3840_3903_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_32 
       (.I0(RAM_reg_2240_2303_9_11_n_0),
        .I1(RAM_reg_2176_2239_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2112_2175_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2048_2111_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_33 
       (.I0(RAM_reg_2496_2559_9_11_n_0),
        .I1(RAM_reg_2432_2495_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2368_2431_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2304_2367_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_34 
       (.I0(RAM_reg_2752_2815_9_11_n_0),
        .I1(RAM_reg_2688_2751_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2624_2687_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2560_2623_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_35 
       (.I0(RAM_reg_3008_3071_9_11_n_0),
        .I1(RAM_reg_2944_3007_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_2880_2943_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_2816_2879_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_36 
       (.I0(RAM_reg_1216_1279_9_11_n_0),
        .I1(RAM_reg_1152_1215_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1088_1151_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1024_1087_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_37 
       (.I0(RAM_reg_1472_1535_9_11_n_0),
        .I1(RAM_reg_1408_1471_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1344_1407_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1280_1343_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_38 
       (.I0(RAM_reg_1728_1791_9_11_n_0),
        .I1(RAM_reg_1664_1727_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1600_1663_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1536_1599_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_39 
       (.I0(RAM_reg_1984_2047_9_11_n_0),
        .I1(RAM_reg_1920_1983_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_1856_1919_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_1792_1855_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_40 
       (.I0(RAM_reg_192_255_9_11_n_0),
        .I1(RAM_reg_128_191_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_64_127_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_0_63_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_41 
       (.I0(RAM_reg_448_511_9_11_n_0),
        .I1(RAM_reg_384_447_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_320_383_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_256_319_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_42 
       (.I0(RAM_reg_704_767_9_11_n_0),
        .I1(RAM_reg_640_703_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_576_639_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_512_575_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_43 
       (.I0(RAM_reg_960_1023_9_11_n_0),
        .I1(RAM_reg_896_959_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_832_895_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_768_831_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_44 
       (.I0(RAM_reg_7360_7423_9_11_n_0),
        .I1(RAM_reg_7296_7359_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7232_7295_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7168_7231_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_45 
       (.I0(RAM_reg_7616_7679_9_11_n_0),
        .I1(RAM_reg_7552_7615_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7488_7551_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7424_7487_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_46 
       (.I0(RAM_reg_7872_7935_9_11_n_0),
        .I1(RAM_reg_7808_7871_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_7744_7807_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7680_7743_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_47 
       (.I0(RAM_reg_8128_8191_9_11_n_0),
        .I1(RAM_reg_8064_8127_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_8000_8063_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_7936_7999_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_48 
       (.I0(RAM_reg_6336_6399_9_11_n_0),
        .I1(RAM_reg_6272_6335_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6208_6271_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6144_6207_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_49 
       (.I0(RAM_reg_6592_6655_9_11_n_0),
        .I1(RAM_reg_6528_6591_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6464_6527_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6400_6463_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_50 
       (.I0(RAM_reg_6848_6911_9_11_n_0),
        .I1(RAM_reg_6784_6847_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6720_6783_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6656_6719_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_51 
       (.I0(RAM_reg_7104_7167_9_11_n_0),
        .I1(RAM_reg_7040_7103_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_6976_7039_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_6912_6975_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_52 
       (.I0(RAM_reg_5312_5375_9_11_n_0),
        .I1(RAM_reg_5248_5311_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5184_5247_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5120_5183_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_53 
       (.I0(RAM_reg_5568_5631_9_11_n_0),
        .I1(RAM_reg_5504_5567_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5440_5503_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5376_5439_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_54 
       (.I0(RAM_reg_5824_5887_9_11_n_0),
        .I1(RAM_reg_5760_5823_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5696_5759_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5632_5695_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_55 
       (.I0(RAM_reg_6080_6143_9_11_n_0),
        .I1(RAM_reg_6016_6079_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_5952_6015_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_5888_5951_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_56 
       (.I0(RAM_reg_4288_4351_9_11_n_0),
        .I1(RAM_reg_4224_4287_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4160_4223_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4096_4159_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_57 
       (.I0(RAM_reg_4544_4607_9_11_n_0),
        .I1(RAM_reg_4480_4543_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4416_4479_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4352_4415_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_58 
       (.I0(RAM_reg_4800_4863_9_11_n_0),
        .I1(RAM_reg_4736_4799_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4672_4735_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4608_4671_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gpr1.dout_i[9]_i_59 
       (.I0(RAM_reg_5056_5119_9_11_n_0),
        .I1(RAM_reg_4992_5055_9_11_n_0),
        .I2(\gc1.count_d2_reg[7]_rep__1 ),
        .I3(RAM_reg_4928_4991_9_11_n_0),
        .I4(\gc1.count_d2_reg[6]_rep__1 ),
        .I5(RAM_reg_4864_4927_9_11_n_0),
        .O(\gpr1.dout_i[9]_i_59_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(\goreg_dm.dout_i_reg[21] [0]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[0]_i_1 
       (.I0(\gpr1.dout_i[0]_i_2_n_0 ),
        .I1(\gpr1.dout_i[0]_i_3_n_0 ),
        .O(p_0_out[0]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[0]_i_10 
       (.I0(\gpr1.dout_i_reg[0]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[0]_i_11 
       (.I0(\gpr1.dout_i_reg[0]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[0]_i_12 
       (.I0(\gpr1.dout_i[0]_i_28_n_0 ),
        .I1(\gpr1.dout_i[0]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_13 
       (.I0(\gpr1.dout_i[0]_i_30_n_0 ),
        .I1(\gpr1.dout_i[0]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_14 
       (.I0(\gpr1.dout_i[0]_i_32_n_0 ),
        .I1(\gpr1.dout_i[0]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_15 
       (.I0(\gpr1.dout_i[0]_i_34_n_0 ),
        .I1(\gpr1.dout_i[0]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_16 
       (.I0(\gpr1.dout_i[0]_i_36_n_0 ),
        .I1(\gpr1.dout_i[0]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_17 
       (.I0(\gpr1.dout_i[0]_i_38_n_0 ),
        .I1(\gpr1.dout_i[0]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_18 
       (.I0(\gpr1.dout_i[0]_i_40_n_0 ),
        .I1(\gpr1.dout_i[0]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_19 
       (.I0(\gpr1.dout_i[0]_i_42_n_0 ),
        .I1(\gpr1.dout_i[0]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_20 
       (.I0(\gpr1.dout_i[0]_i_44_n_0 ),
        .I1(\gpr1.dout_i[0]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_21 
       (.I0(\gpr1.dout_i[0]_i_46_n_0 ),
        .I1(\gpr1.dout_i[0]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_22 
       (.I0(\gpr1.dout_i[0]_i_48_n_0 ),
        .I1(\gpr1.dout_i[0]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_23 
       (.I0(\gpr1.dout_i[0]_i_50_n_0 ),
        .I1(\gpr1.dout_i[0]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_24 
       (.I0(\gpr1.dout_i[0]_i_52_n_0 ),
        .I1(\gpr1.dout_i[0]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_25 
       (.I0(\gpr1.dout_i[0]_i_54_n_0 ),
        .I1(\gpr1.dout_i[0]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_26 
       (.I0(\gpr1.dout_i[0]_i_56_n_0 ),
        .I1(\gpr1.dout_i[0]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[0]_i_27 
       (.I0(\gpr1.dout_i[0]_i_58_n_0 ),
        .I1(\gpr1.dout_i[0]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF8 \gpr1.dout_i_reg[0]_i_4 
       (.I0(\gpr1.dout_i_reg[0]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[0]_i_5 
       (.I0(\gpr1.dout_i_reg[0]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[0]_i_6 
       (.I0(\gpr1.dout_i_reg[0]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[0]_i_7 
       (.I0(\gpr1.dout_i_reg[0]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[0]_i_8 
       (.I0(\gpr1.dout_i_reg[0]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[0]_i_9 
       (.I0(\gpr1.dout_i_reg[0]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[0]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[0]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[10]),
        .Q(\goreg_dm.dout_i_reg[21] [10]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[10]_i_1 
       (.I0(\gpr1.dout_i[10]_i_2_n_0 ),
        .I1(\gpr1.dout_i[10]_i_3_n_0 ),
        .O(p_0_out[10]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[10]_i_10 
       (.I0(\gpr1.dout_i_reg[10]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[10]_i_11 
       (.I0(\gpr1.dout_i_reg[10]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[10]_i_12 
       (.I0(\gpr1.dout_i[10]_i_28_n_0 ),
        .I1(\gpr1.dout_i[10]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_13 
       (.I0(\gpr1.dout_i[10]_i_30_n_0 ),
        .I1(\gpr1.dout_i[10]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_14 
       (.I0(\gpr1.dout_i[10]_i_32_n_0 ),
        .I1(\gpr1.dout_i[10]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_15 
       (.I0(\gpr1.dout_i[10]_i_34_n_0 ),
        .I1(\gpr1.dout_i[10]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_16 
       (.I0(\gpr1.dout_i[10]_i_36_n_0 ),
        .I1(\gpr1.dout_i[10]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_17 
       (.I0(\gpr1.dout_i[10]_i_38_n_0 ),
        .I1(\gpr1.dout_i[10]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_18 
       (.I0(\gpr1.dout_i[10]_i_40_n_0 ),
        .I1(\gpr1.dout_i[10]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_19 
       (.I0(\gpr1.dout_i[10]_i_42_n_0 ),
        .I1(\gpr1.dout_i[10]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_20 
       (.I0(\gpr1.dout_i[10]_i_44_n_0 ),
        .I1(\gpr1.dout_i[10]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_21 
       (.I0(\gpr1.dout_i[10]_i_46_n_0 ),
        .I1(\gpr1.dout_i[10]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_22 
       (.I0(\gpr1.dout_i[10]_i_48_n_0 ),
        .I1(\gpr1.dout_i[10]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_23 
       (.I0(\gpr1.dout_i[10]_i_50_n_0 ),
        .I1(\gpr1.dout_i[10]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_24 
       (.I0(\gpr1.dout_i[10]_i_52_n_0 ),
        .I1(\gpr1.dout_i[10]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_25 
       (.I0(\gpr1.dout_i[10]_i_54_n_0 ),
        .I1(\gpr1.dout_i[10]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_26 
       (.I0(\gpr1.dout_i[10]_i_56_n_0 ),
        .I1(\gpr1.dout_i[10]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[10]_i_27 
       (.I0(\gpr1.dout_i[10]_i_58_n_0 ),
        .I1(\gpr1.dout_i[10]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[10]_i_4 
       (.I0(\gpr1.dout_i_reg[10]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[10]_i_5 
       (.I0(\gpr1.dout_i_reg[10]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[10]_i_6 
       (.I0(\gpr1.dout_i_reg[10]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[10]_i_7 
       (.I0(\gpr1.dout_i_reg[10]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[10]_i_8 
       (.I0(\gpr1.dout_i_reg[10]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[10]_i_9 
       (.I0(\gpr1.dout_i_reg[10]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[10]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[10]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[11]),
        .Q(\goreg_dm.dout_i_reg[21] [11]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[11]_i_1 
       (.I0(\gpr1.dout_i[11]_i_2_n_0 ),
        .I1(\gpr1.dout_i[11]_i_3_n_0 ),
        .O(p_0_out[11]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[11]_i_10 
       (.I0(\gpr1.dout_i_reg[11]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[11]_i_11 
       (.I0(\gpr1.dout_i_reg[11]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[11]_i_12 
       (.I0(\gpr1.dout_i[11]_i_28_n_0 ),
        .I1(\gpr1.dout_i[11]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_13 
       (.I0(\gpr1.dout_i[11]_i_30_n_0 ),
        .I1(\gpr1.dout_i[11]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_14 
       (.I0(\gpr1.dout_i[11]_i_32_n_0 ),
        .I1(\gpr1.dout_i[11]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_15 
       (.I0(\gpr1.dout_i[11]_i_34_n_0 ),
        .I1(\gpr1.dout_i[11]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_16 
       (.I0(\gpr1.dout_i[11]_i_36_n_0 ),
        .I1(\gpr1.dout_i[11]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_17 
       (.I0(\gpr1.dout_i[11]_i_38_n_0 ),
        .I1(\gpr1.dout_i[11]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_18 
       (.I0(\gpr1.dout_i[11]_i_40_n_0 ),
        .I1(\gpr1.dout_i[11]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_19 
       (.I0(\gpr1.dout_i[11]_i_42_n_0 ),
        .I1(\gpr1.dout_i[11]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_20 
       (.I0(\gpr1.dout_i[11]_i_44_n_0 ),
        .I1(\gpr1.dout_i[11]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_21 
       (.I0(\gpr1.dout_i[11]_i_46_n_0 ),
        .I1(\gpr1.dout_i[11]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_22 
       (.I0(\gpr1.dout_i[11]_i_48_n_0 ),
        .I1(\gpr1.dout_i[11]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_23 
       (.I0(\gpr1.dout_i[11]_i_50_n_0 ),
        .I1(\gpr1.dout_i[11]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_24 
       (.I0(\gpr1.dout_i[11]_i_52_n_0 ),
        .I1(\gpr1.dout_i[11]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_25 
       (.I0(\gpr1.dout_i[11]_i_54_n_0 ),
        .I1(\gpr1.dout_i[11]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_26 
       (.I0(\gpr1.dout_i[11]_i_56_n_0 ),
        .I1(\gpr1.dout_i[11]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[11]_i_27 
       (.I0(\gpr1.dout_i[11]_i_58_n_0 ),
        .I1(\gpr1.dout_i[11]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[11]_i_4 
       (.I0(\gpr1.dout_i_reg[11]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[11]_i_5 
       (.I0(\gpr1.dout_i_reg[11]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[11]_i_6 
       (.I0(\gpr1.dout_i_reg[11]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[11]_i_7 
       (.I0(\gpr1.dout_i_reg[11]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[11]_i_8 
       (.I0(\gpr1.dout_i_reg[11]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[11]_i_9 
       (.I0(\gpr1.dout_i_reg[11]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[11]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[11]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[12]),
        .Q(\goreg_dm.dout_i_reg[21] [12]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[12]_i_1 
       (.I0(\gpr1.dout_i[12]_i_2_n_0 ),
        .I1(\gpr1.dout_i[12]_i_3_n_0 ),
        .O(p_0_out[12]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[12]_i_10 
       (.I0(\gpr1.dout_i_reg[12]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[12]_i_11 
       (.I0(\gpr1.dout_i_reg[12]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[12]_i_12 
       (.I0(\gpr1.dout_i[12]_i_28_n_0 ),
        .I1(\gpr1.dout_i[12]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_13 
       (.I0(\gpr1.dout_i[12]_i_30_n_0 ),
        .I1(\gpr1.dout_i[12]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_14 
       (.I0(\gpr1.dout_i[12]_i_32_n_0 ),
        .I1(\gpr1.dout_i[12]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_15 
       (.I0(\gpr1.dout_i[12]_i_34_n_0 ),
        .I1(\gpr1.dout_i[12]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_16 
       (.I0(\gpr1.dout_i[12]_i_36_n_0 ),
        .I1(\gpr1.dout_i[12]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_17 
       (.I0(\gpr1.dout_i[12]_i_38_n_0 ),
        .I1(\gpr1.dout_i[12]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_18 
       (.I0(\gpr1.dout_i[12]_i_40_n_0 ),
        .I1(\gpr1.dout_i[12]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_19 
       (.I0(\gpr1.dout_i[12]_i_42_n_0 ),
        .I1(\gpr1.dout_i[12]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_20 
       (.I0(\gpr1.dout_i[12]_i_44_n_0 ),
        .I1(\gpr1.dout_i[12]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_21 
       (.I0(\gpr1.dout_i[12]_i_46_n_0 ),
        .I1(\gpr1.dout_i[12]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_22 
       (.I0(\gpr1.dout_i[12]_i_48_n_0 ),
        .I1(\gpr1.dout_i[12]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_23 
       (.I0(\gpr1.dout_i[12]_i_50_n_0 ),
        .I1(\gpr1.dout_i[12]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_24 
       (.I0(\gpr1.dout_i[12]_i_52_n_0 ),
        .I1(\gpr1.dout_i[12]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_25 
       (.I0(\gpr1.dout_i[12]_i_54_n_0 ),
        .I1(\gpr1.dout_i[12]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_26 
       (.I0(\gpr1.dout_i[12]_i_56_n_0 ),
        .I1(\gpr1.dout_i[12]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[12]_i_27 
       (.I0(\gpr1.dout_i[12]_i_58_n_0 ),
        .I1(\gpr1.dout_i[12]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[12]_i_4 
       (.I0(\gpr1.dout_i_reg[12]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[12]_i_5 
       (.I0(\gpr1.dout_i_reg[12]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[12]_i_6 
       (.I0(\gpr1.dout_i_reg[12]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[12]_i_7 
       (.I0(\gpr1.dout_i_reg[12]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[12]_i_8 
       (.I0(\gpr1.dout_i_reg[12]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[12]_i_9 
       (.I0(\gpr1.dout_i_reg[12]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[12]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[12]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[13]),
        .Q(\goreg_dm.dout_i_reg[21] [13]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[13]_i_1 
       (.I0(\gpr1.dout_i[13]_i_2_n_0 ),
        .I1(\gpr1.dout_i[13]_i_3_n_0 ),
        .O(p_0_out[13]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[13]_i_10 
       (.I0(\gpr1.dout_i_reg[13]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[13]_i_11 
       (.I0(\gpr1.dout_i_reg[13]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[13]_i_12 
       (.I0(\gpr1.dout_i[13]_i_28_n_0 ),
        .I1(\gpr1.dout_i[13]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_13 
       (.I0(\gpr1.dout_i[13]_i_30_n_0 ),
        .I1(\gpr1.dout_i[13]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_14 
       (.I0(\gpr1.dout_i[13]_i_32_n_0 ),
        .I1(\gpr1.dout_i[13]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_15 
       (.I0(\gpr1.dout_i[13]_i_34_n_0 ),
        .I1(\gpr1.dout_i[13]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_16 
       (.I0(\gpr1.dout_i[13]_i_36_n_0 ),
        .I1(\gpr1.dout_i[13]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_17 
       (.I0(\gpr1.dout_i[13]_i_38_n_0 ),
        .I1(\gpr1.dout_i[13]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_18 
       (.I0(\gpr1.dout_i[13]_i_40_n_0 ),
        .I1(\gpr1.dout_i[13]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_19 
       (.I0(\gpr1.dout_i[13]_i_42_n_0 ),
        .I1(\gpr1.dout_i[13]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_20 
       (.I0(\gpr1.dout_i[13]_i_44_n_0 ),
        .I1(\gpr1.dout_i[13]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_21 
       (.I0(\gpr1.dout_i[13]_i_46_n_0 ),
        .I1(\gpr1.dout_i[13]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_22 
       (.I0(\gpr1.dout_i[13]_i_48_n_0 ),
        .I1(\gpr1.dout_i[13]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_23 
       (.I0(\gpr1.dout_i[13]_i_50_n_0 ),
        .I1(\gpr1.dout_i[13]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_24 
       (.I0(\gpr1.dout_i[13]_i_52_n_0 ),
        .I1(\gpr1.dout_i[13]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_25 
       (.I0(\gpr1.dout_i[13]_i_54_n_0 ),
        .I1(\gpr1.dout_i[13]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_26 
       (.I0(\gpr1.dout_i[13]_i_56_n_0 ),
        .I1(\gpr1.dout_i[13]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[13]_i_27 
       (.I0(\gpr1.dout_i[13]_i_58_n_0 ),
        .I1(\gpr1.dout_i[13]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[13]_i_4 
       (.I0(\gpr1.dout_i_reg[13]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[13]_i_5 
       (.I0(\gpr1.dout_i_reg[13]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[13]_i_6 
       (.I0(\gpr1.dout_i_reg[13]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[13]_i_7 
       (.I0(\gpr1.dout_i_reg[13]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[13]_i_8 
       (.I0(\gpr1.dout_i_reg[13]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[13]_i_9 
       (.I0(\gpr1.dout_i_reg[13]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[13]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[13]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[14]),
        .Q(\goreg_dm.dout_i_reg[21] [14]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[14]_i_1 
       (.I0(\gpr1.dout_i[14]_i_2_n_0 ),
        .I1(\gpr1.dout_i[14]_i_3_n_0 ),
        .O(p_0_out[14]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[14]_i_10 
       (.I0(\gpr1.dout_i_reg[14]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[14]_i_11 
       (.I0(\gpr1.dout_i_reg[14]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[14]_i_12 
       (.I0(\gpr1.dout_i[14]_i_28_n_0 ),
        .I1(\gpr1.dout_i[14]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_13 
       (.I0(\gpr1.dout_i[14]_i_30_n_0 ),
        .I1(\gpr1.dout_i[14]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_14 
       (.I0(\gpr1.dout_i[14]_i_32_n_0 ),
        .I1(\gpr1.dout_i[14]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_15 
       (.I0(\gpr1.dout_i[14]_i_34_n_0 ),
        .I1(\gpr1.dout_i[14]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_16 
       (.I0(\gpr1.dout_i[14]_i_36_n_0 ),
        .I1(\gpr1.dout_i[14]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_17 
       (.I0(\gpr1.dout_i[14]_i_38_n_0 ),
        .I1(\gpr1.dout_i[14]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_18 
       (.I0(\gpr1.dout_i[14]_i_40_n_0 ),
        .I1(\gpr1.dout_i[14]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_19 
       (.I0(\gpr1.dout_i[14]_i_42_n_0 ),
        .I1(\gpr1.dout_i[14]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_20 
       (.I0(\gpr1.dout_i[14]_i_44_n_0 ),
        .I1(\gpr1.dout_i[14]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_21 
       (.I0(\gpr1.dout_i[14]_i_46_n_0 ),
        .I1(\gpr1.dout_i[14]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_22 
       (.I0(\gpr1.dout_i[14]_i_48_n_0 ),
        .I1(\gpr1.dout_i[14]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_23 
       (.I0(\gpr1.dout_i[14]_i_50_n_0 ),
        .I1(\gpr1.dout_i[14]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_24 
       (.I0(\gpr1.dout_i[14]_i_52_n_0 ),
        .I1(\gpr1.dout_i[14]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_25 
       (.I0(\gpr1.dout_i[14]_i_54_n_0 ),
        .I1(\gpr1.dout_i[14]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_26 
       (.I0(\gpr1.dout_i[14]_i_56_n_0 ),
        .I1(\gpr1.dout_i[14]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[14]_i_27 
       (.I0(\gpr1.dout_i[14]_i_58_n_0 ),
        .I1(\gpr1.dout_i[14]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[14]_i_4 
       (.I0(\gpr1.dout_i_reg[14]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[14]_i_5 
       (.I0(\gpr1.dout_i_reg[14]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[14]_i_6 
       (.I0(\gpr1.dout_i_reg[14]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[14]_i_7 
       (.I0(\gpr1.dout_i_reg[14]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[14]_i_8 
       (.I0(\gpr1.dout_i_reg[14]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[14]_i_9 
       (.I0(\gpr1.dout_i_reg[14]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[14]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[14]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[15]),
        .Q(\goreg_dm.dout_i_reg[21] [15]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[15]_i_1 
       (.I0(\gpr1.dout_i[15]_i_2_n_0 ),
        .I1(\gpr1.dout_i[15]_i_3_n_0 ),
        .O(p_0_out[15]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[15]_i_10 
       (.I0(\gpr1.dout_i_reg[15]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[15]_i_11 
       (.I0(\gpr1.dout_i_reg[15]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[15]_i_12 
       (.I0(\gpr1.dout_i[15]_i_28_n_0 ),
        .I1(\gpr1.dout_i[15]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_13 
       (.I0(\gpr1.dout_i[15]_i_30_n_0 ),
        .I1(\gpr1.dout_i[15]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_14 
       (.I0(\gpr1.dout_i[15]_i_32_n_0 ),
        .I1(\gpr1.dout_i[15]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_15 
       (.I0(\gpr1.dout_i[15]_i_34_n_0 ),
        .I1(\gpr1.dout_i[15]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_16 
       (.I0(\gpr1.dout_i[15]_i_36_n_0 ),
        .I1(\gpr1.dout_i[15]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_17 
       (.I0(\gpr1.dout_i[15]_i_38_n_0 ),
        .I1(\gpr1.dout_i[15]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_18 
       (.I0(\gpr1.dout_i[15]_i_40_n_0 ),
        .I1(\gpr1.dout_i[15]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_19 
       (.I0(\gpr1.dout_i[15]_i_42_n_0 ),
        .I1(\gpr1.dout_i[15]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_20 
       (.I0(\gpr1.dout_i[15]_i_44_n_0 ),
        .I1(\gpr1.dout_i[15]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_21 
       (.I0(\gpr1.dout_i[15]_i_46_n_0 ),
        .I1(\gpr1.dout_i[15]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_22 
       (.I0(\gpr1.dout_i[15]_i_48_n_0 ),
        .I1(\gpr1.dout_i[15]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_23 
       (.I0(\gpr1.dout_i[15]_i_50_n_0 ),
        .I1(\gpr1.dout_i[15]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_24 
       (.I0(\gpr1.dout_i[15]_i_52_n_0 ),
        .I1(\gpr1.dout_i[15]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_25 
       (.I0(\gpr1.dout_i[15]_i_54_n_0 ),
        .I1(\gpr1.dout_i[15]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_26 
       (.I0(\gpr1.dout_i[15]_i_56_n_0 ),
        .I1(\gpr1.dout_i[15]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[15]_i_27 
       (.I0(\gpr1.dout_i[15]_i_58_n_0 ),
        .I1(\gpr1.dout_i[15]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[15]_i_4 
       (.I0(\gpr1.dout_i_reg[15]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[15]_i_5 
       (.I0(\gpr1.dout_i_reg[15]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[15]_i_6 
       (.I0(\gpr1.dout_i_reg[15]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[15]_i_7 
       (.I0(\gpr1.dout_i_reg[15]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[15]_i_8 
       (.I0(\gpr1.dout_i_reg[15]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[15]_i_9 
       (.I0(\gpr1.dout_i_reg[15]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[15]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[15]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[16]),
        .Q(\goreg_dm.dout_i_reg[21] [16]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[16]_i_1 
       (.I0(\gpr1.dout_i[16]_i_2_n_0 ),
        .I1(\gpr1.dout_i[16]_i_3_n_0 ),
        .O(p_0_out[16]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[16]_i_10 
       (.I0(\gpr1.dout_i_reg[16]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[16]_i_11 
       (.I0(\gpr1.dout_i_reg[16]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[16]_i_12 
       (.I0(\gpr1.dout_i[16]_i_28_n_0 ),
        .I1(\gpr1.dout_i[16]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_13 
       (.I0(\gpr1.dout_i[16]_i_30_n_0 ),
        .I1(\gpr1.dout_i[16]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_14 
       (.I0(\gpr1.dout_i[16]_i_32_n_0 ),
        .I1(\gpr1.dout_i[16]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_15 
       (.I0(\gpr1.dout_i[16]_i_34_n_0 ),
        .I1(\gpr1.dout_i[16]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_16 
       (.I0(\gpr1.dout_i[16]_i_36_n_0 ),
        .I1(\gpr1.dout_i[16]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_17 
       (.I0(\gpr1.dout_i[16]_i_38_n_0 ),
        .I1(\gpr1.dout_i[16]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_18 
       (.I0(\gpr1.dout_i[16]_i_40_n_0 ),
        .I1(\gpr1.dout_i[16]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_19 
       (.I0(\gpr1.dout_i[16]_i_42_n_0 ),
        .I1(\gpr1.dout_i[16]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_20 
       (.I0(\gpr1.dout_i[16]_i_44_n_0 ),
        .I1(\gpr1.dout_i[16]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_21 
       (.I0(\gpr1.dout_i[16]_i_46_n_0 ),
        .I1(\gpr1.dout_i[16]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_22 
       (.I0(\gpr1.dout_i[16]_i_48_n_0 ),
        .I1(\gpr1.dout_i[16]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_23 
       (.I0(\gpr1.dout_i[16]_i_50_n_0 ),
        .I1(\gpr1.dout_i[16]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_24 
       (.I0(\gpr1.dout_i[16]_i_52_n_0 ),
        .I1(\gpr1.dout_i[16]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_25 
       (.I0(\gpr1.dout_i[16]_i_54_n_0 ),
        .I1(\gpr1.dout_i[16]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_26 
       (.I0(\gpr1.dout_i[16]_i_56_n_0 ),
        .I1(\gpr1.dout_i[16]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[16]_i_27 
       (.I0(\gpr1.dout_i[16]_i_58_n_0 ),
        .I1(\gpr1.dout_i[16]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[16]_i_4 
       (.I0(\gpr1.dout_i_reg[16]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[16]_i_5 
       (.I0(\gpr1.dout_i_reg[16]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[16]_i_6 
       (.I0(\gpr1.dout_i_reg[16]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[16]_i_7 
       (.I0(\gpr1.dout_i_reg[16]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[16]_i_8 
       (.I0(\gpr1.dout_i_reg[16]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[16]_i_9 
       (.I0(\gpr1.dout_i_reg[16]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[16]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[16]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[17]),
        .Q(\goreg_dm.dout_i_reg[21] [17]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[17]_i_1 
       (.I0(\gpr1.dout_i[17]_i_2_n_0 ),
        .I1(\gpr1.dout_i[17]_i_3_n_0 ),
        .O(p_0_out[17]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[17]_i_10 
       (.I0(\gpr1.dout_i_reg[17]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[17]_i_11 
       (.I0(\gpr1.dout_i_reg[17]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[17]_i_12 
       (.I0(\gpr1.dout_i[17]_i_28_n_0 ),
        .I1(\gpr1.dout_i[17]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_13 
       (.I0(\gpr1.dout_i[17]_i_30_n_0 ),
        .I1(\gpr1.dout_i[17]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_14 
       (.I0(\gpr1.dout_i[17]_i_32_n_0 ),
        .I1(\gpr1.dout_i[17]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_15 
       (.I0(\gpr1.dout_i[17]_i_34_n_0 ),
        .I1(\gpr1.dout_i[17]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_16 
       (.I0(\gpr1.dout_i[17]_i_36_n_0 ),
        .I1(\gpr1.dout_i[17]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_17 
       (.I0(\gpr1.dout_i[17]_i_38_n_0 ),
        .I1(\gpr1.dout_i[17]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_18 
       (.I0(\gpr1.dout_i[17]_i_40_n_0 ),
        .I1(\gpr1.dout_i[17]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_19 
       (.I0(\gpr1.dout_i[17]_i_42_n_0 ),
        .I1(\gpr1.dout_i[17]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_20 
       (.I0(\gpr1.dout_i[17]_i_44_n_0 ),
        .I1(\gpr1.dout_i[17]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_21 
       (.I0(\gpr1.dout_i[17]_i_46_n_0 ),
        .I1(\gpr1.dout_i[17]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_22 
       (.I0(\gpr1.dout_i[17]_i_48_n_0 ),
        .I1(\gpr1.dout_i[17]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_23 
       (.I0(\gpr1.dout_i[17]_i_50_n_0 ),
        .I1(\gpr1.dout_i[17]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_24 
       (.I0(\gpr1.dout_i[17]_i_52_n_0 ),
        .I1(\gpr1.dout_i[17]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_25 
       (.I0(\gpr1.dout_i[17]_i_54_n_0 ),
        .I1(\gpr1.dout_i[17]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_26 
       (.I0(\gpr1.dout_i[17]_i_56_n_0 ),
        .I1(\gpr1.dout_i[17]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[17]_i_27 
       (.I0(\gpr1.dout_i[17]_i_58_n_0 ),
        .I1(\gpr1.dout_i[17]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[17]_i_4 
       (.I0(\gpr1.dout_i_reg[17]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[17]_i_5 
       (.I0(\gpr1.dout_i_reg[17]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[17]_i_6 
       (.I0(\gpr1.dout_i_reg[17]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[17]_i_7 
       (.I0(\gpr1.dout_i_reg[17]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[17]_i_8 
       (.I0(\gpr1.dout_i_reg[17]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[17]_i_9 
       (.I0(\gpr1.dout_i_reg[17]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[17]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[17]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[18]),
        .Q(\goreg_dm.dout_i_reg[21] [18]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[18]_i_1 
       (.I0(\gpr1.dout_i[18]_i_2_n_0 ),
        .I1(\gpr1.dout_i[18]_i_3_n_0 ),
        .O(p_0_out[18]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[18]_i_10 
       (.I0(\gpr1.dout_i_reg[18]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[18]_i_11 
       (.I0(\gpr1.dout_i_reg[18]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[18]_i_12 
       (.I0(\gpr1.dout_i[18]_i_28_n_0 ),
        .I1(\gpr1.dout_i[18]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_13 
       (.I0(\gpr1.dout_i[18]_i_30_n_0 ),
        .I1(\gpr1.dout_i[18]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_14 
       (.I0(\gpr1.dout_i[18]_i_32_n_0 ),
        .I1(\gpr1.dout_i[18]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_15 
       (.I0(\gpr1.dout_i[18]_i_34_n_0 ),
        .I1(\gpr1.dout_i[18]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_16 
       (.I0(\gpr1.dout_i[18]_i_36_n_0 ),
        .I1(\gpr1.dout_i[18]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_17 
       (.I0(\gpr1.dout_i[18]_i_38_n_0 ),
        .I1(\gpr1.dout_i[18]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_18 
       (.I0(\gpr1.dout_i[18]_i_40_n_0 ),
        .I1(\gpr1.dout_i[18]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_19 
       (.I0(\gpr1.dout_i[18]_i_42_n_0 ),
        .I1(\gpr1.dout_i[18]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_20 
       (.I0(\gpr1.dout_i[18]_i_44_n_0 ),
        .I1(\gpr1.dout_i[18]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_21 
       (.I0(\gpr1.dout_i[18]_i_46_n_0 ),
        .I1(\gpr1.dout_i[18]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_22 
       (.I0(\gpr1.dout_i[18]_i_48_n_0 ),
        .I1(\gpr1.dout_i[18]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_23 
       (.I0(\gpr1.dout_i[18]_i_50_n_0 ),
        .I1(\gpr1.dout_i[18]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_24 
       (.I0(\gpr1.dout_i[18]_i_52_n_0 ),
        .I1(\gpr1.dout_i[18]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_25 
       (.I0(\gpr1.dout_i[18]_i_54_n_0 ),
        .I1(\gpr1.dout_i[18]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_26 
       (.I0(\gpr1.dout_i[18]_i_56_n_0 ),
        .I1(\gpr1.dout_i[18]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[18]_i_27 
       (.I0(\gpr1.dout_i[18]_i_58_n_0 ),
        .I1(\gpr1.dout_i[18]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[18]_i_4 
       (.I0(\gpr1.dout_i_reg[18]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[18]_i_5 
       (.I0(\gpr1.dout_i_reg[18]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[18]_i_6 
       (.I0(\gpr1.dout_i_reg[18]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[18]_i_7 
       (.I0(\gpr1.dout_i_reg[18]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[18]_i_8 
       (.I0(\gpr1.dout_i_reg[18]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[18]_i_9 
       (.I0(\gpr1.dout_i_reg[18]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[18]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[18]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[19]),
        .Q(\goreg_dm.dout_i_reg[21] [19]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[19]_i_1 
       (.I0(\gpr1.dout_i[19]_i_2_n_0 ),
        .I1(\gpr1.dout_i[19]_i_3_n_0 ),
        .O(p_0_out[19]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[19]_i_10 
       (.I0(\gpr1.dout_i_reg[19]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[19]_i_11 
       (.I0(\gpr1.dout_i_reg[19]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[19]_i_12 
       (.I0(\gpr1.dout_i[19]_i_28_n_0 ),
        .I1(\gpr1.dout_i[19]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_13 
       (.I0(\gpr1.dout_i[19]_i_30_n_0 ),
        .I1(\gpr1.dout_i[19]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_14 
       (.I0(\gpr1.dout_i[19]_i_32_n_0 ),
        .I1(\gpr1.dout_i[19]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_15 
       (.I0(\gpr1.dout_i[19]_i_34_n_0 ),
        .I1(\gpr1.dout_i[19]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_16 
       (.I0(\gpr1.dout_i[19]_i_36_n_0 ),
        .I1(\gpr1.dout_i[19]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_17 
       (.I0(\gpr1.dout_i[19]_i_38_n_0 ),
        .I1(\gpr1.dout_i[19]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_18 
       (.I0(\gpr1.dout_i[19]_i_40_n_0 ),
        .I1(\gpr1.dout_i[19]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_19 
       (.I0(\gpr1.dout_i[19]_i_42_n_0 ),
        .I1(\gpr1.dout_i[19]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_20 
       (.I0(\gpr1.dout_i[19]_i_44_n_0 ),
        .I1(\gpr1.dout_i[19]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_21 
       (.I0(\gpr1.dout_i[19]_i_46_n_0 ),
        .I1(\gpr1.dout_i[19]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_22 
       (.I0(\gpr1.dout_i[19]_i_48_n_0 ),
        .I1(\gpr1.dout_i[19]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_23 
       (.I0(\gpr1.dout_i[19]_i_50_n_0 ),
        .I1(\gpr1.dout_i[19]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_24 
       (.I0(\gpr1.dout_i[19]_i_52_n_0 ),
        .I1(\gpr1.dout_i[19]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_25 
       (.I0(\gpr1.dout_i[19]_i_54_n_0 ),
        .I1(\gpr1.dout_i[19]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_26 
       (.I0(\gpr1.dout_i[19]_i_56_n_0 ),
        .I1(\gpr1.dout_i[19]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[19]_i_27 
       (.I0(\gpr1.dout_i[19]_i_58_n_0 ),
        .I1(\gpr1.dout_i[19]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[19]_i_4 
       (.I0(\gpr1.dout_i_reg[19]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[19]_i_5 
       (.I0(\gpr1.dout_i_reg[19]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[19]_i_6 
       (.I0(\gpr1.dout_i_reg[19]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[19]_i_7 
       (.I0(\gpr1.dout_i_reg[19]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[19]_i_8 
       (.I0(\gpr1.dout_i_reg[19]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[19]_i_9 
       (.I0(\gpr1.dout_i_reg[19]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[19]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[19]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(\goreg_dm.dout_i_reg[21] [1]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[1]_i_1 
       (.I0(\gpr1.dout_i[1]_i_2_n_0 ),
        .I1(\gpr1.dout_i[1]_i_3_n_0 ),
        .O(p_0_out[1]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[1]_i_10 
       (.I0(\gpr1.dout_i_reg[1]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[1]_i_11 
       (.I0(\gpr1.dout_i_reg[1]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[1]_i_12 
       (.I0(\gpr1.dout_i[1]_i_28_n_0 ),
        .I1(\gpr1.dout_i[1]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_13 
       (.I0(\gpr1.dout_i[1]_i_30_n_0 ),
        .I1(\gpr1.dout_i[1]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_14 
       (.I0(\gpr1.dout_i[1]_i_32_n_0 ),
        .I1(\gpr1.dout_i[1]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_15 
       (.I0(\gpr1.dout_i[1]_i_34_n_0 ),
        .I1(\gpr1.dout_i[1]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_16 
       (.I0(\gpr1.dout_i[1]_i_36_n_0 ),
        .I1(\gpr1.dout_i[1]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_17 
       (.I0(\gpr1.dout_i[1]_i_38_n_0 ),
        .I1(\gpr1.dout_i[1]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_18 
       (.I0(\gpr1.dout_i[1]_i_40_n_0 ),
        .I1(\gpr1.dout_i[1]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_19 
       (.I0(\gpr1.dout_i[1]_i_42_n_0 ),
        .I1(\gpr1.dout_i[1]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_20 
       (.I0(\gpr1.dout_i[1]_i_44_n_0 ),
        .I1(\gpr1.dout_i[1]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_21 
       (.I0(\gpr1.dout_i[1]_i_46_n_0 ),
        .I1(\gpr1.dout_i[1]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_22 
       (.I0(\gpr1.dout_i[1]_i_48_n_0 ),
        .I1(\gpr1.dout_i[1]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_23 
       (.I0(\gpr1.dout_i[1]_i_50_n_0 ),
        .I1(\gpr1.dout_i[1]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_24 
       (.I0(\gpr1.dout_i[1]_i_52_n_0 ),
        .I1(\gpr1.dout_i[1]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_25 
       (.I0(\gpr1.dout_i[1]_i_54_n_0 ),
        .I1(\gpr1.dout_i[1]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_26 
       (.I0(\gpr1.dout_i[1]_i_56_n_0 ),
        .I1(\gpr1.dout_i[1]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[1]_i_27 
       (.I0(\gpr1.dout_i[1]_i_58_n_0 ),
        .I1(\gpr1.dout_i[1]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF8 \gpr1.dout_i_reg[1]_i_4 
       (.I0(\gpr1.dout_i_reg[1]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[1]_i_5 
       (.I0(\gpr1.dout_i_reg[1]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[1]_i_6 
       (.I0(\gpr1.dout_i_reg[1]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[1]_i_7 
       (.I0(\gpr1.dout_i_reg[1]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[1]_i_8 
       (.I0(\gpr1.dout_i_reg[1]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[1]_i_9 
       (.I0(\gpr1.dout_i_reg[1]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[1]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[1]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[20]),
        .Q(\goreg_dm.dout_i_reg[21] [20]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[20]_i_1 
       (.I0(\gpr1.dout_i[20]_i_2_n_0 ),
        .I1(\gpr1.dout_i[20]_i_3_n_0 ),
        .O(p_0_out[20]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[20]_i_10 
       (.I0(\gpr1.dout_i_reg[20]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[20]_i_11 
       (.I0(\gpr1.dout_i_reg[20]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[20]_i_12 
       (.I0(\gpr1.dout_i[20]_i_28_n_0 ),
        .I1(\gpr1.dout_i[20]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_13 
       (.I0(\gpr1.dout_i[20]_i_30_n_0 ),
        .I1(\gpr1.dout_i[20]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_14 
       (.I0(\gpr1.dout_i[20]_i_32_n_0 ),
        .I1(\gpr1.dout_i[20]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_15 
       (.I0(\gpr1.dout_i[20]_i_34_n_0 ),
        .I1(\gpr1.dout_i[20]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_16 
       (.I0(\gpr1.dout_i[20]_i_36_n_0 ),
        .I1(\gpr1.dout_i[20]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_17 
       (.I0(\gpr1.dout_i[20]_i_38_n_0 ),
        .I1(\gpr1.dout_i[20]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_18 
       (.I0(\gpr1.dout_i[20]_i_40_n_0 ),
        .I1(\gpr1.dout_i[20]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_19 
       (.I0(\gpr1.dout_i[20]_i_42_n_0 ),
        .I1(\gpr1.dout_i[20]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_20 
       (.I0(\gpr1.dout_i[20]_i_44_n_0 ),
        .I1(\gpr1.dout_i[20]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_21 
       (.I0(\gpr1.dout_i[20]_i_46_n_0 ),
        .I1(\gpr1.dout_i[20]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_22 
       (.I0(\gpr1.dout_i[20]_i_48_n_0 ),
        .I1(\gpr1.dout_i[20]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_23 
       (.I0(\gpr1.dout_i[20]_i_50_n_0 ),
        .I1(\gpr1.dout_i[20]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_24 
       (.I0(\gpr1.dout_i[20]_i_52_n_0 ),
        .I1(\gpr1.dout_i[20]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_25 
       (.I0(\gpr1.dout_i[20]_i_54_n_0 ),
        .I1(\gpr1.dout_i[20]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_26 
       (.I0(\gpr1.dout_i[20]_i_56_n_0 ),
        .I1(\gpr1.dout_i[20]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[20]_i_27 
       (.I0(\gpr1.dout_i[20]_i_58_n_0 ),
        .I1(\gpr1.dout_i[20]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[20]_i_4 
       (.I0(\gpr1.dout_i_reg[20]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[20]_i_5 
       (.I0(\gpr1.dout_i_reg[20]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[20]_i_6 
       (.I0(\gpr1.dout_i_reg[20]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[20]_i_7 
       (.I0(\gpr1.dout_i_reg[20]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[20]_i_8 
       (.I0(\gpr1.dout_i_reg[20]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[20]_i_9 
       (.I0(\gpr1.dout_i_reg[20]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[20]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[20]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[21]),
        .Q(\goreg_dm.dout_i_reg[21] [21]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[21]_i_1 
       (.I0(\gpr1.dout_i[21]_i_2_n_0 ),
        .I1(\gpr1.dout_i[21]_i_3_n_0 ),
        .O(p_0_out[21]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[21]_i_10 
       (.I0(\gpr1.dout_i_reg[21]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[21]_i_11 
       (.I0(\gpr1.dout_i_reg[21]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[21]_i_12 
       (.I0(\gpr1.dout_i[21]_i_28_n_0 ),
        .I1(\gpr1.dout_i[21]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_13 
       (.I0(\gpr1.dout_i[21]_i_30_n_0 ),
        .I1(\gpr1.dout_i[21]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_14 
       (.I0(\gpr1.dout_i[21]_i_32_n_0 ),
        .I1(\gpr1.dout_i[21]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_15 
       (.I0(\gpr1.dout_i[21]_i_34_n_0 ),
        .I1(\gpr1.dout_i[21]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_16 
       (.I0(\gpr1.dout_i[21]_i_36_n_0 ),
        .I1(\gpr1.dout_i[21]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_17 
       (.I0(\gpr1.dout_i[21]_i_38_n_0 ),
        .I1(\gpr1.dout_i[21]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_18 
       (.I0(\gpr1.dout_i[21]_i_40_n_0 ),
        .I1(\gpr1.dout_i[21]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_19 
       (.I0(\gpr1.dout_i[21]_i_42_n_0 ),
        .I1(\gpr1.dout_i[21]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_20 
       (.I0(\gpr1.dout_i[21]_i_44_n_0 ),
        .I1(\gpr1.dout_i[21]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_21 
       (.I0(\gpr1.dout_i[21]_i_46_n_0 ),
        .I1(\gpr1.dout_i[21]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_22 
       (.I0(\gpr1.dout_i[21]_i_48_n_0 ),
        .I1(\gpr1.dout_i[21]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_23 
       (.I0(\gpr1.dout_i[21]_i_50_n_0 ),
        .I1(\gpr1.dout_i[21]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_24 
       (.I0(\gpr1.dout_i[21]_i_52_n_0 ),
        .I1(\gpr1.dout_i[21]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_25 
       (.I0(\gpr1.dout_i[21]_i_54_n_0 ),
        .I1(\gpr1.dout_i[21]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_26 
       (.I0(\gpr1.dout_i[21]_i_56_n_0 ),
        .I1(\gpr1.dout_i[21]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF7 \gpr1.dout_i_reg[21]_i_27 
       (.I0(\gpr1.dout_i[21]_i_58_n_0 ),
        .I1(\gpr1.dout_i[21]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[12] [8]));
  MUXF8 \gpr1.dout_i_reg[21]_i_4 
       (.I0(\gpr1.dout_i_reg[21]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[21]_i_5 
       (.I0(\gpr1.dout_i_reg[21]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[21]_i_6 
       (.I0(\gpr1.dout_i_reg[21]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[21]_i_7 
       (.I0(\gpr1.dout_i_reg[21]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[21]_i_8 
       (.I0(\gpr1.dout_i_reg[21]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[21]_i_9 
       (.I0(\gpr1.dout_i_reg[21]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[21]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[21]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(\goreg_dm.dout_i_reg[21] [2]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[2]_i_1 
       (.I0(\gpr1.dout_i[2]_i_2_n_0 ),
        .I1(\gpr1.dout_i[2]_i_3_n_0 ),
        .O(p_0_out[2]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[2]_i_10 
       (.I0(\gpr1.dout_i_reg[2]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[2]_i_11 
       (.I0(\gpr1.dout_i_reg[2]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[2]_i_12 
       (.I0(\gpr1.dout_i[2]_i_28_n_0 ),
        .I1(\gpr1.dout_i[2]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_13 
       (.I0(\gpr1.dout_i[2]_i_30_n_0 ),
        .I1(\gpr1.dout_i[2]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_14 
       (.I0(\gpr1.dout_i[2]_i_32_n_0 ),
        .I1(\gpr1.dout_i[2]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_15 
       (.I0(\gpr1.dout_i[2]_i_34_n_0 ),
        .I1(\gpr1.dout_i[2]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_16 
       (.I0(\gpr1.dout_i[2]_i_36_n_0 ),
        .I1(\gpr1.dout_i[2]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_17 
       (.I0(\gpr1.dout_i[2]_i_38_n_0 ),
        .I1(\gpr1.dout_i[2]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_18 
       (.I0(\gpr1.dout_i[2]_i_40_n_0 ),
        .I1(\gpr1.dout_i[2]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_19 
       (.I0(\gpr1.dout_i[2]_i_42_n_0 ),
        .I1(\gpr1.dout_i[2]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_20 
       (.I0(\gpr1.dout_i[2]_i_44_n_0 ),
        .I1(\gpr1.dout_i[2]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_21 
       (.I0(\gpr1.dout_i[2]_i_46_n_0 ),
        .I1(\gpr1.dout_i[2]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_22 
       (.I0(\gpr1.dout_i[2]_i_48_n_0 ),
        .I1(\gpr1.dout_i[2]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_23 
       (.I0(\gpr1.dout_i[2]_i_50_n_0 ),
        .I1(\gpr1.dout_i[2]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_24 
       (.I0(\gpr1.dout_i[2]_i_52_n_0 ),
        .I1(\gpr1.dout_i[2]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_25 
       (.I0(\gpr1.dout_i[2]_i_54_n_0 ),
        .I1(\gpr1.dout_i[2]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_26 
       (.I0(\gpr1.dout_i[2]_i_56_n_0 ),
        .I1(\gpr1.dout_i[2]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[2]_i_27 
       (.I0(\gpr1.dout_i[2]_i_58_n_0 ),
        .I1(\gpr1.dout_i[2]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF8 \gpr1.dout_i_reg[2]_i_4 
       (.I0(\gpr1.dout_i_reg[2]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[2]_i_5 
       (.I0(\gpr1.dout_i_reg[2]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[2]_i_6 
       (.I0(\gpr1.dout_i_reg[2]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[2]_i_7 
       (.I0(\gpr1.dout_i_reg[2]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[2]_i_8 
       (.I0(\gpr1.dout_i_reg[2]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[2]_i_9 
       (.I0(\gpr1.dout_i_reg[2]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[2]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[2]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(\goreg_dm.dout_i_reg[21] [3]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[3]_i_1 
       (.I0(\gpr1.dout_i[3]_i_2_n_0 ),
        .I1(\gpr1.dout_i[3]_i_3_n_0 ),
        .O(p_0_out[3]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[3]_i_10 
       (.I0(\gpr1.dout_i_reg[3]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[3]_i_11 
       (.I0(\gpr1.dout_i_reg[3]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[3]_i_12 
       (.I0(\gpr1.dout_i[3]_i_28_n_0 ),
        .I1(\gpr1.dout_i[3]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_13 
       (.I0(\gpr1.dout_i[3]_i_30_n_0 ),
        .I1(\gpr1.dout_i[3]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_14 
       (.I0(\gpr1.dout_i[3]_i_32_n_0 ),
        .I1(\gpr1.dout_i[3]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_15 
       (.I0(\gpr1.dout_i[3]_i_34_n_0 ),
        .I1(\gpr1.dout_i[3]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_16 
       (.I0(\gpr1.dout_i[3]_i_36_n_0 ),
        .I1(\gpr1.dout_i[3]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_17 
       (.I0(\gpr1.dout_i[3]_i_38_n_0 ),
        .I1(\gpr1.dout_i[3]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_18 
       (.I0(\gpr1.dout_i[3]_i_40_n_0 ),
        .I1(\gpr1.dout_i[3]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_19 
       (.I0(\gpr1.dout_i[3]_i_42_n_0 ),
        .I1(\gpr1.dout_i[3]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_20 
       (.I0(\gpr1.dout_i[3]_i_44_n_0 ),
        .I1(\gpr1.dout_i[3]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_21 
       (.I0(\gpr1.dout_i[3]_i_46_n_0 ),
        .I1(\gpr1.dout_i[3]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_22 
       (.I0(\gpr1.dout_i[3]_i_48_n_0 ),
        .I1(\gpr1.dout_i[3]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_23 
       (.I0(\gpr1.dout_i[3]_i_50_n_0 ),
        .I1(\gpr1.dout_i[3]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_24 
       (.I0(\gpr1.dout_i[3]_i_52_n_0 ),
        .I1(\gpr1.dout_i[3]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_25 
       (.I0(\gpr1.dout_i[3]_i_54_n_0 ),
        .I1(\gpr1.dout_i[3]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_26 
       (.I0(\gpr1.dout_i[3]_i_56_n_0 ),
        .I1(\gpr1.dout_i[3]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[3]_i_27 
       (.I0(\gpr1.dout_i[3]_i_58_n_0 ),
        .I1(\gpr1.dout_i[3]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF8 \gpr1.dout_i_reg[3]_i_4 
       (.I0(\gpr1.dout_i_reg[3]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[3]_i_5 
       (.I0(\gpr1.dout_i_reg[3]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[3]_i_6 
       (.I0(\gpr1.dout_i_reg[3]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[3]_i_7 
       (.I0(\gpr1.dout_i_reg[3]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[3]_i_8 
       (.I0(\gpr1.dout_i_reg[3]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[3]_i_9 
       (.I0(\gpr1.dout_i_reg[3]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[3]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[3]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(\goreg_dm.dout_i_reg[21] [4]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[4]_i_1 
       (.I0(\gpr1.dout_i[4]_i_2_n_0 ),
        .I1(\gpr1.dout_i[4]_i_3_n_0 ),
        .O(p_0_out[4]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[4]_i_10 
       (.I0(\gpr1.dout_i_reg[4]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[4]_i_11 
       (.I0(\gpr1.dout_i_reg[4]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[4]_i_12 
       (.I0(\gpr1.dout_i[4]_i_28_n_0 ),
        .I1(\gpr1.dout_i[4]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_13 
       (.I0(\gpr1.dout_i[4]_i_30_n_0 ),
        .I1(\gpr1.dout_i[4]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_14 
       (.I0(\gpr1.dout_i[4]_i_32_n_0 ),
        .I1(\gpr1.dout_i[4]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_15 
       (.I0(\gpr1.dout_i[4]_i_34_n_0 ),
        .I1(\gpr1.dout_i[4]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_16 
       (.I0(\gpr1.dout_i[4]_i_36_n_0 ),
        .I1(\gpr1.dout_i[4]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_17 
       (.I0(\gpr1.dout_i[4]_i_38_n_0 ),
        .I1(\gpr1.dout_i[4]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_18 
       (.I0(\gpr1.dout_i[4]_i_40_n_0 ),
        .I1(\gpr1.dout_i[4]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_19 
       (.I0(\gpr1.dout_i[4]_i_42_n_0 ),
        .I1(\gpr1.dout_i[4]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_20 
       (.I0(\gpr1.dout_i[4]_i_44_n_0 ),
        .I1(\gpr1.dout_i[4]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_21 
       (.I0(\gpr1.dout_i[4]_i_46_n_0 ),
        .I1(\gpr1.dout_i[4]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_22 
       (.I0(\gpr1.dout_i[4]_i_48_n_0 ),
        .I1(\gpr1.dout_i[4]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_23 
       (.I0(\gpr1.dout_i[4]_i_50_n_0 ),
        .I1(\gpr1.dout_i[4]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_24 
       (.I0(\gpr1.dout_i[4]_i_52_n_0 ),
        .I1(\gpr1.dout_i[4]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_25 
       (.I0(\gpr1.dout_i[4]_i_54_n_0 ),
        .I1(\gpr1.dout_i[4]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_26 
       (.I0(\gpr1.dout_i[4]_i_56_n_0 ),
        .I1(\gpr1.dout_i[4]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[4]_i_27 
       (.I0(\gpr1.dout_i[4]_i_58_n_0 ),
        .I1(\gpr1.dout_i[4]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF8 \gpr1.dout_i_reg[4]_i_4 
       (.I0(\gpr1.dout_i_reg[4]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[4]_i_5 
       (.I0(\gpr1.dout_i_reg[4]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[4]_i_6 
       (.I0(\gpr1.dout_i_reg[4]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[4]_i_7 
       (.I0(\gpr1.dout_i_reg[4]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[4]_i_8 
       (.I0(\gpr1.dout_i_reg[4]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[4]_i_9 
       (.I0(\gpr1.dout_i_reg[4]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[4]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[4]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(\goreg_dm.dout_i_reg[21] [5]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[5]_i_1 
       (.I0(\gpr1.dout_i[5]_i_2_n_0 ),
        .I1(\gpr1.dout_i[5]_i_3_n_0 ),
        .O(p_0_out[5]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[5]_i_10 
       (.I0(\gpr1.dout_i_reg[5]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[5]_i_11 
       (.I0(\gpr1.dout_i_reg[5]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[5]_i_12 
       (.I0(\gpr1.dout_i[5]_i_28_n_0 ),
        .I1(\gpr1.dout_i[5]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_13 
       (.I0(\gpr1.dout_i[5]_i_30_n_0 ),
        .I1(\gpr1.dout_i[5]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_14 
       (.I0(\gpr1.dout_i[5]_i_32_n_0 ),
        .I1(\gpr1.dout_i[5]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_15 
       (.I0(\gpr1.dout_i[5]_i_34_n_0 ),
        .I1(\gpr1.dout_i[5]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_16 
       (.I0(\gpr1.dout_i[5]_i_36_n_0 ),
        .I1(\gpr1.dout_i[5]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_17 
       (.I0(\gpr1.dout_i[5]_i_38_n_0 ),
        .I1(\gpr1.dout_i[5]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_18 
       (.I0(\gpr1.dout_i[5]_i_40_n_0 ),
        .I1(\gpr1.dout_i[5]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_19 
       (.I0(\gpr1.dout_i[5]_i_42_n_0 ),
        .I1(\gpr1.dout_i[5]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_20 
       (.I0(\gpr1.dout_i[5]_i_44_n_0 ),
        .I1(\gpr1.dout_i[5]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_21 
       (.I0(\gpr1.dout_i[5]_i_46_n_0 ),
        .I1(\gpr1.dout_i[5]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_22 
       (.I0(\gpr1.dout_i[5]_i_48_n_0 ),
        .I1(\gpr1.dout_i[5]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_23 
       (.I0(\gpr1.dout_i[5]_i_50_n_0 ),
        .I1(\gpr1.dout_i[5]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_24 
       (.I0(\gpr1.dout_i[5]_i_52_n_0 ),
        .I1(\gpr1.dout_i[5]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_25 
       (.I0(\gpr1.dout_i[5]_i_54_n_0 ),
        .I1(\gpr1.dout_i[5]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_26 
       (.I0(\gpr1.dout_i[5]_i_56_n_0 ),
        .I1(\gpr1.dout_i[5]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF7 \gpr1.dout_i_reg[5]_i_27 
       (.I0(\gpr1.dout_i[5]_i_58_n_0 ),
        .I1(\gpr1.dout_i[5]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep__0 ));
  MUXF8 \gpr1.dout_i_reg[5]_i_4 
       (.I0(\gpr1.dout_i_reg[5]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[5]_i_5 
       (.I0(\gpr1.dout_i_reg[5]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[5]_i_6 
       (.I0(\gpr1.dout_i_reg[5]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[5]_i_7 
       (.I0(\gpr1.dout_i_reg[5]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[5]_i_8 
       (.I0(\gpr1.dout_i_reg[5]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[5]_i_9 
       (.I0(\gpr1.dout_i_reg[5]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[5]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[5]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(\goreg_dm.dout_i_reg[21] [6]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[6]_i_1 
       (.I0(\gpr1.dout_i[6]_i_2_n_0 ),
        .I1(\gpr1.dout_i[6]_i_3_n_0 ),
        .O(p_0_out[6]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[6]_i_10 
       (.I0(\gpr1.dout_i_reg[6]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[6]_i_11 
       (.I0(\gpr1.dout_i_reg[6]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[6]_i_12 
       (.I0(\gpr1.dout_i[6]_i_28_n_0 ),
        .I1(\gpr1.dout_i[6]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_13 
       (.I0(\gpr1.dout_i[6]_i_30_n_0 ),
        .I1(\gpr1.dout_i[6]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_14 
       (.I0(\gpr1.dout_i[6]_i_32_n_0 ),
        .I1(\gpr1.dout_i[6]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_15 
       (.I0(\gpr1.dout_i[6]_i_34_n_0 ),
        .I1(\gpr1.dout_i[6]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_16 
       (.I0(\gpr1.dout_i[6]_i_36_n_0 ),
        .I1(\gpr1.dout_i[6]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_17 
       (.I0(\gpr1.dout_i[6]_i_38_n_0 ),
        .I1(\gpr1.dout_i[6]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_18 
       (.I0(\gpr1.dout_i[6]_i_40_n_0 ),
        .I1(\gpr1.dout_i[6]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_19 
       (.I0(\gpr1.dout_i[6]_i_42_n_0 ),
        .I1(\gpr1.dout_i[6]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_20 
       (.I0(\gpr1.dout_i[6]_i_44_n_0 ),
        .I1(\gpr1.dout_i[6]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_21 
       (.I0(\gpr1.dout_i[6]_i_46_n_0 ),
        .I1(\gpr1.dout_i[6]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_22 
       (.I0(\gpr1.dout_i[6]_i_48_n_0 ),
        .I1(\gpr1.dout_i[6]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_23 
       (.I0(\gpr1.dout_i[6]_i_50_n_0 ),
        .I1(\gpr1.dout_i[6]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_24 
       (.I0(\gpr1.dout_i[6]_i_52_n_0 ),
        .I1(\gpr1.dout_i[6]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_25 
       (.I0(\gpr1.dout_i[6]_i_54_n_0 ),
        .I1(\gpr1.dout_i[6]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_26 
       (.I0(\gpr1.dout_i[6]_i_56_n_0 ),
        .I1(\gpr1.dout_i[6]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[6]_i_27 
       (.I0(\gpr1.dout_i[6]_i_58_n_0 ),
        .I1(\gpr1.dout_i[6]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[6]_i_4 
       (.I0(\gpr1.dout_i_reg[6]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[6]_i_5 
       (.I0(\gpr1.dout_i_reg[6]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[6]_i_6 
       (.I0(\gpr1.dout_i_reg[6]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[6]_i_7 
       (.I0(\gpr1.dout_i_reg[6]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[6]_i_8 
       (.I0(\gpr1.dout_i_reg[6]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[6]_i_9 
       (.I0(\gpr1.dout_i_reg[6]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[6]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[6]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(\goreg_dm.dout_i_reg[21] [7]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[7]_i_1 
       (.I0(\gpr1.dout_i[7]_i_2_n_0 ),
        .I1(\gpr1.dout_i[7]_i_3_n_0 ),
        .O(p_0_out[7]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[7]_i_10 
       (.I0(\gpr1.dout_i_reg[7]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[7]_i_11 
       (.I0(\gpr1.dout_i_reg[7]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[7]_i_12 
       (.I0(\gpr1.dout_i[7]_i_28_n_0 ),
        .I1(\gpr1.dout_i[7]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_13 
       (.I0(\gpr1.dout_i[7]_i_30_n_0 ),
        .I1(\gpr1.dout_i[7]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_14 
       (.I0(\gpr1.dout_i[7]_i_32_n_0 ),
        .I1(\gpr1.dout_i[7]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_15 
       (.I0(\gpr1.dout_i[7]_i_34_n_0 ),
        .I1(\gpr1.dout_i[7]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_16 
       (.I0(\gpr1.dout_i[7]_i_36_n_0 ),
        .I1(\gpr1.dout_i[7]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_17 
       (.I0(\gpr1.dout_i[7]_i_38_n_0 ),
        .I1(\gpr1.dout_i[7]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_18 
       (.I0(\gpr1.dout_i[7]_i_40_n_0 ),
        .I1(\gpr1.dout_i[7]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_19 
       (.I0(\gpr1.dout_i[7]_i_42_n_0 ),
        .I1(\gpr1.dout_i[7]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_20 
       (.I0(\gpr1.dout_i[7]_i_44_n_0 ),
        .I1(\gpr1.dout_i[7]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_21 
       (.I0(\gpr1.dout_i[7]_i_46_n_0 ),
        .I1(\gpr1.dout_i[7]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_22 
       (.I0(\gpr1.dout_i[7]_i_48_n_0 ),
        .I1(\gpr1.dout_i[7]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_23 
       (.I0(\gpr1.dout_i[7]_i_50_n_0 ),
        .I1(\gpr1.dout_i[7]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_24 
       (.I0(\gpr1.dout_i[7]_i_52_n_0 ),
        .I1(\gpr1.dout_i[7]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_25 
       (.I0(\gpr1.dout_i[7]_i_54_n_0 ),
        .I1(\gpr1.dout_i[7]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_26 
       (.I0(\gpr1.dout_i[7]_i_56_n_0 ),
        .I1(\gpr1.dout_i[7]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[7]_i_27 
       (.I0(\gpr1.dout_i[7]_i_58_n_0 ),
        .I1(\gpr1.dout_i[7]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[7]_i_4 
       (.I0(\gpr1.dout_i_reg[7]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[7]_i_5 
       (.I0(\gpr1.dout_i_reg[7]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[7]_i_6 
       (.I0(\gpr1.dout_i_reg[7]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[7]_i_7 
       (.I0(\gpr1.dout_i_reg[7]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[7]_i_8 
       (.I0(\gpr1.dout_i_reg[7]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[7]_i_9 
       (.I0(\gpr1.dout_i_reg[7]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[7]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[7]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[8]),
        .Q(\goreg_dm.dout_i_reg[21] [8]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[8]_i_1 
       (.I0(\gpr1.dout_i[8]_i_2_n_0 ),
        .I1(\gpr1.dout_i[8]_i_3_n_0 ),
        .O(p_0_out[8]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[8]_i_10 
       (.I0(\gpr1.dout_i_reg[8]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[8]_i_11 
       (.I0(\gpr1.dout_i_reg[8]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[8]_i_12 
       (.I0(\gpr1.dout_i[8]_i_28_n_0 ),
        .I1(\gpr1.dout_i[8]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_13 
       (.I0(\gpr1.dout_i[8]_i_30_n_0 ),
        .I1(\gpr1.dout_i[8]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_14 
       (.I0(\gpr1.dout_i[8]_i_32_n_0 ),
        .I1(\gpr1.dout_i[8]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_15 
       (.I0(\gpr1.dout_i[8]_i_34_n_0 ),
        .I1(\gpr1.dout_i[8]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_16 
       (.I0(\gpr1.dout_i[8]_i_36_n_0 ),
        .I1(\gpr1.dout_i[8]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_17 
       (.I0(\gpr1.dout_i[8]_i_38_n_0 ),
        .I1(\gpr1.dout_i[8]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_18 
       (.I0(\gpr1.dout_i[8]_i_40_n_0 ),
        .I1(\gpr1.dout_i[8]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_19 
       (.I0(\gpr1.dout_i[8]_i_42_n_0 ),
        .I1(\gpr1.dout_i[8]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_20 
       (.I0(\gpr1.dout_i[8]_i_44_n_0 ),
        .I1(\gpr1.dout_i[8]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_21 
       (.I0(\gpr1.dout_i[8]_i_46_n_0 ),
        .I1(\gpr1.dout_i[8]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_22 
       (.I0(\gpr1.dout_i[8]_i_48_n_0 ),
        .I1(\gpr1.dout_i[8]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_23 
       (.I0(\gpr1.dout_i[8]_i_50_n_0 ),
        .I1(\gpr1.dout_i[8]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_24 
       (.I0(\gpr1.dout_i[8]_i_52_n_0 ),
        .I1(\gpr1.dout_i[8]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_25 
       (.I0(\gpr1.dout_i[8]_i_54_n_0 ),
        .I1(\gpr1.dout_i[8]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_26 
       (.I0(\gpr1.dout_i[8]_i_56_n_0 ),
        .I1(\gpr1.dout_i[8]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[8]_i_27 
       (.I0(\gpr1.dout_i[8]_i_58_n_0 ),
        .I1(\gpr1.dout_i[8]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[8]_i_4 
       (.I0(\gpr1.dout_i_reg[8]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[8]_i_5 
       (.I0(\gpr1.dout_i_reg[8]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[8]_i_6 
       (.I0(\gpr1.dout_i_reg[8]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[8]_i_7 
       (.I0(\gpr1.dout_i_reg[8]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[8]_i_8 
       (.I0(\gpr1.dout_i_reg[8]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[8]_i_9 
       (.I0(\gpr1.dout_i_reg[8]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[8]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[8]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_out[9]),
        .Q(\goreg_dm.dout_i_reg[21] [9]),
        .R(SR));
  MUXF7 \gpr1.dout_i_reg[9]_i_1 
       (.I0(\gpr1.dout_i[9]_i_2_n_0 ),
        .I1(\gpr1.dout_i[9]_i_3_n_0 ),
        .O(p_0_out[9]),
        .S(\gc1.count_d2_reg[12] [12]));
  MUXF8 \gpr1.dout_i_reg[9]_i_10 
       (.I0(\gpr1.dout_i_reg[9]_i_24_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_25_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_10_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_11 
       (.I0(\gpr1.dout_i_reg[9]_i_26_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_27_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_11_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF7 \gpr1.dout_i_reg[9]_i_12 
       (.I0(\gpr1.dout_i[9]_i_28_n_0 ),
        .I1(\gpr1.dout_i[9]_i_29_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_12_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_13 
       (.I0(\gpr1.dout_i[9]_i_30_n_0 ),
        .I1(\gpr1.dout_i[9]_i_31_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_13_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_14 
       (.I0(\gpr1.dout_i[9]_i_32_n_0 ),
        .I1(\gpr1.dout_i[9]_i_33_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_14_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_15 
       (.I0(\gpr1.dout_i[9]_i_34_n_0 ),
        .I1(\gpr1.dout_i[9]_i_35_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_15_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_16 
       (.I0(\gpr1.dout_i[9]_i_36_n_0 ),
        .I1(\gpr1.dout_i[9]_i_37_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_16_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_17 
       (.I0(\gpr1.dout_i[9]_i_38_n_0 ),
        .I1(\gpr1.dout_i[9]_i_39_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_17_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_18 
       (.I0(\gpr1.dout_i[9]_i_40_n_0 ),
        .I1(\gpr1.dout_i[9]_i_41_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_18_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_19 
       (.I0(\gpr1.dout_i[9]_i_42_n_0 ),
        .I1(\gpr1.dout_i[9]_i_43_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_19_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_20 
       (.I0(\gpr1.dout_i[9]_i_44_n_0 ),
        .I1(\gpr1.dout_i[9]_i_45_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_20_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_21 
       (.I0(\gpr1.dout_i[9]_i_46_n_0 ),
        .I1(\gpr1.dout_i[9]_i_47_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_21_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_22 
       (.I0(\gpr1.dout_i[9]_i_48_n_0 ),
        .I1(\gpr1.dout_i[9]_i_49_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_22_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_23 
       (.I0(\gpr1.dout_i[9]_i_50_n_0 ),
        .I1(\gpr1.dout_i[9]_i_51_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_23_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_24 
       (.I0(\gpr1.dout_i[9]_i_52_n_0 ),
        .I1(\gpr1.dout_i[9]_i_53_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_24_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_25 
       (.I0(\gpr1.dout_i[9]_i_54_n_0 ),
        .I1(\gpr1.dout_i[9]_i_55_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_25_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_26 
       (.I0(\gpr1.dout_i[9]_i_56_n_0 ),
        .I1(\gpr1.dout_i[9]_i_57_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_26_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF7 \gpr1.dout_i_reg[9]_i_27 
       (.I0(\gpr1.dout_i[9]_i_58_n_0 ),
        .I1(\gpr1.dout_i[9]_i_59_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_27_n_0 ),
        .S(\gc1.count_d2_reg[8]_rep ));
  MUXF8 \gpr1.dout_i_reg[9]_i_4 
       (.I0(\gpr1.dout_i_reg[9]_i_12_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_13_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_4_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_5 
       (.I0(\gpr1.dout_i_reg[9]_i_14_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_15_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_5_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_6 
       (.I0(\gpr1.dout_i_reg[9]_i_16_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_17_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_6_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_7 
       (.I0(\gpr1.dout_i_reg[9]_i_18_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_19_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_7_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_8 
       (.I0(\gpr1.dout_i_reg[9]_i_20_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_21_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_8_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
  MUXF8 \gpr1.dout_i_reg[9]_i_9 
       (.I0(\gpr1.dout_i_reg[9]_i_22_n_0 ),
        .I1(\gpr1.dout_i_reg[9]_i_23_n_0 ),
        .O(\gpr1.dout_i_reg[9]_i_9_n_0 ),
        .S(\gc1.count_d2_reg[12] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo
   (DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_2_out,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    s_axi4_rdata,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    rx_fg_len_empty_d1,
    out,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    sync_areset_n,
    \grxd.fg_rxd_wr_length_reg[2]_1 );
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_2_out;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input rx_fg_len_empty_d1;
  input out;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input sync_areset_n;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;

  wire Axi_Str_TxD_AReset;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire dout_i;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ;
  wire \gntv_or_sync_fifo.gl0.rd_n_103 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_104 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_105 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_106 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_107 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_108 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_109 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_110 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_111 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_112 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_113 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_114 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_115 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_116 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_117 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_118 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_119 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_120 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_121 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_122 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_123 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_124 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_125 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_126 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_127 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_128 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_129 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_130 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_131 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_132 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_133 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_134 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_135 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_136 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_137 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_138 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_139 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_140 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_141 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_142 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_143 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_144 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_145 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_146 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_147 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_148 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_149 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_150 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_151 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_83 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_84 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_100 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_101 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_102 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_103 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_104 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_105 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_106 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_108 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_109 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_110 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_111 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_112 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_113 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_114 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_115 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_116 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_117 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_118 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_119 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_120 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_121 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_123 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_124 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_125 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_126 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_127 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_128 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_129 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_130 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_131 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_132 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_133 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_134 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_135 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_136 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_137 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_138 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_139 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_140 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_141 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_142 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_143 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_144 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_145 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_146 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_147 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_148 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_149 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_150 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_151 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_152 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_153 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_154 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_155 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_156 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_157 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_158 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_159 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_160 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_161 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_162 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_163 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_164 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_165 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_166 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_167 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_168 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_169 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_170 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_78 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_79 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_80 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_81 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_82 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_83 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_84 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_85 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_86 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_87 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_88 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_89 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_92 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_93 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_94 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_95 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_96 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_97 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_98 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_99 ;
  wire \gr1.gdcf.dc/cntr_en ;
  wire [0:0]\grss.gpe.rdpe/rd_pntr_inv_pad ;
  wire [7:0]\grss.rsts/c2/v1_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire \gwss.gpf.wrpf/ram_rd_en_i ;
  wire \gwss.gpf.wrpf/ram_wr_en_i ;
  wire [7:0]\gwss.wsts/c0/v1_reg ;
  wire [7:0]\gwss.wsts/c1/v1_reg ;
  wire out;
  wire [14:0]p_0_out;
  wire [14:0]p_12_out;
  wire [14:0]p_13_out;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out;
  wire p_8_out_1;
  wire p_9_out;
  wire [14:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]sckt_wr_rst_cc;
  wire \sig_ip2bus_data_reg[14] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sync_areset_n;

  red_pitaya_ps_1_data_fifo_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.ADDRBWRADDR({\gntv_or_sync_fifo.gl0.rd_n_104 ,\gntv_or_sync_fifo.gl0.rd_n_105 ,\gntv_or_sync_fifo.gl0.rd_n_106 ,\gntv_or_sync_fifo.gl0.rd_n_107 ,\gntv_or_sync_fifo.gl0.rd_n_108 ,\gntv_or_sync_fifo.gl0.rd_n_109 ,\gntv_or_sync_fifo.gl0.rd_n_110 ,\gntv_or_sync_fifo.gl0.rd_n_111 ,\gntv_or_sync_fifo.gl0.rd_n_112 ,\gntv_or_sync_fifo.gl0.rd_n_113 ,\gntv_or_sync_fifo.gl0.rd_n_114 ,\gntv_or_sync_fifo.gl0.rd_n_115 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\gntv_or_sync_fifo.gl0.rd_n_116 ,\gntv_or_sync_fifo.gl0.rd_n_117 ,\gntv_or_sync_fifo.gl0.rd_n_118 ,\gntv_or_sync_fifo.gl0.rd_n_119 ,\gntv_or_sync_fifo.gl0.rd_n_120 ,\gntv_or_sync_fifo.gl0.rd_n_121 ,\gntv_or_sync_fifo.gl0.rd_n_122 ,\gntv_or_sync_fifo.gl0.rd_n_123 ,\gntv_or_sync_fifo.gl0.rd_n_124 ,\gntv_or_sync_fifo.gl0.rd_n_125 ,\gntv_or_sync_fifo.gl0.rd_n_126 ,\gntv_or_sync_fifo.gl0.rd_n_127 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\gntv_or_sync_fifo.gl0.rd_n_128 ,\gntv_or_sync_fifo.gl0.rd_n_129 ,\gntv_or_sync_fifo.gl0.rd_n_130 ,\gntv_or_sync_fifo.gl0.rd_n_131 ,\gntv_or_sync_fifo.gl0.rd_n_132 ,\gntv_or_sync_fifo.gl0.rd_n_133 ,\gntv_or_sync_fifo.gl0.rd_n_134 ,\gntv_or_sync_fifo.gl0.rd_n_135 ,\gntv_or_sync_fifo.gl0.rd_n_136 ,\gntv_or_sync_fifo.gl0.rd_n_137 ,\gntv_or_sync_fifo.gl0.rd_n_138 ,\gntv_or_sync_fifo.gl0.rd_n_139 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\gntv_or_sync_fifo.gl0.rd_n_140 ,\gntv_or_sync_fifo.gl0.rd_n_141 ,\gntv_or_sync_fifo.gl0.rd_n_142 ,\gntv_or_sync_fifo.gl0.rd_n_143 ,\gntv_or_sync_fifo.gl0.rd_n_144 ,\gntv_or_sync_fifo.gl0.rd_n_145 ,\gntv_or_sync_fifo.gl0.rd_n_146 ,\gntv_or_sync_fifo.gl0.rd_n_147 ,\gntv_or_sync_fifo.gl0.rd_n_148 ,\gntv_or_sync_fifo.gl0.rd_n_149 ,\gntv_or_sync_fifo.gl0.rd_n_150 ,\gntv_or_sync_fifo.gl0.rd_n_151 }),
        .DI(DI),
        .E(dout_i),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_I ),
        .ENB_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_I ),
        .ENB_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_I ),
        .ENB_I_10(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_11(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_I ),
        .ENB_I_12(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_I ),
        .ENB_I_13(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_14(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_15(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_I ),
        .ENB_I_16(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_I ),
        .ENB_I_17(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_I ),
        .ENB_I_18(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_19(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_I ),
        .ENB_I_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_20(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_I ),
        .ENB_I_21(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_I ),
        .ENB_I_22(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_23(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_I ),
        .ENB_I_24(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_I ),
        .ENB_I_25(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_26(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_27(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_I ),
        .ENB_I_28(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_I ),
        .ENB_I_29(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_3(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_I ),
        .ENB_I_30(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_4(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_I ),
        .ENB_I_5(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_I ),
        .ENB_I_6(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_7(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I ),
        .ENB_I_8(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_I ),
        .ENB_I_9(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_dly_D ),
        .ENB_dly_D_33(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_dly_D ),
        .ENB_dly_D_34(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_dly_D ),
        .ENB_dly_D_35(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_dly_D ),
        .ENB_dly_D_36(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_dly_D ),
        .ENB_dly_D_37(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_dly_D ),
        .ENB_dly_D_38(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_dly_D ),
        .ENB_dly_D_39(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .ENB_dly_D_40(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_dly_D ),
        .ENB_dly_D_41(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_dly_D ),
        .ENB_dly_D_42(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly_D ),
        .ENB_dly_D_43(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D ),
        .ENB_dly_D_44(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_dly_D ),
        .ENB_dly_D_45(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_dly_D ),
        .ENB_dly_D_46(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly_D ),
        .ENB_dly_D_47(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_dly_D ),
        .ENB_dly_D_48(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_dly_D ),
        .ENB_dly_D_49(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_dly_D ),
        .ENB_dly_D_50(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_dly_D ),
        .ENB_dly_D_51(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .ENB_dly_D_52(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_dly_D ),
        .ENB_dly_D_53(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_dly_D ),
        .ENB_dly_D_54(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_dly_D ),
        .ENB_dly_D_55(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_dly_D ),
        .ENB_dly_D_56(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_dly_D ),
        .ENB_dly_D_57(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_dly_D ),
        .ENB_dly_D_58(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_dly_D ),
        .ENB_dly_D_59(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_dly_D ),
        .ENB_dly_D_60(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_dly_D ),
        .ENB_dly_D_61(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_dly_D ),
        .ENB_dly_D_62(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_dly_D ),
        .ENB_dly_D_63(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_dly_D ),
        .Q(p_12_out),
        .S({\gntv_or_sync_fifo.gl0.wr_n_118 ,\gntv_or_sync_fifo.gl0.wr_n_119 ,\gntv_or_sync_fifo.gl0.wr_n_120 ,\gntv_or_sync_fifo.gl0.wr_n_121 }),
        .cntr_en(\gr1.gdcf.dc/cntr_en ),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_83 ),
        .\count_reg[7] (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\gcc0.gc0.count_d1_reg[0]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_89 ),
        .\gcc0.gc0.count_d1_reg[10]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_79 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__0 ({\gntv_or_sync_fifo.gl0.wr_n_110 ,\gntv_or_sync_fifo.gl0.wr_n_111 ,\gntv_or_sync_fifo.gl0.wr_n_112 ,\gntv_or_sync_fifo.gl0.wr_n_113 }),
        .\gcc0.gc0.count_d1_reg[11]_rep__0_0 (\gntv_or_sync_fifo.gl0.wr_n_78 ),
        .\gcc0.gc0.count_d1_reg[13] ({\gntv_or_sync_fifo.gl0.wr_n_108 ,\gntv_or_sync_fifo.gl0.wr_n_109 }),
        .\gcc0.gc0.count_d1_reg[1]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_88 ),
        .\gcc0.gc0.count_d1_reg[2]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_87 ),
        .\gcc0.gc0.count_d1_reg[3]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_86 ),
        .\gcc0.gc0.count_d1_reg[4]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_85 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_84 ),
        .\gcc0.gc0.count_d1_reg[6]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_83 ),
        .\gcc0.gc0.count_d1_reg[7]_rep__0 ({\gntv_or_sync_fifo.gl0.wr_n_114 ,\gntv_or_sync_fifo.gl0.wr_n_115 ,\gntv_or_sync_fifo.gl0.wr_n_116 ,\gntv_or_sync_fifo.gl0.wr_n_117 }),
        .\gcc0.gc0.count_d1_reg[7]_rep__0_0 (\gntv_or_sync_fifo.gl0.wr_n_82 ),
        .\gcc0.gc0.count_d1_reg[8]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_81 ),
        .\gcc0.gc0.count_d1_reg[9]_rep__0 (\gntv_or_sync_fifo.gl0.wr_n_80 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] (\gntv_or_sync_fifo.gl0.rd_n_103 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_1),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (sckt_wr_rst_cc),
        .p_13_out(p_13_out),
        .p_8_out_1(p_8_out_1),
        .p_9_out(p_9_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_92 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_84 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .ram_rd_en_i(\gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_wr_en_i(\gwss.gpf.wrpf/ram_wr_en_i ),
        .rd_pntr_inv_pad(\grss.gpe.rdpe/rd_pntr_inv_pad ),
        .rd_pntr_plus1(rd_pntr_plus1),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_31(\gwss.wsts/c1/v1_reg ),
        .v1_reg_32(\grss.rsts/c2/v1_reg ));
  red_pitaya_ps_1_data_fifo_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.ADDRARDADDR({\gntv_or_sync_fifo.gl0.wr_n_123 ,\gntv_or_sync_fifo.gl0.wr_n_124 ,\gntv_or_sync_fifo.gl0.wr_n_125 ,\gntv_or_sync_fifo.gl0.wr_n_126 ,\gntv_or_sync_fifo.gl0.wr_n_127 ,\gntv_or_sync_fifo.gl0.wr_n_128 ,\gntv_or_sync_fifo.gl0.wr_n_129 ,\gntv_or_sync_fifo.gl0.wr_n_130 ,\gntv_or_sync_fifo.gl0.wr_n_131 ,\gntv_or_sync_fifo.gl0.wr_n_132 ,\gntv_or_sync_fifo.gl0.wr_n_133 ,\gntv_or_sync_fifo.gl0.wr_n_134 }),
        .Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\gntv_or_sync_fifo.gl0.wr_n_95 ,\gntv_or_sync_fifo.gl0.wr_n_96 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\gntv_or_sync_fifo.gl0.wr_n_97 ,\gntv_or_sync_fifo.gl0.wr_n_98 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\gntv_or_sync_fifo.gl0.wr_n_99 ,\gntv_or_sync_fifo.gl0.wr_n_100 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\gntv_or_sync_fifo.gl0.wr_n_101 ,\gntv_or_sync_fifo.gl0.wr_n_102 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\gntv_or_sync_fifo.gl0.wr_n_103 ,\gntv_or_sync_fifo.gl0.wr_n_104 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\gntv_or_sync_fifo.gl0.wr_n_105 ,\gntv_or_sync_fifo.gl0.wr_n_106 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\gntv_or_sync_fifo.gl0.wr_n_135 ,\gntv_or_sync_fifo.gl0.wr_n_136 ,\gntv_or_sync_fifo.gl0.wr_n_137 ,\gntv_or_sync_fifo.gl0.wr_n_138 ,\gntv_or_sync_fifo.gl0.wr_n_139 ,\gntv_or_sync_fifo.gl0.wr_n_140 ,\gntv_or_sync_fifo.gl0.wr_n_141 ,\gntv_or_sync_fifo.gl0.wr_n_142 ,\gntv_or_sync_fifo.gl0.wr_n_143 ,\gntv_or_sync_fifo.gl0.wr_n_144 ,\gntv_or_sync_fifo.gl0.wr_n_145 ,\gntv_or_sync_fifo.gl0.wr_n_146 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\gntv_or_sync_fifo.gl0.wr_n_147 ,\gntv_or_sync_fifo.gl0.wr_n_148 ,\gntv_or_sync_fifo.gl0.wr_n_149 ,\gntv_or_sync_fifo.gl0.wr_n_150 ,\gntv_or_sync_fifo.gl0.wr_n_151 ,\gntv_or_sync_fifo.gl0.wr_n_152 ,\gntv_or_sync_fifo.gl0.wr_n_153 ,\gntv_or_sync_fifo.gl0.wr_n_154 ,\gntv_or_sync_fifo.gl0.wr_n_155 ,\gntv_or_sync_fifo.gl0.wr_n_156 ,\gntv_or_sync_fifo.gl0.wr_n_157 ,\gntv_or_sync_fifo.gl0.wr_n_158 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ({\gntv_or_sync_fifo.gl0.wr_n_159 ,\gntv_or_sync_fifo.gl0.wr_n_160 ,\gntv_or_sync_fifo.gl0.wr_n_161 ,\gntv_or_sync_fifo.gl0.wr_n_162 ,\gntv_or_sync_fifo.gl0.wr_n_163 ,\gntv_or_sync_fifo.gl0.wr_n_164 ,\gntv_or_sync_fifo.gl0.wr_n_165 ,\gntv_or_sync_fifo.gl0.wr_n_166 ,\gntv_or_sync_fifo.gl0.wr_n_167 ,\gntv_or_sync_fifo.gl0.wr_n_168 ,\gntv_or_sync_fifo.gl0.wr_n_169 ,\gntv_or_sync_fifo.gl0.wr_n_170 }),
        .ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_I ),
        .ENA_I_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_I ),
        .ENA_I_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_I ),
        .ENA_I_10(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_11(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_I ),
        .ENA_I_12(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_I ),
        .ENA_I_13(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_14(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_15(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_I ),
        .ENA_I_16(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_I ),
        .ENA_I_17(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_I ),
        .ENA_I_18(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_19(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_I ),
        .ENA_I_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_20(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_I ),
        .ENA_I_21(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_I ),
        .ENA_I_22(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_23(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I ),
        .ENA_I_24(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_I ),
        .ENA_I_25(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_26(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_27(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_I ),
        .ENA_I_28(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_I ),
        .ENA_I_29(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_3(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_I ),
        .ENA_I_30(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_31(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_4(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_I ),
        .ENA_I_5(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_I ),
        .ENA_I_6(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_7(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_I ),
        .ENA_I_8(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_I ),
        .ENA_I_9(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_dly_D ),
        .ENA_dly_D_34(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_dly_D ),
        .ENA_dly_D_35(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_dly_D ),
        .ENA_dly_D_36(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENA_dly_D_37(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_dly_D ),
        .ENA_dly_D_38(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_dly_D ),
        .ENA_dly_D_39(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_dly_D ),
        .ENA_dly_D_40(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_dly_D ),
        .ENA_dly_D_41(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_dly_D ),
        .ENA_dly_D_42(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_dly_D ),
        .ENA_dly_D_43(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_dly_D ),
        .ENA_dly_D_44(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D ),
        .ENA_dly_D_45(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_dly_D ),
        .ENA_dly_D_46(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_dly_D ),
        .ENA_dly_D_47(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_dly_D ),
        .ENA_dly_D_48(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D ),
        .ENA_dly_D_49(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_dly_D ),
        .ENA_dly_D_50(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_dly_D ),
        .ENA_dly_D_51(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_dly_D ),
        .ENA_dly_D_52(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_dly_D ),
        .ENA_dly_D_53(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_dly_D ),
        .ENA_dly_D_54(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_dly_D ),
        .ENA_dly_D_55(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_dly_D ),
        .ENA_dly_D_56(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENA_dly_D_57(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_dly_D ),
        .ENA_dly_D_58(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_D ),
        .ENA_dly_D_59(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_dly_D ),
        .ENA_dly_D_60(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D ),
        .ENA_dly_D_61(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_dly_D ),
        .ENA_dly_D_62(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D ),
        .ENA_dly_D_63(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_dly_D ),
        .ENA_dly_D_64(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D ),
        .ENA_dly_D_65(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ),
        .O(O),
        .Q(p_12_out),
        .S({\gntv_or_sync_fifo.gl0.wr_n_118 ,\gntv_or_sync_fifo.gl0.wr_n_119 ,\gntv_or_sync_fifo.gl0.wr_n_120 ,\gntv_or_sync_fifo.gl0.wr_n_121 }),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_93 ,\gntv_or_sync_fifo.gl0.wr_n_94 }),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .cntr_en(\gr1.gdcf.dc/cntr_en ),
        .empty_fwft_fb_o_i_reg(\gntv_or_sync_fifo.gl0.rd_n_84 ),
        .empty_fwft_i_reg(out),
        .\gaxi_full_sm.r_valid_r1_reg (\gntv_or_sync_fifo.gl0.rd_n_83 ),
        .\gc0.count_d1_reg[13] (p_0_out[13:0]),
        .\gc0.count_d1_reg[14] (\gntv_or_sync_fifo.gl0.rd_n_103 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12] (\gntv_or_sync_fifo.gl0.wr_n_78 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_79 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_1 (\gntv_or_sync_fifo.gl0.wr_n_80 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_2 (\gntv_or_sync_fifo.gl0.wr_n_81 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ({\gntv_or_sync_fifo.gl0.wr_n_110 ,\gntv_or_sync_fifo.gl0.wr_n_111 ,\gntv_or_sync_fifo.gl0.wr_n_112 ,\gntv_or_sync_fifo.gl0.wr_n_113 }),
        .\greg.gpcry_sym.diff_pntr_pad_reg[15] ({\gntv_or_sync_fifo.gl0.wr_n_108 ,\gntv_or_sync_fifo.gl0.wr_n_109 }),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_86 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_0 (\gntv_or_sync_fifo.gl0.wr_n_87 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_1 (\gntv_or_sync_fifo.gl0.wr_n_88 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_2 (\gntv_or_sync_fifo.gl0.wr_n_89 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8] (\gntv_or_sync_fifo.gl0.wr_n_82 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_0 (\gntv_or_sync_fifo.gl0.wr_n_83 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_1 (\gntv_or_sync_fifo.gl0.wr_n_84 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_2 (\gntv_or_sync_fifo.gl0.wr_n_85 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ({\gntv_or_sync_fifo.gl0.wr_n_114 ,\gntv_or_sync_fifo.gl0.wr_n_115 ,\gntv_or_sync_fifo.gl0.wr_n_116 ,\gntv_or_sync_fifo.gl0.wr_n_117 }),
        .\greg.ram_wr_en_i_reg (\gntv_or_sync_fifo.gl0.wr_n_92 ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_1),
        .out(rst_full_gen_i),
        .p_13_out(p_13_out),
        .p_3_in(p_3_in),
        .p_8_out(p_8_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .ram_rd_en_i(\gwss.gpf.wrpf/ram_rd_en_i ),
        .ram_wr_en_i(\gwss.gpf.wrpf/ram_wr_en_i ),
        .rd_pntr_inv_pad(\grss.gpe.rdpe/rd_pntr_inv_pad ),
        .rd_pntr_plus1(rd_pntr_plus1),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .v1_reg(\grss.rsts/c2/v1_reg ),
        .v1_reg_32(\gwss.wsts/c0/v1_reg ),
        .v1_reg_33(\gwss.wsts/c1/v1_reg ));
  red_pitaya_ps_1_data_fifo_0_memory \gntv_or_sync_fifo.mem 
       (.ADDRARDADDR({p_12_out[14:12],\gntv_or_sync_fifo.gl0.wr_n_147 ,\gntv_or_sync_fifo.gl0.wr_n_148 ,\gntv_or_sync_fifo.gl0.wr_n_149 ,\gntv_or_sync_fifo.gl0.wr_n_150 ,\gntv_or_sync_fifo.gl0.wr_n_151 ,\gntv_or_sync_fifo.gl0.wr_n_152 ,\gntv_or_sync_fifo.gl0.wr_n_153 ,\gntv_or_sync_fifo.gl0.wr_n_154 ,\gntv_or_sync_fifo.gl0.wr_n_155 ,\gntv_or_sync_fifo.gl0.wr_n_156 ,\gntv_or_sync_fifo.gl0.wr_n_157 ,\gntv_or_sync_fifo.gl0.wr_n_158 }),
        .ADDRBWRADDR({p_0_out[14:12],\gntv_or_sync_fifo.gl0.rd_n_128 ,\gntv_or_sync_fifo.gl0.rd_n_129 ,\gntv_or_sync_fifo.gl0.rd_n_130 ,\gntv_or_sync_fifo.gl0.rd_n_131 ,\gntv_or_sync_fifo.gl0.rd_n_132 ,\gntv_or_sync_fifo.gl0.rd_n_133 ,\gntv_or_sync_fifo.gl0.rd_n_134 ,\gntv_or_sync_fifo.gl0.rd_n_135 ,\gntv_or_sync_fifo.gl0.rd_n_136 ,\gntv_or_sync_fifo.gl0.rd_n_137 ,\gntv_or_sync_fifo.gl0.rd_n_138 ,\gntv_or_sync_fifo.gl0.rd_n_139 }),
        .E(dout_i),
        .ENA_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I ),
        .ENA_I_100(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_I ),
        .ENA_I_102(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_I ),
        .ENA_I_104(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_I ),
        .ENA_I_106(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_I ),
        .ENA_I_108(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_I ),
        .ENA_I_110(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_I ),
        .ENA_I_112(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_I ),
        .ENA_I_114(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_I ),
        .ENA_I_116(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I ),
        .ENA_I_118(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_I ),
        .ENA_I_120(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_I ),
        .ENA_I_122(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_I ),
        .ENA_I_124(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_I ),
        .ENA_I_126(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_I ),
        .ENA_I_64(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_66(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_68(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_70(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_72(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_74(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_76(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_78(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_80(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_82(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_84(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_86(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_88(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_I ),
        .ENA_I_90(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_I ),
        .ENA_I_92(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_I ),
        .ENA_I_94(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_I ),
        .ENA_I_96(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_I ),
        .ENA_I_98(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_I ),
        .ENA_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D ),
        .ENA_dly_D_0(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D ),
        .ENA_dly_D_10(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_dly_D ),
        .ENA_dly_D_12(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_dly_D ),
        .ENA_dly_D_14(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENA_dly_D_16(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_dly_D ),
        .ENA_dly_D_18(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_dly_D ),
        .ENA_dly_D_2(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D ),
        .ENA_dly_D_20(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_dly_D ),
        .ENA_dly_D_22(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_dly_D ),
        .ENA_dly_D_24(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_dly_D ),
        .ENA_dly_D_26(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_dly_D ),
        .ENA_dly_D_28(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_dly_D ),
        .ENA_dly_D_30(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_dly_D ),
        .ENA_dly_D_32(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D ),
        .ENA_dly_D_34(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_dly_D ),
        .ENA_dly_D_36(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_D ),
        .ENA_dly_D_38(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_dly_D ),
        .ENA_dly_D_4(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D ),
        .ENA_dly_D_40(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_dly_D ),
        .ENA_dly_D_42(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_dly_D ),
        .ENA_dly_D_44(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_dly_D ),
        .ENA_dly_D_46(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_dly_D ),
        .ENA_dly_D_48(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_dly_D ),
        .ENA_dly_D_50(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_dly_D ),
        .ENA_dly_D_52(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_dly_D ),
        .ENA_dly_D_54(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_dly_D ),
        .ENA_dly_D_56(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_dly_D ),
        .ENA_dly_D_58(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_dly_D ),
        .ENA_dly_D_6(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D ),
        .ENA_dly_D_60(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_dly_D ),
        .ENA_dly_D_62(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_dly_D ),
        .ENA_dly_D_8(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_I_101(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_I ),
        .ENB_I_103(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_I ),
        .ENB_I_105(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_I ),
        .ENB_I_107(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_I ),
        .ENB_I_109(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_I ),
        .ENB_I_111(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_I ),
        .ENB_I_113(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_I ),
        .ENB_I_115(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_I ),
        .ENB_I_117(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I ),
        .ENB_I_119(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_I ),
        .ENB_I_121(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_I ),
        .ENB_I_123(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_I ),
        .ENB_I_125(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_I ),
        .ENB_I_127(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_I ),
        .ENB_I_65(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_67(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_69(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_71(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_73(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_75(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_77(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_79(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_81(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_83(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_85(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_87(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_89(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_I ),
        .ENB_I_91(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_I ),
        .ENB_I_93(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_I ),
        .ENB_I_95(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_I ),
        .ENB_I_97(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_I ),
        .ENB_I_99(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .ENB_dly_D_1(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_dly_D ),
        .ENB_dly_D_11(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_dly_D ),
        .ENB_dly_D_13(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_dly_D ),
        .ENB_dly_D_15(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .ENB_dly_D_17(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly_D ),
        .ENB_dly_D_19(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_dly_D ),
        .ENB_dly_D_21(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly_D ),
        .ENB_dly_D_23(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_dly_D ),
        .ENB_dly_D_25(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_dly_D ),
        .ENB_dly_D_27(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_dly_D ),
        .ENB_dly_D_29(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_dly_D ),
        .ENB_dly_D_3(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_dly_D ),
        .ENB_dly_D_31(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_dly_D ),
        .ENB_dly_D_33(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_dly_D ),
        .ENB_dly_D_35(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_dly_D ),
        .ENB_dly_D_37(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_dly_D ),
        .ENB_dly_D_39(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_dly_D ),
        .ENB_dly_D_41(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_dly_D ),
        .ENB_dly_D_43(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_dly_D ),
        .ENB_dly_D_45(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_dly_D ),
        .ENB_dly_D_47(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_dly_D ),
        .ENB_dly_D_49(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_dly_D ),
        .ENB_dly_D_5(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D ),
        .ENB_dly_D_51(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_dly_D ),
        .ENB_dly_D_53(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_dly_D ),
        .ENB_dly_D_55(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_dly_D ),
        .ENB_dly_D_57(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_dly_D ),
        .ENB_dly_D_59(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_dly_D ),
        .ENB_dly_D_61(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_dly_D ),
        .ENB_dly_D_63(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_dly_D ),
        .ENB_dly_D_7(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_dly_D ),
        .ENB_dly_D_9(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(sckt_wr_rst_cc),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_93 ,\gntv_or_sync_fifo.gl0.wr_n_94 }),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\gc0.count_d1_reg[11]_rep ({\gntv_or_sync_fifo.gl0.rd_n_104 ,\gntv_or_sync_fifo.gl0.rd_n_105 ,\gntv_or_sync_fifo.gl0.rd_n_106 ,\gntv_or_sync_fifo.gl0.rd_n_107 ,\gntv_or_sync_fifo.gl0.rd_n_108 ,\gntv_or_sync_fifo.gl0.rd_n_109 ,\gntv_or_sync_fifo.gl0.rd_n_110 ,\gntv_or_sync_fifo.gl0.rd_n_111 ,\gntv_or_sync_fifo.gl0.rd_n_112 ,\gntv_or_sync_fifo.gl0.rd_n_113 ,\gntv_or_sync_fifo.gl0.rd_n_114 ,\gntv_or_sync_fifo.gl0.rd_n_115 }),
        .\gc0.count_d1_reg[11]_rep__0 ({\gntv_or_sync_fifo.gl0.rd_n_116 ,\gntv_or_sync_fifo.gl0.rd_n_117 ,\gntv_or_sync_fifo.gl0.rd_n_118 ,\gntv_or_sync_fifo.gl0.rd_n_119 ,\gntv_or_sync_fifo.gl0.rd_n_120 ,\gntv_or_sync_fifo.gl0.rd_n_121 ,\gntv_or_sync_fifo.gl0.rd_n_122 ,\gntv_or_sync_fifo.gl0.rd_n_123 ,\gntv_or_sync_fifo.gl0.rd_n_124 ,\gntv_or_sync_fifo.gl0.rd_n_125 ,\gntv_or_sync_fifo.gl0.rd_n_126 ,\gntv_or_sync_fifo.gl0.rd_n_127 }),
        .\gc0.count_d1_reg[11]_rep__2 ({\gntv_or_sync_fifo.gl0.rd_n_140 ,\gntv_or_sync_fifo.gl0.rd_n_141 ,\gntv_or_sync_fifo.gl0.rd_n_142 ,\gntv_or_sync_fifo.gl0.rd_n_143 ,\gntv_or_sync_fifo.gl0.rd_n_144 ,\gntv_or_sync_fifo.gl0.rd_n_145 ,\gntv_or_sync_fifo.gl0.rd_n_146 ,\gntv_or_sync_fifo.gl0.rd_n_147 ,\gntv_or_sync_fifo.gl0.rd_n_148 ,\gntv_or_sync_fifo.gl0.rd_n_149 ,\gntv_or_sync_fifo.gl0.rd_n_150 ,\gntv_or_sync_fifo.gl0.rd_n_151 }),
        .\gcc0.gc0.count_d1_reg[11]_rep ({\gntv_or_sync_fifo.gl0.wr_n_123 ,\gntv_or_sync_fifo.gl0.wr_n_124 ,\gntv_or_sync_fifo.gl0.wr_n_125 ,\gntv_or_sync_fifo.gl0.wr_n_126 ,\gntv_or_sync_fifo.gl0.wr_n_127 ,\gntv_or_sync_fifo.gl0.wr_n_128 ,\gntv_or_sync_fifo.gl0.wr_n_129 ,\gntv_or_sync_fifo.gl0.wr_n_130 ,\gntv_or_sync_fifo.gl0.wr_n_131 ,\gntv_or_sync_fifo.gl0.wr_n_132 ,\gntv_or_sync_fifo.gl0.wr_n_133 ,\gntv_or_sync_fifo.gl0.wr_n_134 }),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 ({\gntv_or_sync_fifo.gl0.wr_n_135 ,\gntv_or_sync_fifo.gl0.wr_n_136 ,\gntv_or_sync_fifo.gl0.wr_n_137 ,\gntv_or_sync_fifo.gl0.wr_n_138 ,\gntv_or_sync_fifo.gl0.wr_n_139 ,\gntv_or_sync_fifo.gl0.wr_n_140 ,\gntv_or_sync_fifo.gl0.wr_n_141 ,\gntv_or_sync_fifo.gl0.wr_n_142 ,\gntv_or_sync_fifo.gl0.wr_n_143 ,\gntv_or_sync_fifo.gl0.wr_n_144 ,\gntv_or_sync_fifo.gl0.wr_n_145 ,\gntv_or_sync_fifo.gl0.wr_n_146 }),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 ({\gntv_or_sync_fifo.gl0.wr_n_159 ,\gntv_or_sync_fifo.gl0.wr_n_160 ,\gntv_or_sync_fifo.gl0.wr_n_161 ,\gntv_or_sync_fifo.gl0.wr_n_162 ,\gntv_or_sync_fifo.gl0.wr_n_163 ,\gntv_or_sync_fifo.gl0.wr_n_164 ,\gntv_or_sync_fifo.gl0.wr_n_165 ,\gntv_or_sync_fifo.gl0.wr_n_166 ,\gntv_or_sync_fifo.gl0.wr_n_167 ,\gntv_or_sync_fifo.gl0.wr_n_168 ,\gntv_or_sync_fifo.gl0.wr_n_169 ,\gntv_or_sync_fifo.gl0.wr_n_170 }),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out_1(p_8_out_1),
        .ram_full_fb_i_reg({\gntv_or_sync_fifo.gl0.wr_n_99 ,\gntv_or_sync_fifo.gl0.wr_n_100 }),
        .ram_full_fb_i_reg_0({\gntv_or_sync_fifo.gl0.wr_n_97 ,\gntv_or_sync_fifo.gl0.wr_n_98 }),
        .ram_full_fb_i_reg_1({\gntv_or_sync_fifo.gl0.wr_n_101 ,\gntv_or_sync_fifo.gl0.wr_n_102 }),
        .ram_full_fb_i_reg_2({\gntv_or_sync_fifo.gl0.wr_n_95 ,\gntv_or_sync_fifo.gl0.wr_n_96 }),
        .ram_full_fb_i_reg_3({\gntv_or_sync_fifo.gl0.wr_n_103 ,\gntv_or_sync_fifo.gl0.wr_n_104 }),
        .ram_full_fb_i_reg_4({\gntv_or_sync_fifo.gl0.wr_n_105 ,\gntv_or_sync_fifo.gl0.wr_n_106 }),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .sig_rd_rlen_reg(sig_rd_rlen_reg));
  red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo rstblk
       (.ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(sckt_wr_rst_cc),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rstblk_n_1),
        .out(rst_full_gen_i),
        .p_8_out_1(p_8_out_1),
        .s_axi_aclk(s_axi_aclk),
        .sync_areset_n(sync_areset_n));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0
   (out,
    SS,
    D,
    \sig_ip2bus_data_reg[11] ,
    s_axi_aclk,
    sig_rd_rlen_reg,
    rx_len_wr_en,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    Q,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    sig_rd_rlen,
    p_7_out,
    IP2Bus_Error,
    Bus_RNW_reg_reg,
    fg_rxd_wr_length);
  output out;
  output [0:0]SS;
  output [4:0]D;
  output [16:0]\sig_ip2bus_data_reg[11] ;
  input s_axi_aclk;
  input sig_rd_rlen_reg;
  input rx_len_wr_en;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [0:0]Q;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input sig_rd_rlen;
  input [3:0]p_7_out;
  input IP2Bus_Error;
  input Bus_RNW_reg_reg;
  input [20:0]fg_rxd_wr_length;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg_reg;
  wire [4:0]D;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [20:0]fg_rxd_wr_length;
  wire \gntv_or_sync_fifo.gl0.rd_n_100 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_101 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_102 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_103 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_104 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_105 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_106 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_107 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_108 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_109 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_110 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_111 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_112 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_113 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_114 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_115 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_116 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_117 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_118 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_119 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_120 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_121 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_122 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_123 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_124 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_125 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_126 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_127 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_128 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_129 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_130 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_131 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_132 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_133 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_134 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_135 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_136 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_137 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_138 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_139 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_140 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_141 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_142 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_143 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_144 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_145 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_146 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_147 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_148 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_149 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_150 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_151 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_152 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_153 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_154 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_155 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_156 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_157 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_158 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_159 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_160 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_161 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_162 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_163 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_164 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_165 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_166 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_167 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_168 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_169 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_170 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_171 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_172 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_173 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_174 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_175 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_176 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_177 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_178 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_179 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_180 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_181 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_182 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_183 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_184 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_185 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_186 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_187 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_188 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_189 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_190 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_191 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_192 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_193 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_194 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_195 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_196 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_197 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_198 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_199 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_200 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_201 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_202 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_203 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_204 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_205 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_206 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_207 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_208 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_209 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_210 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_211 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_212 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_213 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_214 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_215 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_216 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_217 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_32 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_33 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_34 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_35 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_36 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_37 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_38 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_39 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_40 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_41 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_42 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_43 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_44 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_45 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_46 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_47 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_48 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_49 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_50 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_51 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_52 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_53 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_54 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_55 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_56 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_57 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_58 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_59 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_60 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_61 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_62 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_63 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_64 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_65 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_66 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_67 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_68 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_69 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_70 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_71 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_72 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_73 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_74 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_75 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_76 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_77 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_78 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_79 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_80 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_81 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_82 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_83 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_84 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_85 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_86 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_87 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_88 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_89 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_90 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_91 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_92 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_93 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_94 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_95 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_96 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_97 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_98 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_99 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_100 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_101 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_102 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_103 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_104 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_105 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_106 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_107 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_108 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_109 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_110 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_111 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_112 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_113 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_114 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_115 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_116 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_117 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_118 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_119 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_120 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_121 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_122 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_123 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_124 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_125 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_126 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_127 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_128 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_129 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_13 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_130 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_131 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_132 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_133 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_134 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_135 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_136 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_137 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_138 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_139 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_140 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_141 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_142 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_143 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_144 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_145 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_146 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_147 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_148 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_149 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_150 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_151 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_152 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_153 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_154 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_155 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_156 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_157 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_158 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_159 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_160 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_161 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_162 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_163 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_164 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_165 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_166 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_167 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_168 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_169 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_170 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_171 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_172 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_173 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_174 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_175 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_176 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_177 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_178 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_179 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_180 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_181 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_182 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_183 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_184 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_185 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_186 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_187 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_188 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_189 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_190 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_191 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_192 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_193 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_194 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_195 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_196 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_197 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_198 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_199 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_200 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_201 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_202 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_203 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_204 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_205 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_206 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_207 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_208 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_209 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_210 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_211 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_212 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_213 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_214 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_215 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_216 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_217 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_218 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_219 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_220 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_221 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_222 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_223 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_224 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_225 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_226 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_227 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_228 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_229 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_230 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_231 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_232 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_233 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_234 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_235 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_236 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_237 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_238 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_239 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_240 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_241 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_242 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_243 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_244 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_27 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_28 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_29 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_30 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_31 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_33 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_34 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_35 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_36 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_37 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_38 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_39 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_40 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_41 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_42 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_43 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_44 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_45 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_46 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_47 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_48 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_49 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_50 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_51 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_52 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_53 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_54 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_55 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_56 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_57 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_58 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_59 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_60 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_61 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_62 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_63 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_64 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_65 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_66 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_67 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_68 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_69 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_70 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_71 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_72 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_73 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_74 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_75 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_76 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_77 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_78 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_79 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_80 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_81 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_82 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_83 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_84 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_85 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_86 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_87 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_88 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_89 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_90 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_91 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_92 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_93 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_94 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_95 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_96 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_97 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_98 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_99 ;
  wire [6:0]\grss.rsts/c1/v1_reg ;
  wire [6:0]\gwss.wsts/c1/v1_reg ;
  wire out;
  wire [12:0]p_0_out_0;
  wire [12:0]p_11_out;
  wire [12:0]p_12_out;
  wire p_5_out;
  wire [3:0]p_7_out;
  wire ram_rd_en_i;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [16:0]\sig_ip2bus_data_reg[11] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.ADDRC({\gntv_or_sync_fifo.gl0.rd_n_33 ,\gntv_or_sync_fifo.gl0.rd_n_34 ,\gntv_or_sync_fifo.gl0.rd_n_35 ,\gntv_or_sync_fifo.gl0.rd_n_36 ,\gntv_or_sync_fifo.gl0.rd_n_37 ,\gntv_or_sync_fifo.gl0.rd_n_38 }),
        .Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .D(p_12_out),
        .E(p_5_out),
        .Q(p_0_out_0),
        .\gc1.count_d2_reg[8]_rep__0 (SS),
        .\gcc0.gc0.count_d1_reg[12] (p_11_out),
        .\gpr1.dout_i_reg[0] ({\gntv_or_sync_fifo.gl0.rd_n_39 ,\gntv_or_sync_fifo.gl0.rd_n_40 ,\gntv_or_sync_fifo.gl0.rd_n_41 ,\gntv_or_sync_fifo.gl0.rd_n_42 ,\gntv_or_sync_fifo.gl0.rd_n_43 ,\gntv_or_sync_fifo.gl0.rd_n_44 }),
        .\gpr1.dout_i_reg[0]_0 ({\gntv_or_sync_fifo.gl0.rd_n_45 ,\gntv_or_sync_fifo.gl0.rd_n_46 ,\gntv_or_sync_fifo.gl0.rd_n_47 ,\gntv_or_sync_fifo.gl0.rd_n_48 ,\gntv_or_sync_fifo.gl0.rd_n_49 ,\gntv_or_sync_fifo.gl0.rd_n_50 }),
        .\gpr1.dout_i_reg[0]_1 ({\gntv_or_sync_fifo.gl0.rd_n_51 ,\gntv_or_sync_fifo.gl0.rd_n_52 ,\gntv_or_sync_fifo.gl0.rd_n_53 ,\gntv_or_sync_fifo.gl0.rd_n_54 ,\gntv_or_sync_fifo.gl0.rd_n_55 ,\gntv_or_sync_fifo.gl0.rd_n_56 }),
        .\gpr1.dout_i_reg[0]_2 (\gntv_or_sync_fifo.gl0.rd_n_210 ),
        .\gpr1.dout_i_reg[0]_3 (\gntv_or_sync_fifo.gl0.rd_n_215 ),
        .\gpr1.dout_i_reg[0]_4 (\gntv_or_sync_fifo.gl0.rd_n_217 ),
        .\gpr1.dout_i_reg[10] (\gntv_or_sync_fifo.gl0.rd_n_207 ),
        .\gpr1.dout_i_reg[10]_0 (\gntv_or_sync_fifo.gl0.rd_n_212 ),
        .\gpr1.dout_i_reg[12] ({\gntv_or_sync_fifo.gl0.rd_n_129 ,\gntv_or_sync_fifo.gl0.rd_n_130 ,\gntv_or_sync_fifo.gl0.rd_n_131 ,\gntv_or_sync_fifo.gl0.rd_n_132 ,\gntv_or_sync_fifo.gl0.rd_n_133 ,\gntv_or_sync_fifo.gl0.rd_n_134 }),
        .\gpr1.dout_i_reg[12]_0 ({\gntv_or_sync_fifo.gl0.rd_n_135 ,\gntv_or_sync_fifo.gl0.rd_n_136 ,\gntv_or_sync_fifo.gl0.rd_n_137 ,\gntv_or_sync_fifo.gl0.rd_n_138 ,\gntv_or_sync_fifo.gl0.rd_n_139 ,\gntv_or_sync_fifo.gl0.rd_n_140 }),
        .\gpr1.dout_i_reg[12]_1 ({\gntv_or_sync_fifo.gl0.rd_n_141 ,\gntv_or_sync_fifo.gl0.rd_n_142 ,\gntv_or_sync_fifo.gl0.rd_n_143 ,\gntv_or_sync_fifo.gl0.rd_n_144 ,\gntv_or_sync_fifo.gl0.rd_n_145 ,\gntv_or_sync_fifo.gl0.rd_n_146 }),
        .\gpr1.dout_i_reg[12]_2 ({\gntv_or_sync_fifo.gl0.rd_n_147 ,\gntv_or_sync_fifo.gl0.rd_n_148 ,\gntv_or_sync_fifo.gl0.rd_n_149 ,\gntv_or_sync_fifo.gl0.rd_n_150 ,\gntv_or_sync_fifo.gl0.rd_n_151 ,\gntv_or_sync_fifo.gl0.rd_n_152 }),
        .\gpr1.dout_i_reg[14] (\gntv_or_sync_fifo.gl0.rd_n_206 ),
        .\gpr1.dout_i_reg[14]_0 (\gntv_or_sync_fifo.gl0.rd_n_211 ),
        .\gpr1.dout_i_reg[15] ({\gntv_or_sync_fifo.gl0.rd_n_153 ,\gntv_or_sync_fifo.gl0.rd_n_154 ,\gntv_or_sync_fifo.gl0.rd_n_155 ,\gntv_or_sync_fifo.gl0.rd_n_156 ,\gntv_or_sync_fifo.gl0.rd_n_157 ,\gntv_or_sync_fifo.gl0.rd_n_158 }),
        .\gpr1.dout_i_reg[15]_0 ({\gntv_or_sync_fifo.gl0.rd_n_159 ,\gntv_or_sync_fifo.gl0.rd_n_160 ,\gntv_or_sync_fifo.gl0.rd_n_161 ,\gntv_or_sync_fifo.gl0.rd_n_162 ,\gntv_or_sync_fifo.gl0.rd_n_163 ,\gntv_or_sync_fifo.gl0.rd_n_164 }),
        .\gpr1.dout_i_reg[15]_1 ({\gntv_or_sync_fifo.gl0.rd_n_165 ,\gntv_or_sync_fifo.gl0.rd_n_166 ,\gntv_or_sync_fifo.gl0.rd_n_167 ,\gntv_or_sync_fifo.gl0.rd_n_168 ,\gntv_or_sync_fifo.gl0.rd_n_169 ,\gntv_or_sync_fifo.gl0.rd_n_170 }),
        .\gpr1.dout_i_reg[15]_2 ({\gntv_or_sync_fifo.gl0.rd_n_171 ,\gntv_or_sync_fifo.gl0.rd_n_172 ,\gntv_or_sync_fifo.gl0.rd_n_173 ,\gntv_or_sync_fifo.gl0.rd_n_174 ,\gntv_or_sync_fifo.gl0.rd_n_175 ,\gntv_or_sync_fifo.gl0.rd_n_176 }),
        .\gpr1.dout_i_reg[18] ({\gntv_or_sync_fifo.gl0.rd_n_177 ,\gntv_or_sync_fifo.gl0.rd_n_178 ,\gntv_or_sync_fifo.gl0.rd_n_179 ,\gntv_or_sync_fifo.gl0.rd_n_180 ,\gntv_or_sync_fifo.gl0.rd_n_181 ,\gntv_or_sync_fifo.gl0.rd_n_182 }),
        .\gpr1.dout_i_reg[18]_0 ({\gntv_or_sync_fifo.gl0.rd_n_183 ,\gntv_or_sync_fifo.gl0.rd_n_184 ,\gntv_or_sync_fifo.gl0.rd_n_185 ,\gntv_or_sync_fifo.gl0.rd_n_186 ,\gntv_or_sync_fifo.gl0.rd_n_187 ,\gntv_or_sync_fifo.gl0.rd_n_188 }),
        .\gpr1.dout_i_reg[18]_1 ({\gntv_or_sync_fifo.gl0.rd_n_189 ,\gntv_or_sync_fifo.gl0.rd_n_190 ,\gntv_or_sync_fifo.gl0.rd_n_191 ,\gntv_or_sync_fifo.gl0.rd_n_192 ,\gntv_or_sync_fifo.gl0.rd_n_193 ,\gntv_or_sync_fifo.gl0.rd_n_194 }),
        .\gpr1.dout_i_reg[18]_2 ({\gntv_or_sync_fifo.gl0.rd_n_195 ,\gntv_or_sync_fifo.gl0.rd_n_196 ,\gntv_or_sync_fifo.gl0.rd_n_197 ,\gntv_or_sync_fifo.gl0.rd_n_198 ,\gntv_or_sync_fifo.gl0.rd_n_199 ,\gntv_or_sync_fifo.gl0.rd_n_200 }),
        .\gpr1.dout_i_reg[21] (\gntv_or_sync_fifo.gl0.rd_n_32 ),
        .\gpr1.dout_i_reg[21]_0 (\gntv_or_sync_fifo.gl0.rd_n_201 ),
        .\gpr1.dout_i_reg[21]_1 (\gntv_or_sync_fifo.gl0.rd_n_202 ),
        .\gpr1.dout_i_reg[21]_2 (\gntv_or_sync_fifo.gl0.rd_n_203 ),
        .\gpr1.dout_i_reg[21]_3 (\gntv_or_sync_fifo.gl0.rd_n_204 ),
        .\gpr1.dout_i_reg[21]_4 (\gntv_or_sync_fifo.gl0.rd_n_205 ),
        .\gpr1.dout_i_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_209 ),
        .\gpr1.dout_i_reg[2]_0 (\gntv_or_sync_fifo.gl0.rd_n_214 ),
        .\gpr1.dout_i_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_57 ,\gntv_or_sync_fifo.gl0.rd_n_58 ,\gntv_or_sync_fifo.gl0.rd_n_59 ,\gntv_or_sync_fifo.gl0.rd_n_60 ,\gntv_or_sync_fifo.gl0.rd_n_61 ,\gntv_or_sync_fifo.gl0.rd_n_62 }),
        .\gpr1.dout_i_reg[3]_0 ({\gntv_or_sync_fifo.gl0.rd_n_63 ,\gntv_or_sync_fifo.gl0.rd_n_64 ,\gntv_or_sync_fifo.gl0.rd_n_65 ,\gntv_or_sync_fifo.gl0.rd_n_66 ,\gntv_or_sync_fifo.gl0.rd_n_67 ,\gntv_or_sync_fifo.gl0.rd_n_68 }),
        .\gpr1.dout_i_reg[3]_1 ({\gntv_or_sync_fifo.gl0.rd_n_69 ,\gntv_or_sync_fifo.gl0.rd_n_70 ,\gntv_or_sync_fifo.gl0.rd_n_71 ,\gntv_or_sync_fifo.gl0.rd_n_72 ,\gntv_or_sync_fifo.gl0.rd_n_73 ,\gntv_or_sync_fifo.gl0.rd_n_74 }),
        .\gpr1.dout_i_reg[3]_2 ({\gntv_or_sync_fifo.gl0.rd_n_75 ,\gntv_or_sync_fifo.gl0.rd_n_76 ,\gntv_or_sync_fifo.gl0.rd_n_77 ,\gntv_or_sync_fifo.gl0.rd_n_78 ,\gntv_or_sync_fifo.gl0.rd_n_79 ,\gntv_or_sync_fifo.gl0.rd_n_80 }),
        .\gpr1.dout_i_reg[6] ({\gntv_or_sync_fifo.gl0.rd_n_81 ,\gntv_or_sync_fifo.gl0.rd_n_82 ,\gntv_or_sync_fifo.gl0.rd_n_83 ,\gntv_or_sync_fifo.gl0.rd_n_84 ,\gntv_or_sync_fifo.gl0.rd_n_85 ,\gntv_or_sync_fifo.gl0.rd_n_86 }),
        .\gpr1.dout_i_reg[6]_0 ({\gntv_or_sync_fifo.gl0.rd_n_87 ,\gntv_or_sync_fifo.gl0.rd_n_88 ,\gntv_or_sync_fifo.gl0.rd_n_89 ,\gntv_or_sync_fifo.gl0.rd_n_90 ,\gntv_or_sync_fifo.gl0.rd_n_91 ,\gntv_or_sync_fifo.gl0.rd_n_92 }),
        .\gpr1.dout_i_reg[6]_1 ({\gntv_or_sync_fifo.gl0.rd_n_93 ,\gntv_or_sync_fifo.gl0.rd_n_94 ,\gntv_or_sync_fifo.gl0.rd_n_95 ,\gntv_or_sync_fifo.gl0.rd_n_96 ,\gntv_or_sync_fifo.gl0.rd_n_97 ,\gntv_or_sync_fifo.gl0.rd_n_98 }),
        .\gpr1.dout_i_reg[6]_2 ({\gntv_or_sync_fifo.gl0.rd_n_99 ,\gntv_or_sync_fifo.gl0.rd_n_100 ,\gntv_or_sync_fifo.gl0.rd_n_101 ,\gntv_or_sync_fifo.gl0.rd_n_102 ,\gntv_or_sync_fifo.gl0.rd_n_103 ,\gntv_or_sync_fifo.gl0.rd_n_104 }),
        .\gpr1.dout_i_reg[6]_3 (\gntv_or_sync_fifo.gl0.rd_n_208 ),
        .\gpr1.dout_i_reg[6]_4 (\gntv_or_sync_fifo.gl0.rd_n_213 ),
        .\gpr1.dout_i_reg[6]_5 (\gntv_or_sync_fifo.gl0.rd_n_216 ),
        .\gpr1.dout_i_reg[9] ({\gntv_or_sync_fifo.gl0.rd_n_105 ,\gntv_or_sync_fifo.gl0.rd_n_106 ,\gntv_or_sync_fifo.gl0.rd_n_107 ,\gntv_or_sync_fifo.gl0.rd_n_108 ,\gntv_or_sync_fifo.gl0.rd_n_109 ,\gntv_or_sync_fifo.gl0.rd_n_110 }),
        .\gpr1.dout_i_reg[9]_0 ({\gntv_or_sync_fifo.gl0.rd_n_111 ,\gntv_or_sync_fifo.gl0.rd_n_112 ,\gntv_or_sync_fifo.gl0.rd_n_113 ,\gntv_or_sync_fifo.gl0.rd_n_114 ,\gntv_or_sync_fifo.gl0.rd_n_115 ,\gntv_or_sync_fifo.gl0.rd_n_116 }),
        .\gpr1.dout_i_reg[9]_1 ({\gntv_or_sync_fifo.gl0.rd_n_117 ,\gntv_or_sync_fifo.gl0.rd_n_118 ,\gntv_or_sync_fifo.gl0.rd_n_119 ,\gntv_or_sync_fifo.gl0.rd_n_120 ,\gntv_or_sync_fifo.gl0.rd_n_121 ,\gntv_or_sync_fifo.gl0.rd_n_122 }),
        .\gpr1.dout_i_reg[9]_2 ({\gntv_or_sync_fifo.gl0.rd_n_123 ,\gntv_or_sync_fifo.gl0.rd_n_124 ,\gntv_or_sync_fifo.gl0.rd_n_125 ,\gntv_or_sync_fifo.gl0.rd_n_126 ,\gntv_or_sync_fifo.gl0.rd_n_127 ,\gntv_or_sync_fifo.gl0.rd_n_128 }),
        .out(out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_13 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .ram_rd_en_i(ram_rd_en_i),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
  red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.ADDRD({\gntv_or_sync_fifo.gl0.wr_n_155 ,\gntv_or_sync_fifo.gl0.wr_n_156 ,\gntv_or_sync_fifo.gl0.wr_n_157 ,\gntv_or_sync_fifo.gl0.wr_n_158 ,\gntv_or_sync_fifo.gl0.wr_n_159 ,\gntv_or_sync_fifo.gl0.wr_n_160 }),
        .D(p_12_out),
        .Q(p_11_out),
        .\gpr1.dout_i_reg[12] ({\gntv_or_sync_fifo.gl0.wr_n_197 ,\gntv_or_sync_fifo.gl0.wr_n_198 ,\gntv_or_sync_fifo.gl0.wr_n_199 ,\gntv_or_sync_fifo.gl0.wr_n_200 ,\gntv_or_sync_fifo.gl0.wr_n_201 ,\gntv_or_sync_fifo.gl0.wr_n_202 }),
        .\gpr1.dout_i_reg[12]_0 ({\gntv_or_sync_fifo.gl0.wr_n_203 ,\gntv_or_sync_fifo.gl0.wr_n_204 ,\gntv_or_sync_fifo.gl0.wr_n_205 ,\gntv_or_sync_fifo.gl0.wr_n_206 ,\gntv_or_sync_fifo.gl0.wr_n_207 ,\gntv_or_sync_fifo.gl0.wr_n_208 }),
        .\gpr1.dout_i_reg[15] ({\gntv_or_sync_fifo.gl0.wr_n_209 ,\gntv_or_sync_fifo.gl0.wr_n_210 ,\gntv_or_sync_fifo.gl0.wr_n_211 ,\gntv_or_sync_fifo.gl0.wr_n_212 ,\gntv_or_sync_fifo.gl0.wr_n_213 ,\gntv_or_sync_fifo.gl0.wr_n_214 }),
        .\gpr1.dout_i_reg[15]_0 ({\gntv_or_sync_fifo.gl0.wr_n_215 ,\gntv_or_sync_fifo.gl0.wr_n_216 ,\gntv_or_sync_fifo.gl0.wr_n_217 ,\gntv_or_sync_fifo.gl0.wr_n_218 ,\gntv_or_sync_fifo.gl0.wr_n_219 ,\gntv_or_sync_fifo.gl0.wr_n_220 }),
        .\gpr1.dout_i_reg[18] ({\gntv_or_sync_fifo.gl0.wr_n_221 ,\gntv_or_sync_fifo.gl0.wr_n_222 ,\gntv_or_sync_fifo.gl0.wr_n_223 ,\gntv_or_sync_fifo.gl0.wr_n_224 ,\gntv_or_sync_fifo.gl0.wr_n_225 ,\gntv_or_sync_fifo.gl0.wr_n_226 }),
        .\gpr1.dout_i_reg[18]_0 ({\gntv_or_sync_fifo.gl0.wr_n_227 ,\gntv_or_sync_fifo.gl0.wr_n_228 ,\gntv_or_sync_fifo.gl0.wr_n_229 ,\gntv_or_sync_fifo.gl0.wr_n_230 ,\gntv_or_sync_fifo.gl0.wr_n_231 ,\gntv_or_sync_fifo.gl0.wr_n_232 }),
        .\gpr1.dout_i_reg[21] (\gntv_or_sync_fifo.gl0.wr_n_27 ),
        .\gpr1.dout_i_reg[21]_0 (\gntv_or_sync_fifo.gl0.wr_n_28 ),
        .\gpr1.dout_i_reg[21]_1 (\gntv_or_sync_fifo.gl0.wr_n_29 ),
        .\gpr1.dout_i_reg[21]_10 (\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .\gpr1.dout_i_reg[21]_100 (\gntv_or_sync_fifo.gl0.wr_n_128 ),
        .\gpr1.dout_i_reg[21]_101 (\gntv_or_sync_fifo.gl0.wr_n_129 ),
        .\gpr1.dout_i_reg[21]_102 (\gntv_or_sync_fifo.gl0.wr_n_130 ),
        .\gpr1.dout_i_reg[21]_103 (\gntv_or_sync_fifo.gl0.wr_n_131 ),
        .\gpr1.dout_i_reg[21]_104 (\gntv_or_sync_fifo.gl0.wr_n_132 ),
        .\gpr1.dout_i_reg[21]_105 (\gntv_or_sync_fifo.gl0.wr_n_133 ),
        .\gpr1.dout_i_reg[21]_106 (\gntv_or_sync_fifo.gl0.wr_n_134 ),
        .\gpr1.dout_i_reg[21]_107 (\gntv_or_sync_fifo.gl0.wr_n_135 ),
        .\gpr1.dout_i_reg[21]_108 (\gntv_or_sync_fifo.gl0.wr_n_136 ),
        .\gpr1.dout_i_reg[21]_109 (\gntv_or_sync_fifo.gl0.wr_n_137 ),
        .\gpr1.dout_i_reg[21]_11 (\gntv_or_sync_fifo.gl0.wr_n_39 ),
        .\gpr1.dout_i_reg[21]_110 (\gntv_or_sync_fifo.gl0.wr_n_138 ),
        .\gpr1.dout_i_reg[21]_111 (\gntv_or_sync_fifo.gl0.wr_n_139 ),
        .\gpr1.dout_i_reg[21]_112 (\gntv_or_sync_fifo.gl0.wr_n_140 ),
        .\gpr1.dout_i_reg[21]_113 (\gntv_or_sync_fifo.gl0.wr_n_141 ),
        .\gpr1.dout_i_reg[21]_114 (\gntv_or_sync_fifo.gl0.wr_n_142 ),
        .\gpr1.dout_i_reg[21]_115 (\gntv_or_sync_fifo.gl0.wr_n_143 ),
        .\gpr1.dout_i_reg[21]_116 (\gntv_or_sync_fifo.gl0.wr_n_144 ),
        .\gpr1.dout_i_reg[21]_117 (\gntv_or_sync_fifo.gl0.wr_n_145 ),
        .\gpr1.dout_i_reg[21]_118 (\gntv_or_sync_fifo.gl0.wr_n_146 ),
        .\gpr1.dout_i_reg[21]_119 (\gntv_or_sync_fifo.gl0.wr_n_147 ),
        .\gpr1.dout_i_reg[21]_12 (\gntv_or_sync_fifo.gl0.wr_n_40 ),
        .\gpr1.dout_i_reg[21]_120 (\gntv_or_sync_fifo.gl0.wr_n_148 ),
        .\gpr1.dout_i_reg[21]_121 (\gntv_or_sync_fifo.gl0.wr_n_149 ),
        .\gpr1.dout_i_reg[21]_122 (\gntv_or_sync_fifo.gl0.wr_n_150 ),
        .\gpr1.dout_i_reg[21]_123 (\gntv_or_sync_fifo.gl0.wr_n_151 ),
        .\gpr1.dout_i_reg[21]_124 (\gntv_or_sync_fifo.gl0.wr_n_152 ),
        .\gpr1.dout_i_reg[21]_125 (\gntv_or_sync_fifo.gl0.wr_n_153 ),
        .\gpr1.dout_i_reg[21]_126 (\gntv_or_sync_fifo.gl0.wr_n_154 ),
        .\gpr1.dout_i_reg[21]_127 (\gntv_or_sync_fifo.gl0.wr_n_233 ),
        .\gpr1.dout_i_reg[21]_128 (\gntv_or_sync_fifo.gl0.wr_n_234 ),
        .\gpr1.dout_i_reg[21]_129 (\gntv_or_sync_fifo.gl0.wr_n_235 ),
        .\gpr1.dout_i_reg[21]_13 (\gntv_or_sync_fifo.gl0.wr_n_41 ),
        .\gpr1.dout_i_reg[21]_130 (\gntv_or_sync_fifo.gl0.wr_n_236 ),
        .\gpr1.dout_i_reg[21]_131 (\gntv_or_sync_fifo.gl0.wr_n_237 ),
        .\gpr1.dout_i_reg[21]_132 (\gntv_or_sync_fifo.gl0.wr_n_238 ),
        .\gpr1.dout_i_reg[21]_133 (\gntv_or_sync_fifo.gl0.wr_n_239 ),
        .\gpr1.dout_i_reg[21]_134 (\gntv_or_sync_fifo.gl0.wr_n_240 ),
        .\gpr1.dout_i_reg[21]_135 (\gntv_or_sync_fifo.gl0.wr_n_241 ),
        .\gpr1.dout_i_reg[21]_136 (\gntv_or_sync_fifo.gl0.wr_n_242 ),
        .\gpr1.dout_i_reg[21]_137 (\gntv_or_sync_fifo.gl0.wr_n_243 ),
        .\gpr1.dout_i_reg[21]_138 (\gntv_or_sync_fifo.gl0.wr_n_244 ),
        .\gpr1.dout_i_reg[21]_14 (\gntv_or_sync_fifo.gl0.wr_n_42 ),
        .\gpr1.dout_i_reg[21]_15 (\gntv_or_sync_fifo.gl0.wr_n_43 ),
        .\gpr1.dout_i_reg[21]_16 (\gntv_or_sync_fifo.gl0.wr_n_44 ),
        .\gpr1.dout_i_reg[21]_17 (\gntv_or_sync_fifo.gl0.wr_n_45 ),
        .\gpr1.dout_i_reg[21]_18 (\gntv_or_sync_fifo.gl0.wr_n_46 ),
        .\gpr1.dout_i_reg[21]_19 (\gntv_or_sync_fifo.gl0.wr_n_47 ),
        .\gpr1.dout_i_reg[21]_2 (\gntv_or_sync_fifo.gl0.wr_n_30 ),
        .\gpr1.dout_i_reg[21]_20 (\gntv_or_sync_fifo.gl0.wr_n_48 ),
        .\gpr1.dout_i_reg[21]_21 (\gntv_or_sync_fifo.gl0.wr_n_49 ),
        .\gpr1.dout_i_reg[21]_22 (\gntv_or_sync_fifo.gl0.wr_n_50 ),
        .\gpr1.dout_i_reg[21]_23 (\gntv_or_sync_fifo.gl0.wr_n_51 ),
        .\gpr1.dout_i_reg[21]_24 (\gntv_or_sync_fifo.gl0.wr_n_52 ),
        .\gpr1.dout_i_reg[21]_25 (\gntv_or_sync_fifo.gl0.wr_n_53 ),
        .\gpr1.dout_i_reg[21]_26 (\gntv_or_sync_fifo.gl0.wr_n_54 ),
        .\gpr1.dout_i_reg[21]_27 (\gntv_or_sync_fifo.gl0.wr_n_55 ),
        .\gpr1.dout_i_reg[21]_28 (\gntv_or_sync_fifo.gl0.wr_n_56 ),
        .\gpr1.dout_i_reg[21]_29 (\gntv_or_sync_fifo.gl0.wr_n_57 ),
        .\gpr1.dout_i_reg[21]_3 (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\gpr1.dout_i_reg[21]_30 (\gntv_or_sync_fifo.gl0.wr_n_58 ),
        .\gpr1.dout_i_reg[21]_31 (\gntv_or_sync_fifo.gl0.wr_n_59 ),
        .\gpr1.dout_i_reg[21]_32 (\gntv_or_sync_fifo.gl0.wr_n_60 ),
        .\gpr1.dout_i_reg[21]_33 (\gntv_or_sync_fifo.gl0.wr_n_61 ),
        .\gpr1.dout_i_reg[21]_34 (\gntv_or_sync_fifo.gl0.wr_n_62 ),
        .\gpr1.dout_i_reg[21]_35 (\gntv_or_sync_fifo.gl0.wr_n_63 ),
        .\gpr1.dout_i_reg[21]_36 (\gntv_or_sync_fifo.gl0.wr_n_64 ),
        .\gpr1.dout_i_reg[21]_37 (\gntv_or_sync_fifo.gl0.wr_n_65 ),
        .\gpr1.dout_i_reg[21]_38 (\gntv_or_sync_fifo.gl0.wr_n_66 ),
        .\gpr1.dout_i_reg[21]_39 (\gntv_or_sync_fifo.gl0.wr_n_67 ),
        .\gpr1.dout_i_reg[21]_4 (\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .\gpr1.dout_i_reg[21]_40 (\gntv_or_sync_fifo.gl0.wr_n_68 ),
        .\gpr1.dout_i_reg[21]_41 (\gntv_or_sync_fifo.gl0.wr_n_69 ),
        .\gpr1.dout_i_reg[21]_42 (\gntv_or_sync_fifo.gl0.wr_n_70 ),
        .\gpr1.dout_i_reg[21]_43 (\gntv_or_sync_fifo.gl0.wr_n_71 ),
        .\gpr1.dout_i_reg[21]_44 (\gntv_or_sync_fifo.gl0.wr_n_72 ),
        .\gpr1.dout_i_reg[21]_45 (\gntv_or_sync_fifo.gl0.wr_n_73 ),
        .\gpr1.dout_i_reg[21]_46 (\gntv_or_sync_fifo.gl0.wr_n_74 ),
        .\gpr1.dout_i_reg[21]_47 (\gntv_or_sync_fifo.gl0.wr_n_75 ),
        .\gpr1.dout_i_reg[21]_48 (\gntv_or_sync_fifo.gl0.wr_n_76 ),
        .\gpr1.dout_i_reg[21]_49 (\gntv_or_sync_fifo.gl0.wr_n_77 ),
        .\gpr1.dout_i_reg[21]_5 (\gntv_or_sync_fifo.gl0.wr_n_33 ),
        .\gpr1.dout_i_reg[21]_50 (\gntv_or_sync_fifo.gl0.wr_n_78 ),
        .\gpr1.dout_i_reg[21]_51 (\gntv_or_sync_fifo.gl0.wr_n_79 ),
        .\gpr1.dout_i_reg[21]_52 (\gntv_or_sync_fifo.gl0.wr_n_80 ),
        .\gpr1.dout_i_reg[21]_53 (\gntv_or_sync_fifo.gl0.wr_n_81 ),
        .\gpr1.dout_i_reg[21]_54 (\gntv_or_sync_fifo.gl0.wr_n_82 ),
        .\gpr1.dout_i_reg[21]_55 (\gntv_or_sync_fifo.gl0.wr_n_83 ),
        .\gpr1.dout_i_reg[21]_56 (\gntv_or_sync_fifo.gl0.wr_n_84 ),
        .\gpr1.dout_i_reg[21]_57 (\gntv_or_sync_fifo.gl0.wr_n_85 ),
        .\gpr1.dout_i_reg[21]_58 (\gntv_or_sync_fifo.gl0.wr_n_86 ),
        .\gpr1.dout_i_reg[21]_59 (\gntv_or_sync_fifo.gl0.wr_n_87 ),
        .\gpr1.dout_i_reg[21]_6 (\gntv_or_sync_fifo.gl0.wr_n_34 ),
        .\gpr1.dout_i_reg[21]_60 (\gntv_or_sync_fifo.gl0.wr_n_88 ),
        .\gpr1.dout_i_reg[21]_61 (\gntv_or_sync_fifo.gl0.wr_n_89 ),
        .\gpr1.dout_i_reg[21]_62 (\gntv_or_sync_fifo.gl0.wr_n_90 ),
        .\gpr1.dout_i_reg[21]_63 (\gntv_or_sync_fifo.gl0.wr_n_91 ),
        .\gpr1.dout_i_reg[21]_64 (\gntv_or_sync_fifo.gl0.wr_n_92 ),
        .\gpr1.dout_i_reg[21]_65 (\gntv_or_sync_fifo.gl0.wr_n_93 ),
        .\gpr1.dout_i_reg[21]_66 (\gntv_or_sync_fifo.gl0.wr_n_94 ),
        .\gpr1.dout_i_reg[21]_67 (\gntv_or_sync_fifo.gl0.wr_n_95 ),
        .\gpr1.dout_i_reg[21]_68 (\gntv_or_sync_fifo.gl0.wr_n_96 ),
        .\gpr1.dout_i_reg[21]_69 (\gntv_or_sync_fifo.gl0.wr_n_97 ),
        .\gpr1.dout_i_reg[21]_7 (\gntv_or_sync_fifo.gl0.wr_n_35 ),
        .\gpr1.dout_i_reg[21]_70 (\gntv_or_sync_fifo.gl0.wr_n_98 ),
        .\gpr1.dout_i_reg[21]_71 (\gntv_or_sync_fifo.gl0.wr_n_99 ),
        .\gpr1.dout_i_reg[21]_72 (\gntv_or_sync_fifo.gl0.wr_n_100 ),
        .\gpr1.dout_i_reg[21]_73 (\gntv_or_sync_fifo.gl0.wr_n_101 ),
        .\gpr1.dout_i_reg[21]_74 (\gntv_or_sync_fifo.gl0.wr_n_102 ),
        .\gpr1.dout_i_reg[21]_75 (\gntv_or_sync_fifo.gl0.wr_n_103 ),
        .\gpr1.dout_i_reg[21]_76 (\gntv_or_sync_fifo.gl0.wr_n_104 ),
        .\gpr1.dout_i_reg[21]_77 (\gntv_or_sync_fifo.gl0.wr_n_105 ),
        .\gpr1.dout_i_reg[21]_78 (\gntv_or_sync_fifo.gl0.wr_n_106 ),
        .\gpr1.dout_i_reg[21]_79 (\gntv_or_sync_fifo.gl0.wr_n_107 ),
        .\gpr1.dout_i_reg[21]_8 (\gntv_or_sync_fifo.gl0.wr_n_36 ),
        .\gpr1.dout_i_reg[21]_80 (\gntv_or_sync_fifo.gl0.wr_n_108 ),
        .\gpr1.dout_i_reg[21]_81 (\gntv_or_sync_fifo.gl0.wr_n_109 ),
        .\gpr1.dout_i_reg[21]_82 (\gntv_or_sync_fifo.gl0.wr_n_110 ),
        .\gpr1.dout_i_reg[21]_83 (\gntv_or_sync_fifo.gl0.wr_n_111 ),
        .\gpr1.dout_i_reg[21]_84 (\gntv_or_sync_fifo.gl0.wr_n_112 ),
        .\gpr1.dout_i_reg[21]_85 (\gntv_or_sync_fifo.gl0.wr_n_113 ),
        .\gpr1.dout_i_reg[21]_86 (\gntv_or_sync_fifo.gl0.wr_n_114 ),
        .\gpr1.dout_i_reg[21]_87 (\gntv_or_sync_fifo.gl0.wr_n_115 ),
        .\gpr1.dout_i_reg[21]_88 (\gntv_or_sync_fifo.gl0.wr_n_116 ),
        .\gpr1.dout_i_reg[21]_89 (\gntv_or_sync_fifo.gl0.wr_n_117 ),
        .\gpr1.dout_i_reg[21]_9 (\gntv_or_sync_fifo.gl0.wr_n_37 ),
        .\gpr1.dout_i_reg[21]_90 (\gntv_or_sync_fifo.gl0.wr_n_118 ),
        .\gpr1.dout_i_reg[21]_91 (\gntv_or_sync_fifo.gl0.wr_n_119 ),
        .\gpr1.dout_i_reg[21]_92 (\gntv_or_sync_fifo.gl0.wr_n_120 ),
        .\gpr1.dout_i_reg[21]_93 (\gntv_or_sync_fifo.gl0.wr_n_121 ),
        .\gpr1.dout_i_reg[21]_94 (\gntv_or_sync_fifo.gl0.wr_n_122 ),
        .\gpr1.dout_i_reg[21]_95 (\gntv_or_sync_fifo.gl0.wr_n_123 ),
        .\gpr1.dout_i_reg[21]_96 (\gntv_or_sync_fifo.gl0.wr_n_124 ),
        .\gpr1.dout_i_reg[21]_97 (\gntv_or_sync_fifo.gl0.wr_n_125 ),
        .\gpr1.dout_i_reg[21]_98 (\gntv_or_sync_fifo.gl0.wr_n_126 ),
        .\gpr1.dout_i_reg[21]_99 (\gntv_or_sync_fifo.gl0.wr_n_127 ),
        .\gpr1.dout_i_reg[3] ({\gntv_or_sync_fifo.gl0.wr_n_161 ,\gntv_or_sync_fifo.gl0.wr_n_162 ,\gntv_or_sync_fifo.gl0.wr_n_163 ,\gntv_or_sync_fifo.gl0.wr_n_164 ,\gntv_or_sync_fifo.gl0.wr_n_165 ,\gntv_or_sync_fifo.gl0.wr_n_166 }),
        .\gpr1.dout_i_reg[3]_0 ({\gntv_or_sync_fifo.gl0.wr_n_167 ,\gntv_or_sync_fifo.gl0.wr_n_168 ,\gntv_or_sync_fifo.gl0.wr_n_169 ,\gntv_or_sync_fifo.gl0.wr_n_170 ,\gntv_or_sync_fifo.gl0.wr_n_171 ,\gntv_or_sync_fifo.gl0.wr_n_172 }),
        .\gpr1.dout_i_reg[6] ({\gntv_or_sync_fifo.gl0.wr_n_173 ,\gntv_or_sync_fifo.gl0.wr_n_174 ,\gntv_or_sync_fifo.gl0.wr_n_175 ,\gntv_or_sync_fifo.gl0.wr_n_176 ,\gntv_or_sync_fifo.gl0.wr_n_177 ,\gntv_or_sync_fifo.gl0.wr_n_178 }),
        .\gpr1.dout_i_reg[6]_0 ({\gntv_or_sync_fifo.gl0.wr_n_179 ,\gntv_or_sync_fifo.gl0.wr_n_180 ,\gntv_or_sync_fifo.gl0.wr_n_181 ,\gntv_or_sync_fifo.gl0.wr_n_182 ,\gntv_or_sync_fifo.gl0.wr_n_183 ,\gntv_or_sync_fifo.gl0.wr_n_184 }),
        .\gpr1.dout_i_reg[9] ({\gntv_or_sync_fifo.gl0.wr_n_185 ,\gntv_or_sync_fifo.gl0.wr_n_186 ,\gntv_or_sync_fifo.gl0.wr_n_187 ,\gntv_or_sync_fifo.gl0.wr_n_188 ,\gntv_or_sync_fifo.gl0.wr_n_189 ,\gntv_or_sync_fifo.gl0.wr_n_190 }),
        .\gpr1.dout_i_reg[9]_0 ({\gntv_or_sync_fifo.gl0.wr_n_191 ,\gntv_or_sync_fifo.gl0.wr_n_192 ,\gntv_or_sync_fifo.gl0.wr_n_193 ,\gntv_or_sync_fifo.gl0.wr_n_194 ,\gntv_or_sync_fifo.gl0.wr_n_195 ,\gntv_or_sync_fifo.gl0.wr_n_196 }),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_13 ),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .sig_str_rst_reg(SS),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
  red_pitaya_ps_1_data_fifo_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.ADDRC({\gntv_or_sync_fifo.gl0.rd_n_33 ,\gntv_or_sync_fifo.gl0.rd_n_34 ,\gntv_or_sync_fifo.gl0.rd_n_35 ,\gntv_or_sync_fifo.gl0.rd_n_36 ,\gntv_or_sync_fifo.gl0.rd_n_37 ,\gntv_or_sync_fifo.gl0.rd_n_38 }),
        .ADDRD({\gntv_or_sync_fifo.gl0.wr_n_155 ,\gntv_or_sync_fifo.gl0.wr_n_156 ,\gntv_or_sync_fifo.gl0.wr_n_157 ,\gntv_or_sync_fifo.gl0.wr_n_158 ,\gntv_or_sync_fifo.gl0.wr_n_159 ,\gntv_or_sync_fifo.gl0.wr_n_160 }),
        .Bus_RNW_reg_reg(Bus_RNW_reg_reg),
        .D(D),
        .E(ram_rd_en_i),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .IP2Bus_Error(IP2Bus_Error),
        .Q(p_11_out[5:0]),
        .SR(SS),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .\gc1.count_d2_reg[0]_rep (\gntv_or_sync_fifo.gl0.rd_n_32 ),
        .\gc1.count_d2_reg[12] (p_0_out_0),
        .\gc1.count_d2_reg[1]_rep (\gntv_or_sync_fifo.gl0.rd_n_201 ),
        .\gc1.count_d2_reg[2]_rep (\gntv_or_sync_fifo.gl0.rd_n_202 ),
        .\gc1.count_d2_reg[3]_rep (\gntv_or_sync_fifo.gl0.rd_n_203 ),
        .\gc1.count_d2_reg[4]_rep (\gntv_or_sync_fifo.gl0.rd_n_204 ),
        .\gc1.count_d2_reg[5]_rep (\gntv_or_sync_fifo.gl0.rd_n_205 ),
        .\gc1.count_d2_reg[5]_rep__1 ({\gntv_or_sync_fifo.gl0.rd_n_39 ,\gntv_or_sync_fifo.gl0.rd_n_40 ,\gntv_or_sync_fifo.gl0.rd_n_41 ,\gntv_or_sync_fifo.gl0.rd_n_42 ,\gntv_or_sync_fifo.gl0.rd_n_43 ,\gntv_or_sync_fifo.gl0.rd_n_44 }),
        .\gc1.count_d2_reg[5]_rep__10 ({\gntv_or_sync_fifo.gl0.rd_n_93 ,\gntv_or_sync_fifo.gl0.rd_n_94 ,\gntv_or_sync_fifo.gl0.rd_n_95 ,\gntv_or_sync_fifo.gl0.rd_n_96 ,\gntv_or_sync_fifo.gl0.rd_n_97 ,\gntv_or_sync_fifo.gl0.rd_n_98 }),
        .\gc1.count_d2_reg[5]_rep__11 ({\gntv_or_sync_fifo.gl0.rd_n_99 ,\gntv_or_sync_fifo.gl0.rd_n_100 ,\gntv_or_sync_fifo.gl0.rd_n_101 ,\gntv_or_sync_fifo.gl0.rd_n_102 ,\gntv_or_sync_fifo.gl0.rd_n_103 ,\gntv_or_sync_fifo.gl0.rd_n_104 }),
        .\gc1.count_d2_reg[5]_rep__12 ({\gntv_or_sync_fifo.gl0.rd_n_105 ,\gntv_or_sync_fifo.gl0.rd_n_106 ,\gntv_or_sync_fifo.gl0.rd_n_107 ,\gntv_or_sync_fifo.gl0.rd_n_108 ,\gntv_or_sync_fifo.gl0.rd_n_109 ,\gntv_or_sync_fifo.gl0.rd_n_110 }),
        .\gc1.count_d2_reg[5]_rep__13 ({\gntv_or_sync_fifo.gl0.rd_n_111 ,\gntv_or_sync_fifo.gl0.rd_n_112 ,\gntv_or_sync_fifo.gl0.rd_n_113 ,\gntv_or_sync_fifo.gl0.rd_n_114 ,\gntv_or_sync_fifo.gl0.rd_n_115 ,\gntv_or_sync_fifo.gl0.rd_n_116 }),
        .\gc1.count_d2_reg[5]_rep__14 ({\gntv_or_sync_fifo.gl0.rd_n_117 ,\gntv_or_sync_fifo.gl0.rd_n_118 ,\gntv_or_sync_fifo.gl0.rd_n_119 ,\gntv_or_sync_fifo.gl0.rd_n_120 ,\gntv_or_sync_fifo.gl0.rd_n_121 ,\gntv_or_sync_fifo.gl0.rd_n_122 }),
        .\gc1.count_d2_reg[5]_rep__15 ({\gntv_or_sync_fifo.gl0.rd_n_123 ,\gntv_or_sync_fifo.gl0.rd_n_124 ,\gntv_or_sync_fifo.gl0.rd_n_125 ,\gntv_or_sync_fifo.gl0.rd_n_126 ,\gntv_or_sync_fifo.gl0.rd_n_127 ,\gntv_or_sync_fifo.gl0.rd_n_128 }),
        .\gc1.count_d2_reg[5]_rep__16 ({\gntv_or_sync_fifo.gl0.rd_n_129 ,\gntv_or_sync_fifo.gl0.rd_n_130 ,\gntv_or_sync_fifo.gl0.rd_n_131 ,\gntv_or_sync_fifo.gl0.rd_n_132 ,\gntv_or_sync_fifo.gl0.rd_n_133 ,\gntv_or_sync_fifo.gl0.rd_n_134 }),
        .\gc1.count_d2_reg[5]_rep__17 ({\gntv_or_sync_fifo.gl0.rd_n_135 ,\gntv_or_sync_fifo.gl0.rd_n_136 ,\gntv_or_sync_fifo.gl0.rd_n_137 ,\gntv_or_sync_fifo.gl0.rd_n_138 ,\gntv_or_sync_fifo.gl0.rd_n_139 ,\gntv_or_sync_fifo.gl0.rd_n_140 }),
        .\gc1.count_d2_reg[5]_rep__18 ({\gntv_or_sync_fifo.gl0.rd_n_141 ,\gntv_or_sync_fifo.gl0.rd_n_142 ,\gntv_or_sync_fifo.gl0.rd_n_143 ,\gntv_or_sync_fifo.gl0.rd_n_144 ,\gntv_or_sync_fifo.gl0.rd_n_145 ,\gntv_or_sync_fifo.gl0.rd_n_146 }),
        .\gc1.count_d2_reg[5]_rep__19 ({\gntv_or_sync_fifo.gl0.rd_n_147 ,\gntv_or_sync_fifo.gl0.rd_n_148 ,\gntv_or_sync_fifo.gl0.rd_n_149 ,\gntv_or_sync_fifo.gl0.rd_n_150 ,\gntv_or_sync_fifo.gl0.rd_n_151 ,\gntv_or_sync_fifo.gl0.rd_n_152 }),
        .\gc1.count_d2_reg[5]_rep__2 ({\gntv_or_sync_fifo.gl0.rd_n_45 ,\gntv_or_sync_fifo.gl0.rd_n_46 ,\gntv_or_sync_fifo.gl0.rd_n_47 ,\gntv_or_sync_fifo.gl0.rd_n_48 ,\gntv_or_sync_fifo.gl0.rd_n_49 ,\gntv_or_sync_fifo.gl0.rd_n_50 }),
        .\gc1.count_d2_reg[5]_rep__20 ({\gntv_or_sync_fifo.gl0.rd_n_153 ,\gntv_or_sync_fifo.gl0.rd_n_154 ,\gntv_or_sync_fifo.gl0.rd_n_155 ,\gntv_or_sync_fifo.gl0.rd_n_156 ,\gntv_or_sync_fifo.gl0.rd_n_157 ,\gntv_or_sync_fifo.gl0.rd_n_158 }),
        .\gc1.count_d2_reg[5]_rep__21 ({\gntv_or_sync_fifo.gl0.rd_n_159 ,\gntv_or_sync_fifo.gl0.rd_n_160 ,\gntv_or_sync_fifo.gl0.rd_n_161 ,\gntv_or_sync_fifo.gl0.rd_n_162 ,\gntv_or_sync_fifo.gl0.rd_n_163 ,\gntv_or_sync_fifo.gl0.rd_n_164 }),
        .\gc1.count_d2_reg[5]_rep__22 ({\gntv_or_sync_fifo.gl0.rd_n_165 ,\gntv_or_sync_fifo.gl0.rd_n_166 ,\gntv_or_sync_fifo.gl0.rd_n_167 ,\gntv_or_sync_fifo.gl0.rd_n_168 ,\gntv_or_sync_fifo.gl0.rd_n_169 ,\gntv_or_sync_fifo.gl0.rd_n_170 }),
        .\gc1.count_d2_reg[5]_rep__23 ({\gntv_or_sync_fifo.gl0.rd_n_171 ,\gntv_or_sync_fifo.gl0.rd_n_172 ,\gntv_or_sync_fifo.gl0.rd_n_173 ,\gntv_or_sync_fifo.gl0.rd_n_174 ,\gntv_or_sync_fifo.gl0.rd_n_175 ,\gntv_or_sync_fifo.gl0.rd_n_176 }),
        .\gc1.count_d2_reg[5]_rep__24 ({\gntv_or_sync_fifo.gl0.rd_n_177 ,\gntv_or_sync_fifo.gl0.rd_n_178 ,\gntv_or_sync_fifo.gl0.rd_n_179 ,\gntv_or_sync_fifo.gl0.rd_n_180 ,\gntv_or_sync_fifo.gl0.rd_n_181 ,\gntv_or_sync_fifo.gl0.rd_n_182 }),
        .\gc1.count_d2_reg[5]_rep__25 ({\gntv_or_sync_fifo.gl0.rd_n_183 ,\gntv_or_sync_fifo.gl0.rd_n_184 ,\gntv_or_sync_fifo.gl0.rd_n_185 ,\gntv_or_sync_fifo.gl0.rd_n_186 ,\gntv_or_sync_fifo.gl0.rd_n_187 ,\gntv_or_sync_fifo.gl0.rd_n_188 }),
        .\gc1.count_d2_reg[5]_rep__26 ({\gntv_or_sync_fifo.gl0.rd_n_189 ,\gntv_or_sync_fifo.gl0.rd_n_190 ,\gntv_or_sync_fifo.gl0.rd_n_191 ,\gntv_or_sync_fifo.gl0.rd_n_192 ,\gntv_or_sync_fifo.gl0.rd_n_193 ,\gntv_or_sync_fifo.gl0.rd_n_194 }),
        .\gc1.count_d2_reg[5]_rep__27 ({\gntv_or_sync_fifo.gl0.rd_n_195 ,\gntv_or_sync_fifo.gl0.rd_n_196 ,\gntv_or_sync_fifo.gl0.rd_n_197 ,\gntv_or_sync_fifo.gl0.rd_n_198 ,\gntv_or_sync_fifo.gl0.rd_n_199 ,\gntv_or_sync_fifo.gl0.rd_n_200 }),
        .\gc1.count_d2_reg[5]_rep__3 ({\gntv_or_sync_fifo.gl0.rd_n_51 ,\gntv_or_sync_fifo.gl0.rd_n_52 ,\gntv_or_sync_fifo.gl0.rd_n_53 ,\gntv_or_sync_fifo.gl0.rd_n_54 ,\gntv_or_sync_fifo.gl0.rd_n_55 ,\gntv_or_sync_fifo.gl0.rd_n_56 }),
        .\gc1.count_d2_reg[5]_rep__4 ({\gntv_or_sync_fifo.gl0.rd_n_57 ,\gntv_or_sync_fifo.gl0.rd_n_58 ,\gntv_or_sync_fifo.gl0.rd_n_59 ,\gntv_or_sync_fifo.gl0.rd_n_60 ,\gntv_or_sync_fifo.gl0.rd_n_61 ,\gntv_or_sync_fifo.gl0.rd_n_62 }),
        .\gc1.count_d2_reg[5]_rep__5 ({\gntv_or_sync_fifo.gl0.rd_n_63 ,\gntv_or_sync_fifo.gl0.rd_n_64 ,\gntv_or_sync_fifo.gl0.rd_n_65 ,\gntv_or_sync_fifo.gl0.rd_n_66 ,\gntv_or_sync_fifo.gl0.rd_n_67 ,\gntv_or_sync_fifo.gl0.rd_n_68 }),
        .\gc1.count_d2_reg[5]_rep__6 ({\gntv_or_sync_fifo.gl0.rd_n_69 ,\gntv_or_sync_fifo.gl0.rd_n_70 ,\gntv_or_sync_fifo.gl0.rd_n_71 ,\gntv_or_sync_fifo.gl0.rd_n_72 ,\gntv_or_sync_fifo.gl0.rd_n_73 ,\gntv_or_sync_fifo.gl0.rd_n_74 }),
        .\gc1.count_d2_reg[5]_rep__7 ({\gntv_or_sync_fifo.gl0.rd_n_75 ,\gntv_or_sync_fifo.gl0.rd_n_76 ,\gntv_or_sync_fifo.gl0.rd_n_77 ,\gntv_or_sync_fifo.gl0.rd_n_78 ,\gntv_or_sync_fifo.gl0.rd_n_79 ,\gntv_or_sync_fifo.gl0.rd_n_80 }),
        .\gc1.count_d2_reg[5]_rep__8 ({\gntv_or_sync_fifo.gl0.rd_n_81 ,\gntv_or_sync_fifo.gl0.rd_n_82 ,\gntv_or_sync_fifo.gl0.rd_n_83 ,\gntv_or_sync_fifo.gl0.rd_n_84 ,\gntv_or_sync_fifo.gl0.rd_n_85 ,\gntv_or_sync_fifo.gl0.rd_n_86 }),
        .\gc1.count_d2_reg[5]_rep__9 ({\gntv_or_sync_fifo.gl0.rd_n_87 ,\gntv_or_sync_fifo.gl0.rd_n_88 ,\gntv_or_sync_fifo.gl0.rd_n_89 ,\gntv_or_sync_fifo.gl0.rd_n_90 ,\gntv_or_sync_fifo.gl0.rd_n_91 ,\gntv_or_sync_fifo.gl0.rd_n_92 }),
        .\gc1.count_d2_reg[6]_rep (\gntv_or_sync_fifo.gl0.rd_n_206 ),
        .\gc1.count_d2_reg[6]_rep__0 (\gntv_or_sync_fifo.gl0.rd_n_207 ),
        .\gc1.count_d2_reg[6]_rep__1 (\gntv_or_sync_fifo.gl0.rd_n_208 ),
        .\gc1.count_d2_reg[6]_rep__2 (\gntv_or_sync_fifo.gl0.rd_n_209 ),
        .\gc1.count_d2_reg[6]_rep__3 (\gntv_or_sync_fifo.gl0.rd_n_210 ),
        .\gc1.count_d2_reg[7]_rep (\gntv_or_sync_fifo.gl0.rd_n_211 ),
        .\gc1.count_d2_reg[7]_rep__0 (\gntv_or_sync_fifo.gl0.rd_n_212 ),
        .\gc1.count_d2_reg[7]_rep__1 (\gntv_or_sync_fifo.gl0.rd_n_213 ),
        .\gc1.count_d2_reg[7]_rep__2 (\gntv_or_sync_fifo.gl0.rd_n_214 ),
        .\gc1.count_d2_reg[7]_rep__3 (\gntv_or_sync_fifo.gl0.rd_n_215 ),
        .\gc1.count_d2_reg[8]_rep (\gntv_or_sync_fifo.gl0.rd_n_216 ),
        .\gc1.count_d2_reg[8]_rep__0 (\gntv_or_sync_fifo.gl0.rd_n_217 ),
        .\gcc0.gc0.count_d1_reg[0]_rep__12 (\gntv_or_sync_fifo.gl0.wr_n_233 ),
        .\gcc0.gc0.count_d1_reg[0]_rep__13 (\gntv_or_sync_fifo.gl0.wr_n_234 ),
        .\gcc0.gc0.count_d1_reg[10] (\gntv_or_sync_fifo.gl0.wr_n_82 ),
        .\gcc0.gc0.count_d1_reg[10]_0 (\gntv_or_sync_fifo.gl0.wr_n_53 ),
        .\gcc0.gc0.count_d1_reg[10]_1 (\gntv_or_sync_fifo.gl0.wr_n_106 ),
        .\gcc0.gc0.count_d1_reg[10]_10 (\gntv_or_sync_fifo.gl0.wr_n_83 ),
        .\gcc0.gc0.count_d1_reg[10]_11 (\gntv_or_sync_fifo.gl0.wr_n_141 ),
        .\gcc0.gc0.count_d1_reg[10]_12 (\gntv_or_sync_fifo.gl0.wr_n_147 ),
        .\gcc0.gc0.count_d1_reg[10]_13 (\gntv_or_sync_fifo.gl0.wr_n_74 ),
        .\gcc0.gc0.count_d1_reg[10]_14 (\gntv_or_sync_fifo.gl0.wr_n_126 ),
        .\gcc0.gc0.count_d1_reg[10]_15 (\gntv_or_sync_fifo.gl0.wr_n_99 ),
        .\gcc0.gc0.count_d1_reg[10]_16 (\gntv_or_sync_fifo.gl0.wr_n_113 ),
        .\gcc0.gc0.count_d1_reg[10]_2 (\gntv_or_sync_fifo.gl0.wr_n_120 ),
        .\gcc0.gc0.count_d1_reg[10]_3 (\gntv_or_sync_fifo.gl0.wr_n_61 ),
        .\gcc0.gc0.count_d1_reg[10]_4 (\gntv_or_sync_fifo.gl0.wr_n_28 ),
        .\gcc0.gc0.count_d1_reg[10]_5 (\gntv_or_sync_fifo.gl0.wr_n_35 ),
        .\gcc0.gc0.count_d1_reg[10]_6 (\gntv_or_sync_fifo.gl0.wr_n_45 ),
        .\gcc0.gc0.count_d1_reg[10]_7 (\gntv_or_sync_fifo.gl0.wr_n_105 ),
        .\gcc0.gc0.count_d1_reg[10]_8 (\gntv_or_sync_fifo.gl0.wr_n_119 ),
        .\gcc0.gc0.count_d1_reg[10]_9 (\gntv_or_sync_fifo.gl0.wr_n_72 ),
        .\gcc0.gc0.count_d1_reg[11] (\gntv_or_sync_fifo.gl0.wr_n_34 ),
        .\gcc0.gc0.count_d1_reg[11]_0 (\gntv_or_sync_fifo.gl0.wr_n_58 ),
        .\gcc0.gc0.count_d1_reg[11]_1 (\gntv_or_sync_fifo.gl0.wr_n_36 ),
        .\gcc0.gc0.count_d1_reg[11]_10 (\gntv_or_sync_fifo.gl0.wr_n_131 ),
        .\gcc0.gc0.count_d1_reg[11]_11 (\gntv_or_sync_fifo.gl0.wr_n_104 ),
        .\gcc0.gc0.count_d1_reg[11]_12 (\gntv_or_sync_fifo.gl0.wr_n_118 ),
        .\gcc0.gc0.count_d1_reg[11]_13 (\gntv_or_sync_fifo.gl0.wr_n_64 ),
        .\gcc0.gc0.count_d1_reg[11]_14 (\gntv_or_sync_fifo.gl0.wr_n_135 ),
        .\gcc0.gc0.count_d1_reg[11]_15 (\gntv_or_sync_fifo.gl0.wr_n_140 ),
        .\gcc0.gc0.count_d1_reg[11]_16 (\gntv_or_sync_fifo.gl0.wr_n_146 ),
        .\gcc0.gc0.count_d1_reg[11]_17 (\gntv_or_sync_fifo.gl0.wr_n_68 ),
        .\gcc0.gc0.count_d1_reg[11]_18 (\gntv_or_sync_fifo.gl0.wr_n_125 ),
        .\gcc0.gc0.count_d1_reg[11]_19 (\gntv_or_sync_fifo.gl0.wr_n_95 ),
        .\gcc0.gc0.count_d1_reg[11]_2 (\gntv_or_sync_fifo.gl0.wr_n_40 ),
        .\gcc0.gc0.count_d1_reg[11]_20 (\gntv_or_sync_fifo.gl0.wr_n_109 ),
        .\gcc0.gc0.count_d1_reg[11]_21 (\gntv_or_sync_fifo.gl0.wr_n_54 ),
        .\gcc0.gc0.count_d1_reg[11]_3 (\gntv_or_sync_fifo.gl0.wr_n_46 ),
        .\gcc0.gc0.count_d1_reg[11]_4 (\gntv_or_sync_fifo.gl0.wr_n_84 ),
        .\gcc0.gc0.count_d1_reg[11]_5 (\gntv_or_sync_fifo.gl0.wr_n_57 ),
        .\gcc0.gc0.count_d1_reg[11]_6 (\gntv_or_sync_fifo.gl0.wr_n_29 ),
        .\gcc0.gc0.count_d1_reg[11]_7 (\gntv_or_sync_fifo.gl0.wr_n_127 ),
        .\gcc0.gc0.count_d1_reg[11]_8 (\gntv_or_sync_fifo.gl0.wr_n_129 ),
        .\gcc0.gc0.count_d1_reg[11]_9 (\gntv_or_sync_fifo.gl0.wr_n_80 ),
        .\gcc0.gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.wr_n_44 ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_50 ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gntv_or_sync_fifo.gl0.wr_n_52 ),
        .\gcc0.gc0.count_d1_reg[12]_10 (\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .\gcc0.gc0.count_d1_reg[12]_11 (\gntv_or_sync_fifo.gl0.wr_n_37 ),
        .\gcc0.gc0.count_d1_reg[12]_12 (\gntv_or_sync_fifo.gl0.wr_n_41 ),
        .\gcc0.gc0.count_d1_reg[12]_13 (\gntv_or_sync_fifo.gl0.wr_n_47 ),
        .\gcc0.gc0.count_d1_reg[12]_14 (\gntv_or_sync_fifo.gl0.wr_n_85 ),
        .\gcc0.gc0.count_d1_reg[12]_15 (\gntv_or_sync_fifo.gl0.wr_n_59 ),
        .\gcc0.gc0.count_d1_reg[12]_16 (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\gcc0.gc0.count_d1_reg[12]_17 (\gntv_or_sync_fifo.gl0.wr_n_152 ),
        .\gcc0.gc0.count_d1_reg[12]_18 (\gntv_or_sync_fifo.gl0.wr_n_154 ),
        .\gcc0.gc0.count_d1_reg[12]_19 (\gntv_or_sync_fifo.gl0.wr_n_77 ),
        .\gcc0.gc0.count_d1_reg[12]_2 (\gntv_or_sync_fifo.gl0.wr_n_88 ),
        .\gcc0.gc0.count_d1_reg[12]_20 (\gntv_or_sync_fifo.gl0.wr_n_133 ),
        .\gcc0.gc0.count_d1_reg[12]_21 (\gntv_or_sync_fifo.gl0.wr_n_102 ),
        .\gcc0.gc0.count_d1_reg[12]_22 (\gntv_or_sync_fifo.gl0.wr_n_116 ),
        .\gcc0.gc0.count_d1_reg[12]_23 (\gntv_or_sync_fifo.gl0.wr_n_65 ),
        .\gcc0.gc0.count_d1_reg[12]_24 (\gntv_or_sync_fifo.gl0.wr_n_149 ),
        .\gcc0.gc0.count_d1_reg[12]_25 (\gntv_or_sync_fifo.gl0.wr_n_139 ),
        .\gcc0.gc0.count_d1_reg[12]_26 (\gntv_or_sync_fifo.gl0.wr_n_145 ),
        .\gcc0.gc0.count_d1_reg[12]_27 (\gntv_or_sync_fifo.gl0.wr_n_69 ),
        .\gcc0.gc0.count_d1_reg[12]_28 (\gntv_or_sync_fifo.gl0.wr_n_124 ),
        .\gcc0.gc0.count_d1_reg[12]_29 (\gntv_or_sync_fifo.gl0.wr_n_96 ),
        .\gcc0.gc0.count_d1_reg[12]_3 (\gntv_or_sync_fifo.gl0.wr_n_90 ),
        .\gcc0.gc0.count_d1_reg[12]_30 (\gntv_or_sync_fifo.gl0.wr_n_110 ),
        .\gcc0.gc0.count_d1_reg[12]_31 (\gntv_or_sync_fifo.gl0.wr_n_56 ),
        .\gcc0.gc0.count_d1_reg[12]_32 (\gntv_or_sync_fifo.gl0.wr_n_55 ),
        .\gcc0.gc0.count_d1_reg[12]_4 (\gntv_or_sync_fifo.gl0.wr_n_92 ),
        .\gcc0.gc0.count_d1_reg[12]_5 (\gntv_or_sync_fifo.gl0.wr_n_33 ),
        .\gcc0.gc0.count_d1_reg[12]_6 (\gntv_or_sync_fifo.gl0.wr_n_128 ),
        .\gcc0.gc0.count_d1_reg[12]_7 (\gntv_or_sync_fifo.gl0.wr_n_130 ),
        .\gcc0.gc0.count_d1_reg[12]_8 (\gntv_or_sync_fifo.gl0.wr_n_132 ),
        .\gcc0.gc0.count_d1_reg[12]_9 (\gntv_or_sync_fifo.gl0.wr_n_136 ),
        .\gcc0.gc0.count_d1_reg[1]_rep__12 (\gntv_or_sync_fifo.gl0.wr_n_243 ),
        .\gcc0.gc0.count_d1_reg[1]_rep__13 (\gntv_or_sync_fifo.gl0.wr_n_244 ),
        .\gcc0.gc0.count_d1_reg[2]_rep__12 (\gntv_or_sync_fifo.gl0.wr_n_235 ),
        .\gcc0.gc0.count_d1_reg[2]_rep__13 (\gntv_or_sync_fifo.gl0.wr_n_236 ),
        .\gcc0.gc0.count_d1_reg[3]_rep__12 (\gntv_or_sync_fifo.gl0.wr_n_237 ),
        .\gcc0.gc0.count_d1_reg[3]_rep__13 (\gntv_or_sync_fifo.gl0.wr_n_238 ),
        .\gcc0.gc0.count_d1_reg[4]_rep__12 (\gntv_or_sync_fifo.gl0.wr_n_239 ),
        .\gcc0.gc0.count_d1_reg[4]_rep__13 (\gntv_or_sync_fifo.gl0.wr_n_240 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__0 ({\gntv_or_sync_fifo.gl0.wr_n_161 ,\gntv_or_sync_fifo.gl0.wr_n_162 ,\gntv_or_sync_fifo.gl0.wr_n_163 ,\gntv_or_sync_fifo.gl0.wr_n_164 ,\gntv_or_sync_fifo.gl0.wr_n_165 ,\gntv_or_sync_fifo.gl0.wr_n_166 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__1 ({\gntv_or_sync_fifo.gl0.wr_n_167 ,\gntv_or_sync_fifo.gl0.wr_n_168 ,\gntv_or_sync_fifo.gl0.wr_n_169 ,\gntv_or_sync_fifo.gl0.wr_n_170 ,\gntv_or_sync_fifo.gl0.wr_n_171 ,\gntv_or_sync_fifo.gl0.wr_n_172 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__10 ({\gntv_or_sync_fifo.gl0.wr_n_221 ,\gntv_or_sync_fifo.gl0.wr_n_222 ,\gntv_or_sync_fifo.gl0.wr_n_223 ,\gntv_or_sync_fifo.gl0.wr_n_224 ,\gntv_or_sync_fifo.gl0.wr_n_225 ,\gntv_or_sync_fifo.gl0.wr_n_226 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__11 ({\gntv_or_sync_fifo.gl0.wr_n_227 ,\gntv_or_sync_fifo.gl0.wr_n_228 ,\gntv_or_sync_fifo.gl0.wr_n_229 ,\gntv_or_sync_fifo.gl0.wr_n_230 ,\gntv_or_sync_fifo.gl0.wr_n_231 ,\gntv_or_sync_fifo.gl0.wr_n_232 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__12 (\gntv_or_sync_fifo.gl0.wr_n_241 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__13 (\gntv_or_sync_fifo.gl0.wr_n_242 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__2 ({\gntv_or_sync_fifo.gl0.wr_n_173 ,\gntv_or_sync_fifo.gl0.wr_n_174 ,\gntv_or_sync_fifo.gl0.wr_n_175 ,\gntv_or_sync_fifo.gl0.wr_n_176 ,\gntv_or_sync_fifo.gl0.wr_n_177 ,\gntv_or_sync_fifo.gl0.wr_n_178 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__3 ({\gntv_or_sync_fifo.gl0.wr_n_179 ,\gntv_or_sync_fifo.gl0.wr_n_180 ,\gntv_or_sync_fifo.gl0.wr_n_181 ,\gntv_or_sync_fifo.gl0.wr_n_182 ,\gntv_or_sync_fifo.gl0.wr_n_183 ,\gntv_or_sync_fifo.gl0.wr_n_184 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__4 ({\gntv_or_sync_fifo.gl0.wr_n_185 ,\gntv_or_sync_fifo.gl0.wr_n_186 ,\gntv_or_sync_fifo.gl0.wr_n_187 ,\gntv_or_sync_fifo.gl0.wr_n_188 ,\gntv_or_sync_fifo.gl0.wr_n_189 ,\gntv_or_sync_fifo.gl0.wr_n_190 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__5 ({\gntv_or_sync_fifo.gl0.wr_n_191 ,\gntv_or_sync_fifo.gl0.wr_n_192 ,\gntv_or_sync_fifo.gl0.wr_n_193 ,\gntv_or_sync_fifo.gl0.wr_n_194 ,\gntv_or_sync_fifo.gl0.wr_n_195 ,\gntv_or_sync_fifo.gl0.wr_n_196 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__6 ({\gntv_or_sync_fifo.gl0.wr_n_197 ,\gntv_or_sync_fifo.gl0.wr_n_198 ,\gntv_or_sync_fifo.gl0.wr_n_199 ,\gntv_or_sync_fifo.gl0.wr_n_200 ,\gntv_or_sync_fifo.gl0.wr_n_201 ,\gntv_or_sync_fifo.gl0.wr_n_202 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__7 ({\gntv_or_sync_fifo.gl0.wr_n_203 ,\gntv_or_sync_fifo.gl0.wr_n_204 ,\gntv_or_sync_fifo.gl0.wr_n_205 ,\gntv_or_sync_fifo.gl0.wr_n_206 ,\gntv_or_sync_fifo.gl0.wr_n_207 ,\gntv_or_sync_fifo.gl0.wr_n_208 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__8 ({\gntv_or_sync_fifo.gl0.wr_n_209 ,\gntv_or_sync_fifo.gl0.wr_n_210 ,\gntv_or_sync_fifo.gl0.wr_n_211 ,\gntv_or_sync_fifo.gl0.wr_n_212 ,\gntv_or_sync_fifo.gl0.wr_n_213 ,\gntv_or_sync_fifo.gl0.wr_n_214 }),
        .\gcc0.gc0.count_d1_reg[5]_rep__9 ({\gntv_or_sync_fifo.gl0.wr_n_215 ,\gntv_or_sync_fifo.gl0.wr_n_216 ,\gntv_or_sync_fifo.gl0.wr_n_217 ,\gntv_or_sync_fifo.gl0.wr_n_218 ,\gntv_or_sync_fifo.gl0.wr_n_219 ,\gntv_or_sync_fifo.gl0.wr_n_220 }),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .\gcc0.gc0.count_d1_reg[7] (\gntv_or_sync_fifo.gl0.wr_n_42 ),
        .\gcc0.gc0.count_d1_reg[7]_0 (\gntv_or_sync_fifo.gl0.wr_n_86 ),
        .\gcc0.gc0.count_d1_reg[7]_1 (\gntv_or_sync_fifo.gl0.wr_n_121 ),
        .\gcc0.gc0.count_d1_reg[7]_2 (\gntv_or_sync_fifo.gl0.wr_n_122 ),
        .\gcc0.gc0.count_d1_reg[7]_3 (\gntv_or_sync_fifo.gl0.wr_n_30 ),
        .\gcc0.gc0.count_d1_reg[7]_4 (\gntv_or_sync_fifo.gl0.wr_n_91 ),
        .\gcc0.gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.wr_n_48 ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gntv_or_sync_fifo.gl0.wr_n_142 ),
        .\gcc0.gc0.count_d1_reg[8]_1 (\gntv_or_sync_fifo.gl0.wr_n_148 ),
        .\gcc0.gc0.count_d1_reg[8]_10 (\gntv_or_sync_fifo.gl0.wr_n_87 ),
        .\gcc0.gc0.count_d1_reg[8]_11 (\gntv_or_sync_fifo.gl0.wr_n_89 ),
        .\gcc0.gc0.count_d1_reg[8]_12 (\gntv_or_sync_fifo.gl0.wr_n_79 ),
        .\gcc0.gc0.count_d1_reg[8]_13 (\gntv_or_sync_fifo.gl0.wr_n_103 ),
        .\gcc0.gc0.count_d1_reg[8]_14 (\gntv_or_sync_fifo.gl0.wr_n_117 ),
        .\gcc0.gc0.count_d1_reg[8]_15 (\gntv_or_sync_fifo.gl0.wr_n_39 ),
        .\gcc0.gc0.count_d1_reg[8]_16 (\gntv_or_sync_fifo.gl0.wr_n_81 ),
        .\gcc0.gc0.count_d1_reg[8]_17 (\gntv_or_sync_fifo.gl0.wr_n_150 ),
        .\gcc0.gc0.count_d1_reg[8]_18 (\gntv_or_sync_fifo.gl0.wr_n_138 ),
        .\gcc0.gc0.count_d1_reg[8]_19 (\gntv_or_sync_fifo.gl0.wr_n_144 ),
        .\gcc0.gc0.count_d1_reg[8]_2 (\gntv_or_sync_fifo.gl0.wr_n_70 ),
        .\gcc0.gc0.count_d1_reg[8]_20 (\gntv_or_sync_fifo.gl0.wr_n_67 ),
        .\gcc0.gc0.count_d1_reg[8]_21 (\gntv_or_sync_fifo.gl0.wr_n_94 ),
        .\gcc0.gc0.count_d1_reg[8]_22 (\gntv_or_sync_fifo.gl0.wr_n_108 ),
        .\gcc0.gc0.count_d1_reg[8]_3 (\gntv_or_sync_fifo.gl0.wr_n_97 ),
        .\gcc0.gc0.count_d1_reg[8]_4 (\gntv_or_sync_fifo.gl0.wr_n_111 ),
        .\gcc0.gc0.count_d1_reg[8]_5 (\gntv_or_sync_fifo.gl0.wr_n_137 ),
        .\gcc0.gc0.count_d1_reg[8]_6 (\gntv_or_sync_fifo.gl0.wr_n_143 ),
        .\gcc0.gc0.count_d1_reg[8]_7 (\gntv_or_sync_fifo.gl0.wr_n_75 ),
        .\gcc0.gc0.count_d1_reg[8]_8 (\gntv_or_sync_fifo.gl0.wr_n_100 ),
        .\gcc0.gc0.count_d1_reg[8]_9 (\gntv_or_sync_fifo.gl0.wr_n_114 ),
        .\gcc0.gc0.count_d1_reg[9] (\gntv_or_sync_fifo.gl0.wr_n_62 ),
        .\gcc0.gc0.count_d1_reg[9]_0 (\gntv_or_sync_fifo.gl0.wr_n_93 ),
        .\gcc0.gc0.count_d1_reg[9]_1 (\gntv_or_sync_fifo.gl0.wr_n_107 ),
        .\gcc0.gc0.count_d1_reg[9]_10 (\gntv_or_sync_fifo.gl0.wr_n_78 ),
        .\gcc0.gc0.count_d1_reg[9]_11 (\gntv_or_sync_fifo.gl0.wr_n_27 ),
        .\gcc0.gc0.count_d1_reg[9]_12 (\gntv_or_sync_fifo.gl0.wr_n_151 ),
        .\gcc0.gc0.count_d1_reg[9]_13 (\gntv_or_sync_fifo.gl0.wr_n_153 ),
        .\gcc0.gc0.count_d1_reg[9]_14 (\gntv_or_sync_fifo.gl0.wr_n_76 ),
        .\gcc0.gc0.count_d1_reg[9]_15 (\gntv_or_sync_fifo.gl0.wr_n_134 ),
        .\gcc0.gc0.count_d1_reg[9]_16 (\gntv_or_sync_fifo.gl0.wr_n_101 ),
        .\gcc0.gc0.count_d1_reg[9]_17 (\gntv_or_sync_fifo.gl0.wr_n_115 ),
        .\gcc0.gc0.count_d1_reg[9]_18 (\gntv_or_sync_fifo.gl0.wr_n_63 ),
        .\gcc0.gc0.count_d1_reg[9]_19 (\gntv_or_sync_fifo.gl0.wr_n_123 ),
        .\gcc0.gc0.count_d1_reg[9]_2 (\gntv_or_sync_fifo.gl0.wr_n_66 ),
        .\gcc0.gc0.count_d1_reg[9]_3 (\gntv_or_sync_fifo.gl0.wr_n_71 ),
        .\gcc0.gc0.count_d1_reg[9]_4 (\gntv_or_sync_fifo.gl0.wr_n_98 ),
        .\gcc0.gc0.count_d1_reg[9]_5 (\gntv_or_sync_fifo.gl0.wr_n_112 ),
        .\gcc0.gc0.count_d1_reg[9]_6 (\gntv_or_sync_fifo.gl0.wr_n_73 ),
        .\gcc0.gc0.count_d1_reg[9]_7 (\gntv_or_sync_fifo.gl0.wr_n_43 ),
        .\gcc0.gc0.count_d1_reg[9]_8 (\gntv_or_sync_fifo.gl0.wr_n_49 ),
        .\gcc0.gc0.count_d1_reg[9]_9 (\gntv_or_sync_fifo.gl0.wr_n_51 ),
        .\gpregsm1.curr_fwft_state_reg[0] (p_5_out),
        .\grxd.rx_len_wr_en_reg (\gntv_or_sync_fifo.gl0.wr_n_60 ),
        .p_7_out(p_7_out),
        .s_axi_aclk(s_axi_aclk),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .sig_rd_rlen(sig_rd_rlen),
        .\sig_register_array_reg[1][10] (Q));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_top
   (DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_2_out,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    s_axi4_rdata,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    rx_fg_len_empty_d1,
    out,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    sync_areset_n,
    \grxd.fg_rxd_wr_length_reg[2]_1 );
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_2_out;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input rx_fg_len_empty_d1;
  input out;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input sync_areset_n;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;

  wire Axi_Str_TxD_AReset;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire out;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out;
  wire p_9_out;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_ip2bus_data_reg[14] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sync_areset_n;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo \grf.rf 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .DI(DI),
        .O(O),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .sync_areset_n(sync_areset_n));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0
   (out,
    \gc1.count_d2_reg[8]_rep__0 ,
    D,
    \sig_ip2bus_data_reg[11] ,
    s_axi_aclk,
    sig_rd_rlen_reg,
    rx_len_wr_en,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    Q,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    sig_rd_rlen,
    p_7_out,
    IP2Bus_Error,
    Bus_RNW_reg_reg,
    fg_rxd_wr_length);
  output out;
  output \gc1.count_d2_reg[8]_rep__0 ;
  output [4:0]D;
  output [16:0]\sig_ip2bus_data_reg[11] ;
  input s_axi_aclk;
  input sig_rd_rlen_reg;
  input rx_len_wr_en;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [0:0]Q;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input sig_rd_rlen;
  input [3:0]p_7_out;
  input IP2Bus_Error;
  input Bus_RNW_reg_reg;
  input [20:0]fg_rxd_wr_length;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg_reg;
  wire [4:0]D;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire [0:0]Q;
  wire [20:0]fg_rxd_wr_length;
  wire \gc1.count_d2_reg[8]_rep__0 ;
  wire out;
  wire [3:0]p_7_out;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [16:0]\sig_ip2bus_data_reg[11] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg_reg(Bus_RNW_reg_reg),
        .D(D),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .IP2Bus_Error(IP2Bus_Error),
        .Q(Q),
        .SS(\gc1.count_d2_reg[8]_rep__0 ),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .out(out),
        .p_7_out(p_7_out),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1
   (DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_2_out,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    s_axi4_rdata,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    rx_fg_len_empty_d1,
    out,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    sync_areset_n,
    \grxd.fg_rxd_wr_length_reg[2]_1 );
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_2_out;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input rx_fg_len_empty_d1;
  input out;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input sync_areset_n;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;

  wire Axi_Str_TxD_AReset;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire out;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out;
  wire p_9_out;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_ip2bus_data_reg[14] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sync_areset_n;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .DI(DI),
        .O(O),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .sync_areset_n(sync_areset_n));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0
   (out,
    \gc1.count_d2_reg[8]_rep__0 ,
    D,
    \sig_ip2bus_data_reg[11] ,
    s_axi_aclk,
    sig_rd_rlen_reg,
    rx_len_wr_en,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    Q,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    sig_rd_rlen,
    p_7_out,
    IP2Bus_Error,
    Bus_RNW_reg_reg,
    fg_rxd_wr_length);
  output out;
  output \gc1.count_d2_reg[8]_rep__0 ;
  output [4:0]D;
  output [16:0]\sig_ip2bus_data_reg[11] ;
  input s_axi_aclk;
  input sig_rd_rlen_reg;
  input rx_len_wr_en;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [0:0]Q;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input sig_rd_rlen;
  input [3:0]p_7_out;
  input IP2Bus_Error;
  input Bus_RNW_reg_reg;
  input [20:0]fg_rxd_wr_length;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg_reg;
  wire [4:0]D;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire [0:0]Q;
  wire [20:0]fg_rxd_wr_length;
  wire \gc1.count_d2_reg[8]_rep__0 ;
  wire out;
  wire [3:0]p_7_out;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [16:0]\sig_ip2bus_data_reg[11] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0 inst_fifo_gen
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg_reg(Bus_RNW_reg_reg),
        .D(D),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .IP2Bus_Error(IP2Bus_Error),
        .Q(Q),
        .SS(\gc1.count_d2_reg[8]_rep__0 ),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .out(out),
        .p_7_out(p_7_out),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth
   (DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_2_out,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \sig_register_array_reg[0][12] ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    s_axi4_rdata,
    s_axi_aclk,
    axi_str_rxd_tlast,
    axi_str_rxd_tdata,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    rx_fg_len_empty_d1,
    out,
    sig_rxd_prog_full_d1,
    sig_rxd_prog_empty_d1,
    sync_areset_n,
    \grxd.fg_rxd_wr_length_reg[2]_1 );
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_2_out;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \sig_register_array_reg[0][12] ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input axi_str_rxd_tlast;
  input [31:0]axi_str_rxd_tdata;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input rx_fg_len_empty_d1;
  input out;
  input sig_rxd_prog_full_d1;
  input sig_rxd_prog_empty_d1;
  input sync_areset_n;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;

  wire Axi_Str_TxD_AReset;
  wire [3:0]DI;
  wire [0:0]O;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire [3:0]\count_reg[7] ;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire out;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out;
  wire p_9_out;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_ip2bus_data_reg[14] ;
  wire sig_rd_rlen_reg;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rxd_prog_empty_d1;
  wire sig_rxd_prog_full_d1;
  wire sync_areset_n;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_top \gaxis_fifo.gaxisf.axisf 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .DI(DI),
        .O(O),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[7] (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .out(out),
        .p_2_out(p_2_out),
        .p_3_in(p_3_in),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s_axi4_rdata(s_axi4_rdata),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1),
        .sync_areset_n(sync_areset_n));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0
   (out,
    SS,
    D,
    \sig_ip2bus_data_reg[11] ,
    s_axi_aclk,
    sig_rd_rlen_reg,
    rx_len_wr_en,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    Q,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    sig_rd_rlen,
    p_7_out,
    IP2Bus_Error,
    Bus_RNW_reg_reg,
    fg_rxd_wr_length);
  output out;
  output [0:0]SS;
  output [4:0]D;
  output [16:0]\sig_ip2bus_data_reg[11] ;
  input s_axi_aclk;
  input sig_rd_rlen_reg;
  input rx_len_wr_en;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [0:0]Q;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input sig_rd_rlen;
  input [3:0]p_7_out;
  input IP2Bus_Error;
  input Bus_RNW_reg_reg;
  input [20:0]fg_rxd_wr_length;

  wire Axi_Str_TxD_AReset;
  wire Bus_RNW_reg_reg;
  wire [4:0]D;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [20:0]fg_rxd_wr_length;
  wire out;
  wire [3:0]p_7_out;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [16:0]\sig_ip2bus_data_reg[11] ;
  wire sig_rd_rlen;
  wire sig_rd_rlen_reg;
  wire sig_rx_channel_reset_reg;

  red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .Bus_RNW_reg_reg(Bus_RNW_reg_reg),
        .D(D),
        .\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] (\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .IP2Bus_Error(IP2Bus_Error),
        .Q(Q),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .\gc1.count_d2_reg[8]_rep__0 (SS),
        .out(out),
        .p_7_out(p_7_out),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_ip2bus_data_reg[11] (\sig_ip2bus_data_reg[11] ),
        .sig_rd_rlen(sig_rd_rlen),
        .sig_rd_rlen_reg(sig_rd_rlen_reg),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module red_pitaya_ps_1_data_fifo_0_memory
   (ENA_dly_D,
    ENB_dly_D,
    ENA_dly_D_0,
    ENB_dly_D_1,
    ENA_dly_D_2,
    ENB_dly_D_3,
    ENA_dly_D_4,
    ENB_dly_D_5,
    ENA_dly_D_6,
    ENB_dly_D_7,
    ENA_dly_D_8,
    ENB_dly_D_9,
    ENA_dly_D_10,
    ENB_dly_D_11,
    ENA_dly_D_12,
    ENB_dly_D_13,
    ENA_dly_D_14,
    ENB_dly_D_15,
    ENA_dly_D_16,
    ENB_dly_D_17,
    ENA_dly_D_18,
    ENB_dly_D_19,
    ENA_dly_D_20,
    ENB_dly_D_21,
    ENA_dly_D_22,
    ENB_dly_D_23,
    ENA_dly_D_24,
    ENB_dly_D_25,
    ENA_dly_D_26,
    ENB_dly_D_27,
    ENA_dly_D_28,
    ENB_dly_D_29,
    ENA_dly_D_30,
    ENB_dly_D_31,
    ENA_dly_D_32,
    ENB_dly_D_33,
    ENA_dly_D_34,
    ENB_dly_D_35,
    ENA_dly_D_36,
    ENB_dly_D_37,
    ENA_dly_D_38,
    ENB_dly_D_39,
    ENA_dly_D_40,
    ENB_dly_D_41,
    ENA_dly_D_42,
    ENB_dly_D_43,
    ENA_dly_D_44,
    ENB_dly_D_45,
    ENA_dly_D_46,
    ENB_dly_D_47,
    ENA_dly_D_48,
    ENB_dly_D_49,
    ENA_dly_D_50,
    ENB_dly_D_51,
    ENA_dly_D_52,
    ENB_dly_D_53,
    ENA_dly_D_54,
    ENB_dly_D_55,
    ENA_dly_D_56,
    ENB_dly_D_57,
    ENA_dly_D_58,
    ENB_dly_D_59,
    ENA_dly_D_60,
    ENB_dly_D_61,
    ENA_dly_D_62,
    ENB_dly_D_63,
    p_2_out,
    s_axi4_rdata,
    s_axi_aclk,
    ENA_I,
    ENB_I,
    ADDRARDADDR,
    ADDRBWRADDR,
    axi_str_rxd_tlast,
    ram_full_fb_i_reg,
    ENA_I_64,
    ENB_I_65,
    axi_str_rxd_tdata,
    ENA_I_66,
    ENB_I_67,
    ENA_I_68,
    ENB_I_69,
    ENA_I_70,
    ENB_I_71,
    ram_full_fb_i_reg_0,
    ENA_I_72,
    ENB_I_73,
    ENA_I_74,
    ENB_I_75,
    \gcc0.gc0.count_d1_reg[11]_rep__1 ,
    \gc0.count_d1_reg[11]_rep__0 ,
    ENA_I_76,
    ENB_I_77,
    ram_full_fb_i_reg_1,
    ENA_I_78,
    ENB_I_79,
    ENA_I_80,
    ENB_I_81,
    ENA_I_82,
    ENB_I_83,
    ENA_I_84,
    ENB_I_85,
    ENA_I_86,
    ENB_I_87,
    ENA_I_88,
    ENB_I_89,
    ENA_I_90,
    ENB_I_91,
    ram_full_fb_i_reg_2,
    ENA_I_92,
    ENB_I_93,
    \gcc0.gc0.count_d1_reg[11]_rep__3 ,
    \gc0.count_d1_reg[11]_rep__2 ,
    ENA_I_94,
    ENB_I_95,
    ENA_I_96,
    ENB_I_97,
    ram_full_fb_i_reg_3,
    ENA_I_98,
    ENB_I_99,
    ENA_I_100,
    ENB_I_101,
    ENA_I_102,
    ENB_I_103,
    ENA_I_104,
    ENB_I_105,
    ENA_I_106,
    ENB_I_107,
    ENA_I_108,
    ENB_I_109,
    ENA_I_110,
    ENB_I_111,
    WEA,
    ENA_I_112,
    ENB_I_113,
    \gcc0.gc0.count_d1_reg[11]_rep ,
    \gc0.count_d1_reg[11]_rep ,
    ENA_I_114,
    ENB_I_115,
    ENA_I_116,
    ENB_I_117,
    ram_full_fb_i_reg_4,
    ENA_I_118,
    ENB_I_119,
    ENA_I_120,
    ENB_I_121,
    ENA_I_122,
    ENB_I_123,
    ENA_I_124,
    ENB_I_125,
    ENA_I_126,
    ENB_I_127,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    p_6_out,
    p_3_in,
    sig_rd_rlen_reg,
    p_8_out_1,
    Q,
    E);
  output ENA_dly_D;
  output ENB_dly_D;
  output ENA_dly_D_0;
  output ENB_dly_D_1;
  output ENA_dly_D_2;
  output ENB_dly_D_3;
  output ENA_dly_D_4;
  output ENB_dly_D_5;
  output ENA_dly_D_6;
  output ENB_dly_D_7;
  output ENA_dly_D_8;
  output ENB_dly_D_9;
  output ENA_dly_D_10;
  output ENB_dly_D_11;
  output ENA_dly_D_12;
  output ENB_dly_D_13;
  output ENA_dly_D_14;
  output ENB_dly_D_15;
  output ENA_dly_D_16;
  output ENB_dly_D_17;
  output ENA_dly_D_18;
  output ENB_dly_D_19;
  output ENA_dly_D_20;
  output ENB_dly_D_21;
  output ENA_dly_D_22;
  output ENB_dly_D_23;
  output ENA_dly_D_24;
  output ENB_dly_D_25;
  output ENA_dly_D_26;
  output ENB_dly_D_27;
  output ENA_dly_D_28;
  output ENB_dly_D_29;
  output ENA_dly_D_30;
  output ENB_dly_D_31;
  output ENA_dly_D_32;
  output ENB_dly_D_33;
  output ENA_dly_D_34;
  output ENB_dly_D_35;
  output ENA_dly_D_36;
  output ENB_dly_D_37;
  output ENA_dly_D_38;
  output ENB_dly_D_39;
  output ENA_dly_D_40;
  output ENB_dly_D_41;
  output ENA_dly_D_42;
  output ENB_dly_D_43;
  output ENA_dly_D_44;
  output ENB_dly_D_45;
  output ENA_dly_D_46;
  output ENB_dly_D_47;
  output ENA_dly_D_48;
  output ENB_dly_D_49;
  output ENA_dly_D_50;
  output ENB_dly_D_51;
  output ENA_dly_D_52;
  output ENB_dly_D_53;
  output ENA_dly_D_54;
  output ENB_dly_D_55;
  output ENA_dly_D_56;
  output ENB_dly_D_57;
  output ENA_dly_D_58;
  output ENB_dly_D_59;
  output ENA_dly_D_60;
  output ENB_dly_D_61;
  output ENA_dly_D_62;
  output ENB_dly_D_63;
  output p_2_out;
  output [31:0]s_axi4_rdata;
  input s_axi_aclk;
  input ENA_I;
  input ENB_I;
  input [14:0]ADDRARDADDR;
  input [14:0]ADDRBWRADDR;
  input axi_str_rxd_tlast;
  input [1:0]ram_full_fb_i_reg;
  input ENA_I_64;
  input ENB_I_65;
  input [31:0]axi_str_rxd_tdata;
  input ENA_I_66;
  input ENB_I_67;
  input ENA_I_68;
  input ENB_I_69;
  input ENA_I_70;
  input ENB_I_71;
  input [1:0]ram_full_fb_i_reg_0;
  input ENA_I_72;
  input ENB_I_73;
  input ENA_I_74;
  input ENB_I_75;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  input ENA_I_76;
  input ENB_I_77;
  input [1:0]ram_full_fb_i_reg_1;
  input ENA_I_78;
  input ENB_I_79;
  input ENA_I_80;
  input ENB_I_81;
  input ENA_I_82;
  input ENB_I_83;
  input ENA_I_84;
  input ENB_I_85;
  input ENA_I_86;
  input ENB_I_87;
  input ENA_I_88;
  input ENB_I_89;
  input ENA_I_90;
  input ENB_I_91;
  input [1:0]ram_full_fb_i_reg_2;
  input ENA_I_92;
  input ENB_I_93;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  input [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  input ENA_I_94;
  input ENB_I_95;
  input ENA_I_96;
  input ENB_I_97;
  input [1:0]ram_full_fb_i_reg_3;
  input ENA_I_98;
  input ENB_I_99;
  input ENA_I_100;
  input ENB_I_101;
  input ENA_I_102;
  input ENB_I_103;
  input ENA_I_104;
  input ENB_I_105;
  input ENA_I_106;
  input ENB_I_107;
  input ENA_I_108;
  input ENB_I_109;
  input ENA_I_110;
  input ENB_I_111;
  input [1:0]WEA;
  input ENA_I_112;
  input ENB_I_113;
  input [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  input [11:0]\gc0.count_d1_reg[11]_rep ;
  input ENA_I_114;
  input ENB_I_115;
  input ENA_I_116;
  input ENB_I_117;
  input [1:0]ram_full_fb_i_reg_4;
  input ENA_I_118;
  input ENB_I_119;
  input ENA_I_120;
  input ENB_I_121;
  input ENA_I_122;
  input ENB_I_123;
  input ENA_I_124;
  input ENB_I_125;
  input ENA_I_126;
  input ENB_I_127;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [0:0]p_6_out;
  input p_3_in;
  input sig_rd_rlen_reg;
  input p_8_out_1;
  input [1:0]Q;
  input [0:0]E;

  wire [14:0]ADDRARDADDR;
  wire [14:0]ADDRBWRADDR;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_100;
  wire ENA_I_102;
  wire ENA_I_104;
  wire ENA_I_106;
  wire ENA_I_108;
  wire ENA_I_110;
  wire ENA_I_112;
  wire ENA_I_114;
  wire ENA_I_116;
  wire ENA_I_118;
  wire ENA_I_120;
  wire ENA_I_122;
  wire ENA_I_124;
  wire ENA_I_126;
  wire ENA_I_64;
  wire ENA_I_66;
  wire ENA_I_68;
  wire ENA_I_70;
  wire ENA_I_72;
  wire ENA_I_74;
  wire ENA_I_76;
  wire ENA_I_78;
  wire ENA_I_80;
  wire ENA_I_82;
  wire ENA_I_84;
  wire ENA_I_86;
  wire ENA_I_88;
  wire ENA_I_90;
  wire ENA_I_92;
  wire ENA_I_94;
  wire ENA_I_96;
  wire ENA_I_98;
  wire ENA_dly_D;
  wire ENA_dly_D_0;
  wire ENA_dly_D_10;
  wire ENA_dly_D_12;
  wire ENA_dly_D_14;
  wire ENA_dly_D_16;
  wire ENA_dly_D_18;
  wire ENA_dly_D_2;
  wire ENA_dly_D_20;
  wire ENA_dly_D_22;
  wire ENA_dly_D_24;
  wire ENA_dly_D_26;
  wire ENA_dly_D_28;
  wire ENA_dly_D_30;
  wire ENA_dly_D_32;
  wire ENA_dly_D_34;
  wire ENA_dly_D_36;
  wire ENA_dly_D_38;
  wire ENA_dly_D_4;
  wire ENA_dly_D_40;
  wire ENA_dly_D_42;
  wire ENA_dly_D_44;
  wire ENA_dly_D_46;
  wire ENA_dly_D_48;
  wire ENA_dly_D_50;
  wire ENA_dly_D_52;
  wire ENA_dly_D_54;
  wire ENA_dly_D_56;
  wire ENA_dly_D_58;
  wire ENA_dly_D_6;
  wire ENA_dly_D_60;
  wire ENA_dly_D_62;
  wire ENA_dly_D_8;
  wire ENB_I;
  wire ENB_I_101;
  wire ENB_I_103;
  wire ENB_I_105;
  wire ENB_I_107;
  wire ENB_I_109;
  wire ENB_I_111;
  wire ENB_I_113;
  wire ENB_I_115;
  wire ENB_I_117;
  wire ENB_I_119;
  wire ENB_I_121;
  wire ENB_I_123;
  wire ENB_I_125;
  wire ENB_I_127;
  wire ENB_I_65;
  wire ENB_I_67;
  wire ENB_I_69;
  wire ENB_I_71;
  wire ENB_I_73;
  wire ENB_I_75;
  wire ENB_I_77;
  wire ENB_I_79;
  wire ENB_I_81;
  wire ENB_I_83;
  wire ENB_I_85;
  wire ENB_I_87;
  wire ENB_I_89;
  wire ENB_I_91;
  wire ENB_I_93;
  wire ENB_I_95;
  wire ENB_I_97;
  wire ENB_I_99;
  wire ENB_dly_D;
  wire ENB_dly_D_1;
  wire ENB_dly_D_11;
  wire ENB_dly_D_13;
  wire ENB_dly_D_15;
  wire ENB_dly_D_17;
  wire ENB_dly_D_19;
  wire ENB_dly_D_21;
  wire ENB_dly_D_23;
  wire ENB_dly_D_25;
  wire ENB_dly_D_27;
  wire ENB_dly_D_29;
  wire ENB_dly_D_3;
  wire ENB_dly_D_31;
  wire ENB_dly_D_33;
  wire ENB_dly_D_35;
  wire ENB_dly_D_37;
  wire ENB_dly_D_39;
  wire ENB_dly_D_41;
  wire ENB_dly_D_43;
  wire ENB_dly_D_45;
  wire ENB_dly_D_47;
  wire ENB_dly_D_49;
  wire ENB_dly_D_5;
  wire ENB_dly_D_51;
  wire ENB_dly_D_53;
  wire ENB_dly_D_55;
  wire ENB_dly_D_57;
  wire ENB_dly_D_59;
  wire ENB_dly_D_61;
  wire ENB_dly_D_63;
  wire ENB_dly_D_7;
  wire ENB_dly_D_9;
  wire [1:0]Q;
  wire [1:0]WEA;
  wire axi4_rlast;
  wire [31:0]axi_str_rxd_tdata;
  wire axi_str_rxd_tlast;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire [11:0]\gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__0 ;
  wire [11:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__1 ;
  wire [11:0]\gcc0.gc0.count_d1_reg[11]_rep__3 ;
  wire [40:9]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 ;
  wire \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire p_2_out;
  wire p_3_in;
  wire [0:0]p_6_out;
  wire p_8_out_1;
  wire [1:0]ram_full_fb_i_reg;
  wire [1:0]ram_full_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [1:0]ram_full_fb_i_reg_3;
  wire [1:0]ram_full_fb_i_reg_4;
  wire [31:0]s_axi4_rdata;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire sig_rd_rlen_reg;

  red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 ,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .ENA_I(ENA_I),
        .ENA_I_100(ENA_I_100),
        .ENA_I_102(ENA_I_102),
        .ENA_I_104(ENA_I_104),
        .ENA_I_106(ENA_I_106),
        .ENA_I_108(ENA_I_108),
        .ENA_I_110(ENA_I_110),
        .ENA_I_112(ENA_I_112),
        .ENA_I_114(ENA_I_114),
        .ENA_I_116(ENA_I_116),
        .ENA_I_118(ENA_I_118),
        .ENA_I_120(ENA_I_120),
        .ENA_I_122(ENA_I_122),
        .ENA_I_124(ENA_I_124),
        .ENA_I_126(ENA_I_126),
        .ENA_I_64(ENA_I_64),
        .ENA_I_66(ENA_I_66),
        .ENA_I_68(ENA_I_68),
        .ENA_I_70(ENA_I_70),
        .ENA_I_72(ENA_I_72),
        .ENA_I_74(ENA_I_74),
        .ENA_I_76(ENA_I_76),
        .ENA_I_78(ENA_I_78),
        .ENA_I_80(ENA_I_80),
        .ENA_I_82(ENA_I_82),
        .ENA_I_84(ENA_I_84),
        .ENA_I_86(ENA_I_86),
        .ENA_I_88(ENA_I_88),
        .ENA_I_90(ENA_I_90),
        .ENA_I_92(ENA_I_92),
        .ENA_I_94(ENA_I_94),
        .ENA_I_96(ENA_I_96),
        .ENA_I_98(ENA_I_98),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_0(ENA_dly_D_0),
        .ENA_dly_D_10(ENA_dly_D_10),
        .ENA_dly_D_12(ENA_dly_D_12),
        .ENA_dly_D_14(ENA_dly_D_14),
        .ENA_dly_D_16(ENA_dly_D_16),
        .ENA_dly_D_18(ENA_dly_D_18),
        .ENA_dly_D_2(ENA_dly_D_2),
        .ENA_dly_D_20(ENA_dly_D_20),
        .ENA_dly_D_22(ENA_dly_D_22),
        .ENA_dly_D_24(ENA_dly_D_24),
        .ENA_dly_D_26(ENA_dly_D_26),
        .ENA_dly_D_28(ENA_dly_D_28),
        .ENA_dly_D_30(ENA_dly_D_30),
        .ENA_dly_D_32(ENA_dly_D_32),
        .ENA_dly_D_34(ENA_dly_D_34),
        .ENA_dly_D_36(ENA_dly_D_36),
        .ENA_dly_D_38(ENA_dly_D_38),
        .ENA_dly_D_4(ENA_dly_D_4),
        .ENA_dly_D_40(ENA_dly_D_40),
        .ENA_dly_D_42(ENA_dly_D_42),
        .ENA_dly_D_44(ENA_dly_D_44),
        .ENA_dly_D_46(ENA_dly_D_46),
        .ENA_dly_D_48(ENA_dly_D_48),
        .ENA_dly_D_50(ENA_dly_D_50),
        .ENA_dly_D_52(ENA_dly_D_52),
        .ENA_dly_D_54(ENA_dly_D_54),
        .ENA_dly_D_56(ENA_dly_D_56),
        .ENA_dly_D_58(ENA_dly_D_58),
        .ENA_dly_D_6(ENA_dly_D_6),
        .ENA_dly_D_60(ENA_dly_D_60),
        .ENA_dly_D_62(ENA_dly_D_62),
        .ENA_dly_D_8(ENA_dly_D_8),
        .ENB_I(ENB_I),
        .ENB_I_101(ENB_I_101),
        .ENB_I_103(ENB_I_103),
        .ENB_I_105(ENB_I_105),
        .ENB_I_107(ENB_I_107),
        .ENB_I_109(ENB_I_109),
        .ENB_I_111(ENB_I_111),
        .ENB_I_113(ENB_I_113),
        .ENB_I_115(ENB_I_115),
        .ENB_I_117(ENB_I_117),
        .ENB_I_119(ENB_I_119),
        .ENB_I_121(ENB_I_121),
        .ENB_I_123(ENB_I_123),
        .ENB_I_125(ENB_I_125),
        .ENB_I_127(ENB_I_127),
        .ENB_I_65(ENB_I_65),
        .ENB_I_67(ENB_I_67),
        .ENB_I_69(ENB_I_69),
        .ENB_I_71(ENB_I_71),
        .ENB_I_73(ENB_I_73),
        .ENB_I_75(ENB_I_75),
        .ENB_I_77(ENB_I_77),
        .ENB_I_79(ENB_I_79),
        .ENB_I_81(ENB_I_81),
        .ENB_I_83(ENB_I_83),
        .ENB_I_85(ENB_I_85),
        .ENB_I_87(ENB_I_87),
        .ENB_I_89(ENB_I_89),
        .ENB_I_91(ENB_I_91),
        .ENB_I_93(ENB_I_93),
        .ENB_I_95(ENB_I_95),
        .ENB_I_97(ENB_I_97),
        .ENB_I_99(ENB_I_99),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_1(ENB_dly_D_1),
        .ENB_dly_D_11(ENB_dly_D_11),
        .ENB_dly_D_13(ENB_dly_D_13),
        .ENB_dly_D_15(ENB_dly_D_15),
        .ENB_dly_D_17(ENB_dly_D_17),
        .ENB_dly_D_19(ENB_dly_D_19),
        .ENB_dly_D_21(ENB_dly_D_21),
        .ENB_dly_D_23(ENB_dly_D_23),
        .ENB_dly_D_25(ENB_dly_D_25),
        .ENB_dly_D_27(ENB_dly_D_27),
        .ENB_dly_D_29(ENB_dly_D_29),
        .ENB_dly_D_3(ENB_dly_D_3),
        .ENB_dly_D_31(ENB_dly_D_31),
        .ENB_dly_D_33(ENB_dly_D_33),
        .ENB_dly_D_35(ENB_dly_D_35),
        .ENB_dly_D_37(ENB_dly_D_37),
        .ENB_dly_D_39(ENB_dly_D_39),
        .ENB_dly_D_41(ENB_dly_D_41),
        .ENB_dly_D_43(ENB_dly_D_43),
        .ENB_dly_D_45(ENB_dly_D_45),
        .ENB_dly_D_47(ENB_dly_D_47),
        .ENB_dly_D_49(ENB_dly_D_49),
        .ENB_dly_D_5(ENB_dly_D_5),
        .ENB_dly_D_51(ENB_dly_D_51),
        .ENB_dly_D_53(ENB_dly_D_53),
        .ENB_dly_D_55(ENB_dly_D_55),
        .ENB_dly_D_57(ENB_dly_D_57),
        .ENB_dly_D_59(ENB_dly_D_59),
        .ENB_dly_D_61(ENB_dly_D_61),
        .ENB_dly_D_63(ENB_dly_D_63),
        .ENB_dly_D_7(ENB_dly_D_7),
        .ENB_dly_D_9(ENB_dly_D_9),
        .Q(Q),
        .WEA(WEA),
        .axi_str_rxd_tdata(axi_str_rxd_tdata),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .\gc0.count_d1_reg[11]_rep (\gc0.count_d1_reg[11]_rep ),
        .\gc0.count_d1_reg[11]_rep__0 (\gc0.count_d1_reg[11]_rep__0 ),
        .\gc0.count_d1_reg[11]_rep__2 (\gc0.count_d1_reg[11]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[11]_rep (\gcc0.gc0.count_d1_reg[11]_rep ),
        .\gcc0.gc0.count_d1_reg[11]_rep__1 (\gcc0.gc0.count_d1_reg[11]_rep__1 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__3 (\gcc0.gc0.count_d1_reg[11]_rep__3 ),
        .p_8_out_1(p_8_out_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_1),
        .ram_full_fb_i_reg_2(ram_full_fb_i_reg_2),
        .ram_full_fb_i_reg_3(ram_full_fb_i_reg_3),
        .ram_full_fb_i_reg_4(ram_full_fb_i_reg_4),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ),
        .Q(axi4_rlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [10]),
        .Q(s_axi4_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [11]),
        .Q(s_axi4_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [12]),
        .Q(s_axi4_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [13]),
        .Q(s_axi4_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [14]),
        .Q(s_axi4_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [15]),
        .Q(s_axi4_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [16]),
        .Q(s_axi4_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [17]),
        .Q(s_axi4_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [18]),
        .Q(s_axi4_rdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [19]),
        .Q(s_axi4_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [20]),
        .Q(s_axi4_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [21]),
        .Q(s_axi4_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [22]),
        .Q(s_axi4_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [23]),
        .Q(s_axi4_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [24]),
        .Q(s_axi4_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [25]),
        .Q(s_axi4_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [26]),
        .Q(s_axi4_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [27]),
        .Q(s_axi4_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [28]),
        .Q(s_axi4_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [29]),
        .Q(s_axi4_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [30]),
        .Q(s_axi4_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [31]),
        .Q(s_axi4_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [32]),
        .Q(s_axi4_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [33]),
        .Q(s_axi4_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [34]),
        .Q(s_axi4_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [35]),
        .Q(s_axi4_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [36]),
        .Q(s_axi4_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [37]),
        .Q(s_axi4_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [38]),
        .Q(s_axi4_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [39]),
        .Q(s_axi4_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [40]),
        .Q(s_axi4_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0 [9]),
        .Q(s_axi4_rdata[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00007F00)) 
    \grxd.sig_rxd_rd_data[32]_i_1 
       (.I0(s_axi4_rready),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(axi4_rlast),
        .I3(p_6_out),
        .I4(p_3_in),
        .I5(sig_rd_rlen_reg),
        .O(p_2_out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module red_pitaya_ps_1_data_fifo_0_memory__parameterized0
   (D,
    \sig_ip2bus_data_reg[11] ,
    s_axi_aclk,
    fg_rxd_wr_length,
    \gcc0.gc0.count_d1_reg[11] ,
    \gc1.count_d2_reg[5]_rep__1 ,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_d1_reg[12] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    \gcc0.gc0.count_d1_reg[10] ,
    \gcc0.gc0.count_d1_reg[7]_0 ,
    \gcc0.gc0.count_d1_reg[12]_2 ,
    \gcc0.gc0.count_d1_reg[12]_3 ,
    \gcc0.gc0.count_d1_reg[10]_0 ,
    \gcc0.gc0.count_d1_reg[12]_4 ,
    \gcc0.gc0.count_d1_reg[10]_1 ,
    \gcc0.gc0.count_d1_reg[10]_2 ,
    \gcc0.gc0.count_d1_reg[10]_3 ,
    \gcc0.gc0.count_d1_reg[12]_5 ,
    \gcc0.gc0.count_d1_reg[12]_6 ,
    \gcc0.gc0.count_d1_reg[12]_7 ,
    \gcc0.gc0.count_d1_reg[9] ,
    \gcc0.gc0.count_d1_reg[12]_8 ,
    \gcc0.gc0.count_d1_reg[9]_0 ,
    \gcc0.gc0.count_d1_reg[9]_1 ,
    \gcc0.gc0.count_d1_reg[9]_2 ,
    \gcc0.gc0.count_d1_reg[12]_9 ,
    \gcc0.gc0.count_d1_reg[8]_0 ,
    \gcc0.gc0.count_d1_reg[8]_1 ,
    \gcc0.gc0.count_d1_reg[8]_2 ,
    \gcc0.gc0.count_d1_reg[7]_1 ,
    \gcc0.gc0.count_d1_reg[8]_3 ,
    \gcc0.gc0.count_d1_reg[8]_4 ,
    \grxd.rx_len_wr_en_reg ,
    \gcc0.gc0.count_d1_reg[12]_10 ,
    ADDRC,
    \gcc0.gc0.count_d1_reg[12]_11 ,
    \gcc0.gc0.count_d1_reg[12]_12 ,
    \gcc0.gc0.count_d1_reg[9]_3 ,
    \gcc0.gc0.count_d1_reg[12]_13 ,
    \gcc0.gc0.count_d1_reg[9]_4 ,
    \gcc0.gc0.count_d1_reg[9]_5 ,
    \gcc0.gc0.count_d1_reg[9]_6 ,
    \gcc0.gc0.count_d1_reg[12]_14 ,
    \gcc0.gc0.count_d1_reg[8]_5 ,
    \gcc0.gc0.count_d1_reg[8]_6 ,
    \gcc0.gc0.count_d1_reg[8]_7 ,
    \gcc0.gc0.count_d1_reg[7]_2 ,
    \gcc0.gc0.count_d1_reg[8]_8 ,
    \gcc0.gc0.count_d1_reg[8]_9 ,
    \gcc0.gc0.count_d1_reg[12]_15 ,
    \gcc0.gc0.count_d1_reg[12]_16 ,
    \gcc0.gc0.count_d1_reg[12]_17 ,
    \gcc0.gc0.count_d1_reg[12]_18 ,
    \gcc0.gc0.count_d1_reg[12]_19 ,
    \gcc0.gc0.count_d1_reg[12]_20 ,
    \gcc0.gc0.count_d1_reg[12]_21 ,
    \gcc0.gc0.count_d1_reg[12]_22 ,
    \gcc0.gc0.count_d1_reg[12]_23 ,
    \gcc0.gc0.count_d1_reg[12]_24 ,
    \gcc0.gc0.count_d1_reg[12]_25 ,
    \gcc0.gc0.count_d1_reg[12]_26 ,
    \gcc0.gc0.count_d1_reg[12]_27 ,
    \gcc0.gc0.count_d1_reg[12]_28 ,
    \gcc0.gc0.count_d1_reg[12]_29 ,
    \gcc0.gc0.count_d1_reg[12]_30 ,
    \gcc0.gc0.count_d1_reg[11]_0 ,
    \gcc0.gc0.count_d1_reg[7]_3 ,
    \gc1.count_d2_reg[5]_rep__3 ,
    ADDRD,
    \gcc0.gc0.count_d1_reg[11]_1 ,
    \gcc0.gc0.count_d1_reg[11]_2 ,
    \gcc0.gc0.count_d1_reg[9]_7 ,
    \gcc0.gc0.count_d1_reg[11]_3 ,
    \gcc0.gc0.count_d1_reg[9]_8 ,
    \gcc0.gc0.count_d1_reg[9]_9 ,
    \gcc0.gc0.count_d1_reg[9]_10 ,
    \gcc0.gc0.count_d1_reg[11]_4 ,
    \gcc0.gc0.count_d1_reg[8]_10 ,
    \gcc0.gc0.count_d1_reg[8]_11 ,
    \gcc0.gc0.count_d1_reg[8]_12 ,
    \gcc0.gc0.count_d1_reg[7]_4 ,
    \gcc0.gc0.count_d1_reg[8]_13 ,
    \gcc0.gc0.count_d1_reg[8]_14 ,
    \gcc0.gc0.count_d1_reg[11]_5 ,
    \gcc0.gc0.count_d1_reg[11]_6 ,
    \gcc0.gc0.count_d1_reg[11]_7 ,
    \gcc0.gc0.count_d1_reg[11]_8 ,
    \gcc0.gc0.count_d1_reg[11]_9 ,
    \gcc0.gc0.count_d1_reg[11]_10 ,
    \gcc0.gc0.count_d1_reg[11]_11 ,
    \gcc0.gc0.count_d1_reg[11]_12 ,
    \gcc0.gc0.count_d1_reg[11]_13 ,
    \gcc0.gc0.count_d1_reg[11]_14 ,
    \gcc0.gc0.count_d1_reg[11]_15 ,
    \gcc0.gc0.count_d1_reg[11]_16 ,
    \gcc0.gc0.count_d1_reg[11]_17 ,
    \gcc0.gc0.count_d1_reg[11]_18 ,
    \gcc0.gc0.count_d1_reg[11]_19 ,
    \gcc0.gc0.count_d1_reg[11]_20 ,
    \gcc0.gc0.count_d1_reg[12]_31 ,
    \gcc0.gc0.count_d1_reg[10]_4 ,
    \gc1.count_d2_reg[5]_rep__2 ,
    \gcc0.gc0.count_d1_reg[10]_5 ,
    \gcc0.gc0.count_d1_reg[8]_15 ,
    \gcc0.gc0.count_d1_reg[8]_16 ,
    \gcc0.gc0.count_d1_reg[10]_6 ,
    \gcc0.gc0.count_d1_reg[10]_7 ,
    \gcc0.gc0.count_d1_reg[10]_8 ,
    \gcc0.gc0.count_d1_reg[10]_9 ,
    \gcc0.gc0.count_d1_reg[10]_10 ,
    \gcc0.gc0.count_d1_reg[10]_11 ,
    \gcc0.gc0.count_d1_reg[10]_12 ,
    \gcc0.gc0.count_d1_reg[10]_13 ,
    \gcc0.gc0.count_d1_reg[10]_14 ,
    \gcc0.gc0.count_d1_reg[10]_15 ,
    \gcc0.gc0.count_d1_reg[10]_16 ,
    \gcc0.gc0.count_d1_reg[12]_32 ,
    \gcc0.gc0.count_d1_reg[9]_11 ,
    \gcc0.gc0.count_d1_reg[9]_12 ,
    \gcc0.gc0.count_d1_reg[9]_13 ,
    \gcc0.gc0.count_d1_reg[9]_14 ,
    \gcc0.gc0.count_d1_reg[9]_15 ,
    \gcc0.gc0.count_d1_reg[9]_16 ,
    \gcc0.gc0.count_d1_reg[9]_17 ,
    \gcc0.gc0.count_d1_reg[9]_18 ,
    \gcc0.gc0.count_d1_reg[8]_17 ,
    \gcc0.gc0.count_d1_reg[8]_18 ,
    \gcc0.gc0.count_d1_reg[8]_19 ,
    \gcc0.gc0.count_d1_reg[8]_20 ,
    \gcc0.gc0.count_d1_reg[9]_19 ,
    \gcc0.gc0.count_d1_reg[8]_21 ,
    \gcc0.gc0.count_d1_reg[8]_22 ,
    \gcc0.gc0.count_d1_reg[11]_21 ,
    \gc1.count_d2_reg[5]_rep__5 ,
    \gcc0.gc0.count_d1_reg[5]_rep__0 ,
    \gc1.count_d2_reg[5]_rep__4 ,
    \gc1.count_d2_reg[5]_rep__7 ,
    \gcc0.gc0.count_d1_reg[5]_rep__1 ,
    \gc1.count_d2_reg[5]_rep__6 ,
    \gc1.count_d2_reg[5]_rep__9 ,
    \gcc0.gc0.count_d1_reg[5]_rep__2 ,
    \gc1.count_d2_reg[5]_rep__8 ,
    \gc1.count_d2_reg[5]_rep__11 ,
    \gcc0.gc0.count_d1_reg[5]_rep__3 ,
    \gc1.count_d2_reg[5]_rep__10 ,
    \gc1.count_d2_reg[5]_rep__13 ,
    \gcc0.gc0.count_d1_reg[5]_rep__4 ,
    \gc1.count_d2_reg[5]_rep__12 ,
    \gc1.count_d2_reg[5]_rep__15 ,
    \gcc0.gc0.count_d1_reg[5]_rep__5 ,
    \gc1.count_d2_reg[5]_rep__14 ,
    \gc1.count_d2_reg[5]_rep__17 ,
    \gcc0.gc0.count_d1_reg[5]_rep__6 ,
    \gc1.count_d2_reg[5]_rep__16 ,
    \gc1.count_d2_reg[5]_rep__19 ,
    \gcc0.gc0.count_d1_reg[5]_rep__7 ,
    \gc1.count_d2_reg[5]_rep__18 ,
    \gc1.count_d2_reg[5]_rep__21 ,
    \gcc0.gc0.count_d1_reg[5]_rep__8 ,
    \gc1.count_d2_reg[5]_rep__20 ,
    \gc1.count_d2_reg[5]_rep__23 ,
    \gcc0.gc0.count_d1_reg[5]_rep__9 ,
    \gc1.count_d2_reg[5]_rep__22 ,
    \gc1.count_d2_reg[5]_rep__25 ,
    \gcc0.gc0.count_d1_reg[5]_rep__10 ,
    \gc1.count_d2_reg[5]_rep__24 ,
    \gc1.count_d2_reg[5]_rep__27 ,
    \gcc0.gc0.count_d1_reg[5]_rep__11 ,
    \gc1.count_d2_reg[5]_rep__26 ,
    \gcc0.gc0.count_d1_reg[0]_rep__12 ,
    \gcc0.gc0.count_d1_reg[1]_rep__12 ,
    \gcc0.gc0.count_d1_reg[2]_rep__12 ,
    \gcc0.gc0.count_d1_reg[3]_rep__12 ,
    \gcc0.gc0.count_d1_reg[4]_rep__12 ,
    \gcc0.gc0.count_d1_reg[5]_rep__12 ,
    \gc1.count_d2_reg[12] ,
    \gcc0.gc0.count_d1_reg[0]_rep__13 ,
    \gcc0.gc0.count_d1_reg[1]_rep__13 ,
    \gcc0.gc0.count_d1_reg[2]_rep__13 ,
    \gcc0.gc0.count_d1_reg[3]_rep__13 ,
    \gcc0.gc0.count_d1_reg[4]_rep__13 ,
    \gcc0.gc0.count_d1_reg[5]_rep__13 ,
    \gc1.count_d2_reg[0]_rep ,
    \gc1.count_d2_reg[1]_rep ,
    \gc1.count_d2_reg[2]_rep ,
    \gc1.count_d2_reg[3]_rep ,
    \gc1.count_d2_reg[4]_rep ,
    \gc1.count_d2_reg[5]_rep ,
    \sig_register_array_reg[1][10] ,
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ,
    sig_rd_rlen,
    p_7_out,
    IP2Bus_Error,
    Bus_RNW_reg_reg,
    \gc1.count_d2_reg[8]_rep__0 ,
    \gc1.count_d2_reg[7]_rep__3 ,
    \gc1.count_d2_reg[6]_rep__3 ,
    \gc1.count_d2_reg[7]_rep__2 ,
    \gc1.count_d2_reg[6]_rep__2 ,
    \gc1.count_d2_reg[8]_rep ,
    \gc1.count_d2_reg[7]_rep__1 ,
    \gc1.count_d2_reg[6]_rep__1 ,
    \gc1.count_d2_reg[7]_rep__0 ,
    \gc1.count_d2_reg[6]_rep__0 ,
    \gc1.count_d2_reg[7]_rep ,
    \gc1.count_d2_reg[6]_rep ,
    SR,
    E,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [4:0]D;
  output [16:0]\sig_ip2bus_data_reg[11] ;
  input s_axi_aclk;
  input [20:0]fg_rxd_wr_length;
  input \gcc0.gc0.count_d1_reg[11] ;
  input [5:0]\gc1.count_d2_reg[5]_rep__1 ;
  input [5:0]Q;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gcc0.gc0.count_d1_reg[12] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input \gcc0.gc0.count_d1_reg[12]_0 ;
  input \gcc0.gc0.count_d1_reg[12]_1 ;
  input \gcc0.gc0.count_d1_reg[10] ;
  input \gcc0.gc0.count_d1_reg[7]_0 ;
  input \gcc0.gc0.count_d1_reg[12]_2 ;
  input \gcc0.gc0.count_d1_reg[12]_3 ;
  input \gcc0.gc0.count_d1_reg[10]_0 ;
  input \gcc0.gc0.count_d1_reg[12]_4 ;
  input \gcc0.gc0.count_d1_reg[10]_1 ;
  input \gcc0.gc0.count_d1_reg[10]_2 ;
  input \gcc0.gc0.count_d1_reg[10]_3 ;
  input \gcc0.gc0.count_d1_reg[12]_5 ;
  input \gcc0.gc0.count_d1_reg[12]_6 ;
  input \gcc0.gc0.count_d1_reg[12]_7 ;
  input \gcc0.gc0.count_d1_reg[9] ;
  input \gcc0.gc0.count_d1_reg[12]_8 ;
  input \gcc0.gc0.count_d1_reg[9]_0 ;
  input \gcc0.gc0.count_d1_reg[9]_1 ;
  input \gcc0.gc0.count_d1_reg[9]_2 ;
  input \gcc0.gc0.count_d1_reg[12]_9 ;
  input \gcc0.gc0.count_d1_reg[8]_0 ;
  input \gcc0.gc0.count_d1_reg[8]_1 ;
  input \gcc0.gc0.count_d1_reg[8]_2 ;
  input \gcc0.gc0.count_d1_reg[7]_1 ;
  input \gcc0.gc0.count_d1_reg[8]_3 ;
  input \gcc0.gc0.count_d1_reg[8]_4 ;
  input \grxd.rx_len_wr_en_reg ;
  input \gcc0.gc0.count_d1_reg[12]_10 ;
  input [5:0]ADDRC;
  input \gcc0.gc0.count_d1_reg[12]_11 ;
  input \gcc0.gc0.count_d1_reg[12]_12 ;
  input \gcc0.gc0.count_d1_reg[9]_3 ;
  input \gcc0.gc0.count_d1_reg[12]_13 ;
  input \gcc0.gc0.count_d1_reg[9]_4 ;
  input \gcc0.gc0.count_d1_reg[9]_5 ;
  input \gcc0.gc0.count_d1_reg[9]_6 ;
  input \gcc0.gc0.count_d1_reg[12]_14 ;
  input \gcc0.gc0.count_d1_reg[8]_5 ;
  input \gcc0.gc0.count_d1_reg[8]_6 ;
  input \gcc0.gc0.count_d1_reg[8]_7 ;
  input \gcc0.gc0.count_d1_reg[7]_2 ;
  input \gcc0.gc0.count_d1_reg[8]_8 ;
  input \gcc0.gc0.count_d1_reg[8]_9 ;
  input \gcc0.gc0.count_d1_reg[12]_15 ;
  input \gcc0.gc0.count_d1_reg[12]_16 ;
  input \gcc0.gc0.count_d1_reg[12]_17 ;
  input \gcc0.gc0.count_d1_reg[12]_18 ;
  input \gcc0.gc0.count_d1_reg[12]_19 ;
  input \gcc0.gc0.count_d1_reg[12]_20 ;
  input \gcc0.gc0.count_d1_reg[12]_21 ;
  input \gcc0.gc0.count_d1_reg[12]_22 ;
  input \gcc0.gc0.count_d1_reg[12]_23 ;
  input \gcc0.gc0.count_d1_reg[12]_24 ;
  input \gcc0.gc0.count_d1_reg[12]_25 ;
  input \gcc0.gc0.count_d1_reg[12]_26 ;
  input \gcc0.gc0.count_d1_reg[12]_27 ;
  input \gcc0.gc0.count_d1_reg[12]_28 ;
  input \gcc0.gc0.count_d1_reg[12]_29 ;
  input \gcc0.gc0.count_d1_reg[12]_30 ;
  input \gcc0.gc0.count_d1_reg[11]_0 ;
  input \gcc0.gc0.count_d1_reg[7]_3 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__3 ;
  input [5:0]ADDRD;
  input \gcc0.gc0.count_d1_reg[11]_1 ;
  input \gcc0.gc0.count_d1_reg[11]_2 ;
  input \gcc0.gc0.count_d1_reg[9]_7 ;
  input \gcc0.gc0.count_d1_reg[11]_3 ;
  input \gcc0.gc0.count_d1_reg[9]_8 ;
  input \gcc0.gc0.count_d1_reg[9]_9 ;
  input \gcc0.gc0.count_d1_reg[9]_10 ;
  input \gcc0.gc0.count_d1_reg[11]_4 ;
  input \gcc0.gc0.count_d1_reg[8]_10 ;
  input \gcc0.gc0.count_d1_reg[8]_11 ;
  input \gcc0.gc0.count_d1_reg[8]_12 ;
  input \gcc0.gc0.count_d1_reg[7]_4 ;
  input \gcc0.gc0.count_d1_reg[8]_13 ;
  input \gcc0.gc0.count_d1_reg[8]_14 ;
  input \gcc0.gc0.count_d1_reg[11]_5 ;
  input \gcc0.gc0.count_d1_reg[11]_6 ;
  input \gcc0.gc0.count_d1_reg[11]_7 ;
  input \gcc0.gc0.count_d1_reg[11]_8 ;
  input \gcc0.gc0.count_d1_reg[11]_9 ;
  input \gcc0.gc0.count_d1_reg[11]_10 ;
  input \gcc0.gc0.count_d1_reg[11]_11 ;
  input \gcc0.gc0.count_d1_reg[11]_12 ;
  input \gcc0.gc0.count_d1_reg[11]_13 ;
  input \gcc0.gc0.count_d1_reg[11]_14 ;
  input \gcc0.gc0.count_d1_reg[11]_15 ;
  input \gcc0.gc0.count_d1_reg[11]_16 ;
  input \gcc0.gc0.count_d1_reg[11]_17 ;
  input \gcc0.gc0.count_d1_reg[11]_18 ;
  input \gcc0.gc0.count_d1_reg[11]_19 ;
  input \gcc0.gc0.count_d1_reg[11]_20 ;
  input \gcc0.gc0.count_d1_reg[12]_31 ;
  input \gcc0.gc0.count_d1_reg[10]_4 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__2 ;
  input \gcc0.gc0.count_d1_reg[10]_5 ;
  input \gcc0.gc0.count_d1_reg[8]_15 ;
  input \gcc0.gc0.count_d1_reg[8]_16 ;
  input \gcc0.gc0.count_d1_reg[10]_6 ;
  input \gcc0.gc0.count_d1_reg[10]_7 ;
  input \gcc0.gc0.count_d1_reg[10]_8 ;
  input \gcc0.gc0.count_d1_reg[10]_9 ;
  input \gcc0.gc0.count_d1_reg[10]_10 ;
  input \gcc0.gc0.count_d1_reg[10]_11 ;
  input \gcc0.gc0.count_d1_reg[10]_12 ;
  input \gcc0.gc0.count_d1_reg[10]_13 ;
  input \gcc0.gc0.count_d1_reg[10]_14 ;
  input \gcc0.gc0.count_d1_reg[10]_15 ;
  input \gcc0.gc0.count_d1_reg[10]_16 ;
  input \gcc0.gc0.count_d1_reg[12]_32 ;
  input \gcc0.gc0.count_d1_reg[9]_11 ;
  input \gcc0.gc0.count_d1_reg[9]_12 ;
  input \gcc0.gc0.count_d1_reg[9]_13 ;
  input \gcc0.gc0.count_d1_reg[9]_14 ;
  input \gcc0.gc0.count_d1_reg[9]_15 ;
  input \gcc0.gc0.count_d1_reg[9]_16 ;
  input \gcc0.gc0.count_d1_reg[9]_17 ;
  input \gcc0.gc0.count_d1_reg[9]_18 ;
  input \gcc0.gc0.count_d1_reg[8]_17 ;
  input \gcc0.gc0.count_d1_reg[8]_18 ;
  input \gcc0.gc0.count_d1_reg[8]_19 ;
  input \gcc0.gc0.count_d1_reg[8]_20 ;
  input \gcc0.gc0.count_d1_reg[9]_19 ;
  input \gcc0.gc0.count_d1_reg[8]_21 ;
  input \gcc0.gc0.count_d1_reg[8]_22 ;
  input \gcc0.gc0.count_d1_reg[11]_21 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__5 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__0 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__4 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__7 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__1 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__6 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__9 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__2 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__8 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__11 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__3 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__10 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__13 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__4 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__12 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__15 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__5 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__14 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__17 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__6 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__16 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__19 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__7 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__18 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__21 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__8 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__20 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__23 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__9 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__22 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__25 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__10 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__24 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__27 ;
  input [5:0]\gcc0.gc0.count_d1_reg[5]_rep__11 ;
  input [5:0]\gc1.count_d2_reg[5]_rep__26 ;
  input \gcc0.gc0.count_d1_reg[0]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[1]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[2]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[3]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[4]_rep__12 ;
  input \gcc0.gc0.count_d1_reg[5]_rep__12 ;
  input [12:0]\gc1.count_d2_reg[12] ;
  input \gcc0.gc0.count_d1_reg[0]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[1]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[2]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[3]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[4]_rep__13 ;
  input \gcc0.gc0.count_d1_reg[5]_rep__13 ;
  input \gc1.count_d2_reg[0]_rep ;
  input \gc1.count_d2_reg[1]_rep ;
  input \gc1.count_d2_reg[2]_rep ;
  input \gc1.count_d2_reg[3]_rep ;
  input \gc1.count_d2_reg[4]_rep ;
  input \gc1.count_d2_reg[5]_rep ;
  input [0:0]\sig_register_array_reg[1][10] ;
  input \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  input sig_rd_rlen;
  input [3:0]p_7_out;
  input IP2Bus_Error;
  input Bus_RNW_reg_reg;
  input \gc1.count_d2_reg[8]_rep__0 ;
  input \gc1.count_d2_reg[7]_rep__3 ;
  input \gc1.count_d2_reg[6]_rep__3 ;
  input \gc1.count_d2_reg[7]_rep__2 ;
  input \gc1.count_d2_reg[6]_rep__2 ;
  input \gc1.count_d2_reg[8]_rep ;
  input \gc1.count_d2_reg[7]_rep__1 ;
  input \gc1.count_d2_reg[6]_rep__1 ;
  input \gc1.count_d2_reg[7]_rep__0 ;
  input \gc1.count_d2_reg[6]_rep__0 ;
  input \gc1.count_d2_reg[7]_rep ;
  input \gc1.count_d2_reg[6]_rep ;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [5:0]ADDRC;
  wire [5:0]ADDRD;
  wire Bus_RNW_reg_reg;
  wire [4:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ;
  wire IP2Bus_Error;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [21:0]dout_i;
  wire [20:0]fg_rxd_wr_length;
  wire \gc1.count_d2_reg[0]_rep ;
  wire [12:0]\gc1.count_d2_reg[12] ;
  wire \gc1.count_d2_reg[1]_rep ;
  wire \gc1.count_d2_reg[2]_rep ;
  wire \gc1.count_d2_reg[3]_rep ;
  wire \gc1.count_d2_reg[4]_rep ;
  wire \gc1.count_d2_reg[5]_rep ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__1 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__10 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__11 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__12 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__13 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__14 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__15 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__16 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__17 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__18 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__19 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__2 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__20 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__21 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__22 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__23 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__24 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__25 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__26 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__27 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__3 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__4 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__5 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__6 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__7 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__8 ;
  wire [5:0]\gc1.count_d2_reg[5]_rep__9 ;
  wire \gc1.count_d2_reg[6]_rep ;
  wire \gc1.count_d2_reg[6]_rep__0 ;
  wire \gc1.count_d2_reg[6]_rep__1 ;
  wire \gc1.count_d2_reg[6]_rep__2 ;
  wire \gc1.count_d2_reg[6]_rep__3 ;
  wire \gc1.count_d2_reg[7]_rep ;
  wire \gc1.count_d2_reg[7]_rep__0 ;
  wire \gc1.count_d2_reg[7]_rep__1 ;
  wire \gc1.count_d2_reg[7]_rep__2 ;
  wire \gc1.count_d2_reg[7]_rep__3 ;
  wire \gc1.count_d2_reg[8]_rep ;
  wire \gc1.count_d2_reg[8]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[0]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[0]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[10] ;
  wire \gcc0.gc0.count_d1_reg[10]_0 ;
  wire \gcc0.gc0.count_d1_reg[10]_1 ;
  wire \gcc0.gc0.count_d1_reg[10]_10 ;
  wire \gcc0.gc0.count_d1_reg[10]_11 ;
  wire \gcc0.gc0.count_d1_reg[10]_12 ;
  wire \gcc0.gc0.count_d1_reg[10]_13 ;
  wire \gcc0.gc0.count_d1_reg[10]_14 ;
  wire \gcc0.gc0.count_d1_reg[10]_15 ;
  wire \gcc0.gc0.count_d1_reg[10]_16 ;
  wire \gcc0.gc0.count_d1_reg[10]_2 ;
  wire \gcc0.gc0.count_d1_reg[10]_3 ;
  wire \gcc0.gc0.count_d1_reg[10]_4 ;
  wire \gcc0.gc0.count_d1_reg[10]_5 ;
  wire \gcc0.gc0.count_d1_reg[10]_6 ;
  wire \gcc0.gc0.count_d1_reg[10]_7 ;
  wire \gcc0.gc0.count_d1_reg[10]_8 ;
  wire \gcc0.gc0.count_d1_reg[10]_9 ;
  wire \gcc0.gc0.count_d1_reg[11] ;
  wire \gcc0.gc0.count_d1_reg[11]_0 ;
  wire \gcc0.gc0.count_d1_reg[11]_1 ;
  wire \gcc0.gc0.count_d1_reg[11]_10 ;
  wire \gcc0.gc0.count_d1_reg[11]_11 ;
  wire \gcc0.gc0.count_d1_reg[11]_12 ;
  wire \gcc0.gc0.count_d1_reg[11]_13 ;
  wire \gcc0.gc0.count_d1_reg[11]_14 ;
  wire \gcc0.gc0.count_d1_reg[11]_15 ;
  wire \gcc0.gc0.count_d1_reg[11]_16 ;
  wire \gcc0.gc0.count_d1_reg[11]_17 ;
  wire \gcc0.gc0.count_d1_reg[11]_18 ;
  wire \gcc0.gc0.count_d1_reg[11]_19 ;
  wire \gcc0.gc0.count_d1_reg[11]_2 ;
  wire \gcc0.gc0.count_d1_reg[11]_20 ;
  wire \gcc0.gc0.count_d1_reg[11]_21 ;
  wire \gcc0.gc0.count_d1_reg[11]_3 ;
  wire \gcc0.gc0.count_d1_reg[11]_4 ;
  wire \gcc0.gc0.count_d1_reg[11]_5 ;
  wire \gcc0.gc0.count_d1_reg[11]_6 ;
  wire \gcc0.gc0.count_d1_reg[11]_7 ;
  wire \gcc0.gc0.count_d1_reg[11]_8 ;
  wire \gcc0.gc0.count_d1_reg[11]_9 ;
  wire \gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_d1_reg[12]_10 ;
  wire \gcc0.gc0.count_d1_reg[12]_11 ;
  wire \gcc0.gc0.count_d1_reg[12]_12 ;
  wire \gcc0.gc0.count_d1_reg[12]_13 ;
  wire \gcc0.gc0.count_d1_reg[12]_14 ;
  wire \gcc0.gc0.count_d1_reg[12]_15 ;
  wire \gcc0.gc0.count_d1_reg[12]_16 ;
  wire \gcc0.gc0.count_d1_reg[12]_17 ;
  wire \gcc0.gc0.count_d1_reg[12]_18 ;
  wire \gcc0.gc0.count_d1_reg[12]_19 ;
  wire \gcc0.gc0.count_d1_reg[12]_2 ;
  wire \gcc0.gc0.count_d1_reg[12]_20 ;
  wire \gcc0.gc0.count_d1_reg[12]_21 ;
  wire \gcc0.gc0.count_d1_reg[12]_22 ;
  wire \gcc0.gc0.count_d1_reg[12]_23 ;
  wire \gcc0.gc0.count_d1_reg[12]_24 ;
  wire \gcc0.gc0.count_d1_reg[12]_25 ;
  wire \gcc0.gc0.count_d1_reg[12]_26 ;
  wire \gcc0.gc0.count_d1_reg[12]_27 ;
  wire \gcc0.gc0.count_d1_reg[12]_28 ;
  wire \gcc0.gc0.count_d1_reg[12]_29 ;
  wire \gcc0.gc0.count_d1_reg[12]_3 ;
  wire \gcc0.gc0.count_d1_reg[12]_30 ;
  wire \gcc0.gc0.count_d1_reg[12]_31 ;
  wire \gcc0.gc0.count_d1_reg[12]_32 ;
  wire \gcc0.gc0.count_d1_reg[12]_4 ;
  wire \gcc0.gc0.count_d1_reg[12]_5 ;
  wire \gcc0.gc0.count_d1_reg[12]_6 ;
  wire \gcc0.gc0.count_d1_reg[12]_7 ;
  wire \gcc0.gc0.count_d1_reg[12]_8 ;
  wire \gcc0.gc0.count_d1_reg[12]_9 ;
  wire \gcc0.gc0.count_d1_reg[1]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[1]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[2]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[2]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[3]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[3]_rep__13 ;
  wire \gcc0.gc0.count_d1_reg[4]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[4]_rep__13 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__0 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__1 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__10 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__11 ;
  wire \gcc0.gc0.count_d1_reg[5]_rep__12 ;
  wire \gcc0.gc0.count_d1_reg[5]_rep__13 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__2 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__3 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__4 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__5 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__6 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__7 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__8 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5]_rep__9 ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[7]_0 ;
  wire \gcc0.gc0.count_d1_reg[7]_1 ;
  wire \gcc0.gc0.count_d1_reg[7]_2 ;
  wire \gcc0.gc0.count_d1_reg[7]_3 ;
  wire \gcc0.gc0.count_d1_reg[7]_4 ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[8]_0 ;
  wire \gcc0.gc0.count_d1_reg[8]_1 ;
  wire \gcc0.gc0.count_d1_reg[8]_10 ;
  wire \gcc0.gc0.count_d1_reg[8]_11 ;
  wire \gcc0.gc0.count_d1_reg[8]_12 ;
  wire \gcc0.gc0.count_d1_reg[8]_13 ;
  wire \gcc0.gc0.count_d1_reg[8]_14 ;
  wire \gcc0.gc0.count_d1_reg[8]_15 ;
  wire \gcc0.gc0.count_d1_reg[8]_16 ;
  wire \gcc0.gc0.count_d1_reg[8]_17 ;
  wire \gcc0.gc0.count_d1_reg[8]_18 ;
  wire \gcc0.gc0.count_d1_reg[8]_19 ;
  wire \gcc0.gc0.count_d1_reg[8]_2 ;
  wire \gcc0.gc0.count_d1_reg[8]_20 ;
  wire \gcc0.gc0.count_d1_reg[8]_21 ;
  wire \gcc0.gc0.count_d1_reg[8]_22 ;
  wire \gcc0.gc0.count_d1_reg[8]_3 ;
  wire \gcc0.gc0.count_d1_reg[8]_4 ;
  wire \gcc0.gc0.count_d1_reg[8]_5 ;
  wire \gcc0.gc0.count_d1_reg[8]_6 ;
  wire \gcc0.gc0.count_d1_reg[8]_7 ;
  wire \gcc0.gc0.count_d1_reg[8]_8 ;
  wire \gcc0.gc0.count_d1_reg[8]_9 ;
  wire \gcc0.gc0.count_d1_reg[9] ;
  wire \gcc0.gc0.count_d1_reg[9]_0 ;
  wire \gcc0.gc0.count_d1_reg[9]_1 ;
  wire \gcc0.gc0.count_d1_reg[9]_10 ;
  wire \gcc0.gc0.count_d1_reg[9]_11 ;
  wire \gcc0.gc0.count_d1_reg[9]_12 ;
  wire \gcc0.gc0.count_d1_reg[9]_13 ;
  wire \gcc0.gc0.count_d1_reg[9]_14 ;
  wire \gcc0.gc0.count_d1_reg[9]_15 ;
  wire \gcc0.gc0.count_d1_reg[9]_16 ;
  wire \gcc0.gc0.count_d1_reg[9]_17 ;
  wire \gcc0.gc0.count_d1_reg[9]_18 ;
  wire \gcc0.gc0.count_d1_reg[9]_19 ;
  wire \gcc0.gc0.count_d1_reg[9]_2 ;
  wire \gcc0.gc0.count_d1_reg[9]_3 ;
  wire \gcc0.gc0.count_d1_reg[9]_4 ;
  wire \gcc0.gc0.count_d1_reg[9]_5 ;
  wire \gcc0.gc0.count_d1_reg[9]_6 ;
  wire \gcc0.gc0.count_d1_reg[9]_7 ;
  wire \gcc0.gc0.count_d1_reg[9]_8 ;
  wire \gcc0.gc0.count_d1_reg[9]_9 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire \grxd.rx_len_wr_en_reg ;
  wire [21:0]p_4_out;
  wire [3:0]p_7_out;
  wire s_axi_aclk;
  wire [16:0]\sig_ip2bus_data_reg[11] ;
  wire sig_rd_rlen;
  wire [0:0]\sig_register_array_reg[1][10] ;

  red_pitaya_ps_1_data_fifo_0_dmem \gdm.dm_gen.dm 
       (.ADDRC(ADDRC),
        .ADDRD(ADDRD),
        .E(E),
        .Q(Q),
        .SR(SR),
        .fg_rxd_wr_length(fg_rxd_wr_length),
        .\gc1.count_d2_reg[0]_rep (\gc1.count_d2_reg[0]_rep ),
        .\gc1.count_d2_reg[12] (\gc1.count_d2_reg[12] ),
        .\gc1.count_d2_reg[1]_rep (\gc1.count_d2_reg[1]_rep ),
        .\gc1.count_d2_reg[2]_rep (\gc1.count_d2_reg[2]_rep ),
        .\gc1.count_d2_reg[3]_rep (\gc1.count_d2_reg[3]_rep ),
        .\gc1.count_d2_reg[4]_rep (\gc1.count_d2_reg[4]_rep ),
        .\gc1.count_d2_reg[5]_rep (\gc1.count_d2_reg[5]_rep ),
        .\gc1.count_d2_reg[5]_rep__1 (\gc1.count_d2_reg[5]_rep__1 ),
        .\gc1.count_d2_reg[5]_rep__10 (\gc1.count_d2_reg[5]_rep__10 ),
        .\gc1.count_d2_reg[5]_rep__11 (\gc1.count_d2_reg[5]_rep__11 ),
        .\gc1.count_d2_reg[5]_rep__12 (\gc1.count_d2_reg[5]_rep__12 ),
        .\gc1.count_d2_reg[5]_rep__13 (\gc1.count_d2_reg[5]_rep__13 ),
        .\gc1.count_d2_reg[5]_rep__14 (\gc1.count_d2_reg[5]_rep__14 ),
        .\gc1.count_d2_reg[5]_rep__15 (\gc1.count_d2_reg[5]_rep__15 ),
        .\gc1.count_d2_reg[5]_rep__16 (\gc1.count_d2_reg[5]_rep__16 ),
        .\gc1.count_d2_reg[5]_rep__17 (\gc1.count_d2_reg[5]_rep__17 ),
        .\gc1.count_d2_reg[5]_rep__18 (\gc1.count_d2_reg[5]_rep__18 ),
        .\gc1.count_d2_reg[5]_rep__19 (\gc1.count_d2_reg[5]_rep__19 ),
        .\gc1.count_d2_reg[5]_rep__2 (\gc1.count_d2_reg[5]_rep__2 ),
        .\gc1.count_d2_reg[5]_rep__20 (\gc1.count_d2_reg[5]_rep__20 ),
        .\gc1.count_d2_reg[5]_rep__21 (\gc1.count_d2_reg[5]_rep__21 ),
        .\gc1.count_d2_reg[5]_rep__22 (\gc1.count_d2_reg[5]_rep__22 ),
        .\gc1.count_d2_reg[5]_rep__23 (\gc1.count_d2_reg[5]_rep__23 ),
        .\gc1.count_d2_reg[5]_rep__24 (\gc1.count_d2_reg[5]_rep__24 ),
        .\gc1.count_d2_reg[5]_rep__25 (\gc1.count_d2_reg[5]_rep__25 ),
        .\gc1.count_d2_reg[5]_rep__26 (\gc1.count_d2_reg[5]_rep__26 ),
        .\gc1.count_d2_reg[5]_rep__27 (\gc1.count_d2_reg[5]_rep__27 ),
        .\gc1.count_d2_reg[5]_rep__3 (\gc1.count_d2_reg[5]_rep__3 ),
        .\gc1.count_d2_reg[5]_rep__4 (\gc1.count_d2_reg[5]_rep__4 ),
        .\gc1.count_d2_reg[5]_rep__5 (\gc1.count_d2_reg[5]_rep__5 ),
        .\gc1.count_d2_reg[5]_rep__6 (\gc1.count_d2_reg[5]_rep__6 ),
        .\gc1.count_d2_reg[5]_rep__7 (\gc1.count_d2_reg[5]_rep__7 ),
        .\gc1.count_d2_reg[5]_rep__8 (\gc1.count_d2_reg[5]_rep__8 ),
        .\gc1.count_d2_reg[5]_rep__9 (\gc1.count_d2_reg[5]_rep__9 ),
        .\gc1.count_d2_reg[6]_rep (\gc1.count_d2_reg[6]_rep ),
        .\gc1.count_d2_reg[6]_rep__0 (\gc1.count_d2_reg[6]_rep__0 ),
        .\gc1.count_d2_reg[6]_rep__1 (\gc1.count_d2_reg[6]_rep__1 ),
        .\gc1.count_d2_reg[6]_rep__2 (\gc1.count_d2_reg[6]_rep__2 ),
        .\gc1.count_d2_reg[6]_rep__3 (\gc1.count_d2_reg[6]_rep__3 ),
        .\gc1.count_d2_reg[7]_rep (\gc1.count_d2_reg[7]_rep ),
        .\gc1.count_d2_reg[7]_rep__0 (\gc1.count_d2_reg[7]_rep__0 ),
        .\gc1.count_d2_reg[7]_rep__1 (\gc1.count_d2_reg[7]_rep__1 ),
        .\gc1.count_d2_reg[7]_rep__2 (\gc1.count_d2_reg[7]_rep__2 ),
        .\gc1.count_d2_reg[7]_rep__3 (\gc1.count_d2_reg[7]_rep__3 ),
        .\gc1.count_d2_reg[8]_rep (\gc1.count_d2_reg[8]_rep ),
        .\gc1.count_d2_reg[8]_rep__0 (\gc1.count_d2_reg[8]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[0]_rep__12 (\gcc0.gc0.count_d1_reg[0]_rep__12 ),
        .\gcc0.gc0.count_d1_reg[0]_rep__13 (\gcc0.gc0.count_d1_reg[0]_rep__13 ),
        .\gcc0.gc0.count_d1_reg[10] (\gcc0.gc0.count_d1_reg[10] ),
        .\gcc0.gc0.count_d1_reg[10]_0 (\gcc0.gc0.count_d1_reg[10]_0 ),
        .\gcc0.gc0.count_d1_reg[10]_1 (\gcc0.gc0.count_d1_reg[10]_1 ),
        .\gcc0.gc0.count_d1_reg[10]_10 (\gcc0.gc0.count_d1_reg[10]_10 ),
        .\gcc0.gc0.count_d1_reg[10]_11 (\gcc0.gc0.count_d1_reg[10]_11 ),
        .\gcc0.gc0.count_d1_reg[10]_12 (\gcc0.gc0.count_d1_reg[10]_12 ),
        .\gcc0.gc0.count_d1_reg[10]_13 (\gcc0.gc0.count_d1_reg[10]_13 ),
        .\gcc0.gc0.count_d1_reg[10]_14 (\gcc0.gc0.count_d1_reg[10]_14 ),
        .\gcc0.gc0.count_d1_reg[10]_15 (\gcc0.gc0.count_d1_reg[10]_15 ),
        .\gcc0.gc0.count_d1_reg[10]_16 (\gcc0.gc0.count_d1_reg[10]_16 ),
        .\gcc0.gc0.count_d1_reg[10]_2 (\gcc0.gc0.count_d1_reg[10]_2 ),
        .\gcc0.gc0.count_d1_reg[10]_3 (\gcc0.gc0.count_d1_reg[10]_3 ),
        .\gcc0.gc0.count_d1_reg[10]_4 (\gcc0.gc0.count_d1_reg[10]_4 ),
        .\gcc0.gc0.count_d1_reg[10]_5 (\gcc0.gc0.count_d1_reg[10]_5 ),
        .\gcc0.gc0.count_d1_reg[10]_6 (\gcc0.gc0.count_d1_reg[10]_6 ),
        .\gcc0.gc0.count_d1_reg[10]_7 (\gcc0.gc0.count_d1_reg[10]_7 ),
        .\gcc0.gc0.count_d1_reg[10]_8 (\gcc0.gc0.count_d1_reg[10]_8 ),
        .\gcc0.gc0.count_d1_reg[10]_9 (\gcc0.gc0.count_d1_reg[10]_9 ),
        .\gcc0.gc0.count_d1_reg[11] (\gcc0.gc0.count_d1_reg[11] ),
        .\gcc0.gc0.count_d1_reg[11]_0 (\gcc0.gc0.count_d1_reg[11]_0 ),
        .\gcc0.gc0.count_d1_reg[11]_1 (\gcc0.gc0.count_d1_reg[11]_1 ),
        .\gcc0.gc0.count_d1_reg[11]_10 (\gcc0.gc0.count_d1_reg[11]_10 ),
        .\gcc0.gc0.count_d1_reg[11]_11 (\gcc0.gc0.count_d1_reg[11]_11 ),
        .\gcc0.gc0.count_d1_reg[11]_12 (\gcc0.gc0.count_d1_reg[11]_12 ),
        .\gcc0.gc0.count_d1_reg[11]_13 (\gcc0.gc0.count_d1_reg[11]_13 ),
        .\gcc0.gc0.count_d1_reg[11]_14 (\gcc0.gc0.count_d1_reg[11]_14 ),
        .\gcc0.gc0.count_d1_reg[11]_15 (\gcc0.gc0.count_d1_reg[11]_15 ),
        .\gcc0.gc0.count_d1_reg[11]_16 (\gcc0.gc0.count_d1_reg[11]_16 ),
        .\gcc0.gc0.count_d1_reg[11]_17 (\gcc0.gc0.count_d1_reg[11]_17 ),
        .\gcc0.gc0.count_d1_reg[11]_18 (\gcc0.gc0.count_d1_reg[11]_18 ),
        .\gcc0.gc0.count_d1_reg[11]_19 (\gcc0.gc0.count_d1_reg[11]_19 ),
        .\gcc0.gc0.count_d1_reg[11]_2 (\gcc0.gc0.count_d1_reg[11]_2 ),
        .\gcc0.gc0.count_d1_reg[11]_20 (\gcc0.gc0.count_d1_reg[11]_20 ),
        .\gcc0.gc0.count_d1_reg[11]_21 (\gcc0.gc0.count_d1_reg[11]_21 ),
        .\gcc0.gc0.count_d1_reg[11]_3 (\gcc0.gc0.count_d1_reg[11]_3 ),
        .\gcc0.gc0.count_d1_reg[11]_4 (\gcc0.gc0.count_d1_reg[11]_4 ),
        .\gcc0.gc0.count_d1_reg[11]_5 (\gcc0.gc0.count_d1_reg[11]_5 ),
        .\gcc0.gc0.count_d1_reg[11]_6 (\gcc0.gc0.count_d1_reg[11]_6 ),
        .\gcc0.gc0.count_d1_reg[11]_7 (\gcc0.gc0.count_d1_reg[11]_7 ),
        .\gcc0.gc0.count_d1_reg[11]_8 (\gcc0.gc0.count_d1_reg[11]_8 ),
        .\gcc0.gc0.count_d1_reg[11]_9 (\gcc0.gc0.count_d1_reg[11]_9 ),
        .\gcc0.gc0.count_d1_reg[12] (\gcc0.gc0.count_d1_reg[12] ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gcc0.gc0.count_d1_reg[12]_0 ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gcc0.gc0.count_d1_reg[12]_1 ),
        .\gcc0.gc0.count_d1_reg[12]_10 (\gcc0.gc0.count_d1_reg[12]_10 ),
        .\gcc0.gc0.count_d1_reg[12]_11 (\gcc0.gc0.count_d1_reg[12]_11 ),
        .\gcc0.gc0.count_d1_reg[12]_12 (\gcc0.gc0.count_d1_reg[12]_12 ),
        .\gcc0.gc0.count_d1_reg[12]_13 (\gcc0.gc0.count_d1_reg[12]_13 ),
        .\gcc0.gc0.count_d1_reg[12]_14 (\gcc0.gc0.count_d1_reg[12]_14 ),
        .\gcc0.gc0.count_d1_reg[12]_15 (\gcc0.gc0.count_d1_reg[12]_15 ),
        .\gcc0.gc0.count_d1_reg[12]_16 (\gcc0.gc0.count_d1_reg[12]_16 ),
        .\gcc0.gc0.count_d1_reg[12]_17 (\gcc0.gc0.count_d1_reg[12]_17 ),
        .\gcc0.gc0.count_d1_reg[12]_18 (\gcc0.gc0.count_d1_reg[12]_18 ),
        .\gcc0.gc0.count_d1_reg[12]_19 (\gcc0.gc0.count_d1_reg[12]_19 ),
        .\gcc0.gc0.count_d1_reg[12]_2 (\gcc0.gc0.count_d1_reg[12]_2 ),
        .\gcc0.gc0.count_d1_reg[12]_20 (\gcc0.gc0.count_d1_reg[12]_20 ),
        .\gcc0.gc0.count_d1_reg[12]_21 (\gcc0.gc0.count_d1_reg[12]_21 ),
        .\gcc0.gc0.count_d1_reg[12]_22 (\gcc0.gc0.count_d1_reg[12]_22 ),
        .\gcc0.gc0.count_d1_reg[12]_23 (\gcc0.gc0.count_d1_reg[12]_23 ),
        .\gcc0.gc0.count_d1_reg[12]_24 (\gcc0.gc0.count_d1_reg[12]_24 ),
        .\gcc0.gc0.count_d1_reg[12]_25 (\gcc0.gc0.count_d1_reg[12]_25 ),
        .\gcc0.gc0.count_d1_reg[12]_26 (\gcc0.gc0.count_d1_reg[12]_26 ),
        .\gcc0.gc0.count_d1_reg[12]_27 (\gcc0.gc0.count_d1_reg[12]_27 ),
        .\gcc0.gc0.count_d1_reg[12]_28 (\gcc0.gc0.count_d1_reg[12]_28 ),
        .\gcc0.gc0.count_d1_reg[12]_29 (\gcc0.gc0.count_d1_reg[12]_29 ),
        .\gcc0.gc0.count_d1_reg[12]_3 (\gcc0.gc0.count_d1_reg[12]_3 ),
        .\gcc0.gc0.count_d1_reg[12]_30 (\gcc0.gc0.count_d1_reg[12]_30 ),
        .\gcc0.gc0.count_d1_reg[12]_31 (\gcc0.gc0.count_d1_reg[12]_31 ),
        .\gcc0.gc0.count_d1_reg[12]_32 (\gcc0.gc0.count_d1_reg[12]_32 ),
        .\gcc0.gc0.count_d1_reg[12]_4 (\gcc0.gc0.count_d1_reg[12]_4 ),
        .\gcc0.gc0.count_d1_reg[12]_5 (\gcc0.gc0.count_d1_reg[12]_5 ),
        .\gcc0.gc0.count_d1_reg[12]_6 (\gcc0.gc0.count_d1_reg[12]_6 ),
        .\gcc0.gc0.count_d1_reg[12]_7 (\gcc0.gc0.count_d1_reg[12]_7 ),
        .\gcc0.gc0.count_d1_reg[12]_8 (\gcc0.gc0.count_d1_reg[12]_8 ),
        .\gcc0.gc0.count_d1_reg[12]_9 (\gcc0.gc0.count_d1_reg[12]_9 ),
        .\gcc0.gc0.count_d1_reg[1]_rep__12 (\gcc0.gc0.count_d1_reg[1]_rep__12 ),
        .\gcc0.gc0.count_d1_reg[1]_rep__13 (\gcc0.gc0.count_d1_reg[1]_rep__13 ),
        .\gcc0.gc0.count_d1_reg[2]_rep__12 (\gcc0.gc0.count_d1_reg[2]_rep__12 ),
        .\gcc0.gc0.count_d1_reg[2]_rep__13 (\gcc0.gc0.count_d1_reg[2]_rep__13 ),
        .\gcc0.gc0.count_d1_reg[3]_rep__12 (\gcc0.gc0.count_d1_reg[3]_rep__12 ),
        .\gcc0.gc0.count_d1_reg[3]_rep__13 (\gcc0.gc0.count_d1_reg[3]_rep__13 ),
        .\gcc0.gc0.count_d1_reg[4]_rep__12 (\gcc0.gc0.count_d1_reg[4]_rep__12 ),
        .\gcc0.gc0.count_d1_reg[4]_rep__13 (\gcc0.gc0.count_d1_reg[4]_rep__13 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__0 (\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__1 (\gcc0.gc0.count_d1_reg[5]_rep__1 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__10 (\gcc0.gc0.count_d1_reg[5]_rep__10 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__11 (\gcc0.gc0.count_d1_reg[5]_rep__11 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__12 (\gcc0.gc0.count_d1_reg[5]_rep__12 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__13 (\gcc0.gc0.count_d1_reg[5]_rep__13 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__2 (\gcc0.gc0.count_d1_reg[5]_rep__2 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__3 (\gcc0.gc0.count_d1_reg[5]_rep__3 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__4 (\gcc0.gc0.count_d1_reg[5]_rep__4 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__5 (\gcc0.gc0.count_d1_reg[5]_rep__5 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__6 (\gcc0.gc0.count_d1_reg[5]_rep__6 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__7 (\gcc0.gc0.count_d1_reg[5]_rep__7 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__8 (\gcc0.gc0.count_d1_reg[5]_rep__8 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__9 (\gcc0.gc0.count_d1_reg[5]_rep__9 ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[7] (\gcc0.gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_d1_reg[7]_0 (\gcc0.gc0.count_d1_reg[7]_0 ),
        .\gcc0.gc0.count_d1_reg[7]_1 (\gcc0.gc0.count_d1_reg[7]_1 ),
        .\gcc0.gc0.count_d1_reg[7]_2 (\gcc0.gc0.count_d1_reg[7]_2 ),
        .\gcc0.gc0.count_d1_reg[7]_3 (\gcc0.gc0.count_d1_reg[7]_3 ),
        .\gcc0.gc0.count_d1_reg[7]_4 (\gcc0.gc0.count_d1_reg[7]_4 ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8]_0 (\gcc0.gc0.count_d1_reg[8]_0 ),
        .\gcc0.gc0.count_d1_reg[8]_1 (\gcc0.gc0.count_d1_reg[8]_1 ),
        .\gcc0.gc0.count_d1_reg[8]_10 (\gcc0.gc0.count_d1_reg[8]_10 ),
        .\gcc0.gc0.count_d1_reg[8]_11 (\gcc0.gc0.count_d1_reg[8]_11 ),
        .\gcc0.gc0.count_d1_reg[8]_12 (\gcc0.gc0.count_d1_reg[8]_12 ),
        .\gcc0.gc0.count_d1_reg[8]_13 (\gcc0.gc0.count_d1_reg[8]_13 ),
        .\gcc0.gc0.count_d1_reg[8]_14 (\gcc0.gc0.count_d1_reg[8]_14 ),
        .\gcc0.gc0.count_d1_reg[8]_15 (\gcc0.gc0.count_d1_reg[8]_15 ),
        .\gcc0.gc0.count_d1_reg[8]_16 (\gcc0.gc0.count_d1_reg[8]_16 ),
        .\gcc0.gc0.count_d1_reg[8]_17 (\gcc0.gc0.count_d1_reg[8]_17 ),
        .\gcc0.gc0.count_d1_reg[8]_18 (\gcc0.gc0.count_d1_reg[8]_18 ),
        .\gcc0.gc0.count_d1_reg[8]_19 (\gcc0.gc0.count_d1_reg[8]_19 ),
        .\gcc0.gc0.count_d1_reg[8]_2 (\gcc0.gc0.count_d1_reg[8]_2 ),
        .\gcc0.gc0.count_d1_reg[8]_20 (\gcc0.gc0.count_d1_reg[8]_20 ),
        .\gcc0.gc0.count_d1_reg[8]_21 (\gcc0.gc0.count_d1_reg[8]_21 ),
        .\gcc0.gc0.count_d1_reg[8]_22 (\gcc0.gc0.count_d1_reg[8]_22 ),
        .\gcc0.gc0.count_d1_reg[8]_3 (\gcc0.gc0.count_d1_reg[8]_3 ),
        .\gcc0.gc0.count_d1_reg[8]_4 (\gcc0.gc0.count_d1_reg[8]_4 ),
        .\gcc0.gc0.count_d1_reg[8]_5 (\gcc0.gc0.count_d1_reg[8]_5 ),
        .\gcc0.gc0.count_d1_reg[8]_6 (\gcc0.gc0.count_d1_reg[8]_6 ),
        .\gcc0.gc0.count_d1_reg[8]_7 (\gcc0.gc0.count_d1_reg[8]_7 ),
        .\gcc0.gc0.count_d1_reg[8]_8 (\gcc0.gc0.count_d1_reg[8]_8 ),
        .\gcc0.gc0.count_d1_reg[8]_9 (\gcc0.gc0.count_d1_reg[8]_9 ),
        .\gcc0.gc0.count_d1_reg[9] (\gcc0.gc0.count_d1_reg[9] ),
        .\gcc0.gc0.count_d1_reg[9]_0 (\gcc0.gc0.count_d1_reg[9]_0 ),
        .\gcc0.gc0.count_d1_reg[9]_1 (\gcc0.gc0.count_d1_reg[9]_1 ),
        .\gcc0.gc0.count_d1_reg[9]_10 (\gcc0.gc0.count_d1_reg[9]_10 ),
        .\gcc0.gc0.count_d1_reg[9]_11 (\gcc0.gc0.count_d1_reg[9]_11 ),
        .\gcc0.gc0.count_d1_reg[9]_12 (\gcc0.gc0.count_d1_reg[9]_12 ),
        .\gcc0.gc0.count_d1_reg[9]_13 (\gcc0.gc0.count_d1_reg[9]_13 ),
        .\gcc0.gc0.count_d1_reg[9]_14 (\gcc0.gc0.count_d1_reg[9]_14 ),
        .\gcc0.gc0.count_d1_reg[9]_15 (\gcc0.gc0.count_d1_reg[9]_15 ),
        .\gcc0.gc0.count_d1_reg[9]_16 (\gcc0.gc0.count_d1_reg[9]_16 ),
        .\gcc0.gc0.count_d1_reg[9]_17 (\gcc0.gc0.count_d1_reg[9]_17 ),
        .\gcc0.gc0.count_d1_reg[9]_18 (\gcc0.gc0.count_d1_reg[9]_18 ),
        .\gcc0.gc0.count_d1_reg[9]_19 (\gcc0.gc0.count_d1_reg[9]_19 ),
        .\gcc0.gc0.count_d1_reg[9]_2 (\gcc0.gc0.count_d1_reg[9]_2 ),
        .\gcc0.gc0.count_d1_reg[9]_3 (\gcc0.gc0.count_d1_reg[9]_3 ),
        .\gcc0.gc0.count_d1_reg[9]_4 (\gcc0.gc0.count_d1_reg[9]_4 ),
        .\gcc0.gc0.count_d1_reg[9]_5 (\gcc0.gc0.count_d1_reg[9]_5 ),
        .\gcc0.gc0.count_d1_reg[9]_6 (\gcc0.gc0.count_d1_reg[9]_6 ),
        .\gcc0.gc0.count_d1_reg[9]_7 (\gcc0.gc0.count_d1_reg[9]_7 ),
        .\gcc0.gc0.count_d1_reg[9]_8 (\gcc0.gc0.count_d1_reg[9]_8 ),
        .\gcc0.gc0.count_d1_reg[9]_9 (\gcc0.gc0.count_d1_reg[9]_9 ),
        .\goreg_dm.dout_i_reg[21] (dout_i),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .s_axi_aclk(s_axi_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[0]),
        .Q(p_4_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[10]),
        .Q(\sig_ip2bus_data_reg[11] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[11]),
        .Q(\sig_ip2bus_data_reg[11] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[12]),
        .Q(\sig_ip2bus_data_reg[11] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[13]),
        .Q(\sig_ip2bus_data_reg[11] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[14]),
        .Q(\sig_ip2bus_data_reg[11] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[15]),
        .Q(\sig_ip2bus_data_reg[11] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[16]),
        .Q(p_4_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[17]),
        .Q(p_4_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[18]),
        .Q(\sig_ip2bus_data_reg[11] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[19]),
        .Q(\sig_ip2bus_data_reg[11] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[1]),
        .Q(p_4_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[20]),
        .Q(\sig_ip2bus_data_reg[11] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[21]),
        .Q(p_4_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[2]),
        .Q(\sig_ip2bus_data_reg[11] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[3]),
        .Q(\sig_ip2bus_data_reg[11] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[4]),
        .Q(\sig_ip2bus_data_reg[11] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[5]),
        .Q(\sig_ip2bus_data_reg[11] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[6]),
        .Q(\sig_ip2bus_data_reg[11] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[7]),
        .Q(\sig_ip2bus_data_reg[11] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[8]),
        .Q(\sig_ip2bus_data_reg[11] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(dout_i[9]),
        .Q(\sig_ip2bus_data_reg[11] [7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[10]_i_1 
       (.I0(\sig_register_array_reg[1][10] ),
        .I1(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ),
        .I2(p_4_out[21]),
        .I3(sig_rd_rlen),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[14]_i_1 
       (.I0(p_4_out[17]),
        .I1(sig_rd_rlen),
        .I2(p_7_out[3]),
        .I3(IP2Bus_Error),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[15]_i_1 
       (.I0(p_4_out[16]),
        .I1(sig_rd_rlen),
        .I2(p_7_out[2]),
        .I3(IP2Bus_Error),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[30]_i_1 
       (.I0(p_4_out[1]),
        .I1(sig_rd_rlen),
        .I2(p_7_out[1]),
        .I3(Bus_RNW_reg_reg),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \sig_ip2bus_data[31]_i_1 
       (.I0(p_4_out[0]),
        .I1(sig_rd_rlen),
        .I2(p_7_out[0]),
        .I3(Bus_RNW_reg_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module red_pitaya_ps_1_data_fifo_0_rd_bin_cntr
   (D,
    ENB_I,
    Q,
    ENB_I_0,
    ENB_I_1,
    ENB_I_2,
    ENB_I_3,
    ENB_I_4,
    ENB_I_5,
    ENB_I_6,
    ENB_I_7,
    ENB_I_8,
    ENB_I_9,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    ENB_I_22,
    ENB_I_23,
    ENB_I_24,
    ENB_I_25,
    ENB_I_26,
    ENB_I_27,
    ENB_I_28,
    ENB_I_29,
    ENB_I_30,
    v1_reg,
    v1_reg_31,
    \greg.gpcry_sym.diff_pntr_pad_reg[15] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4,
    ram_empty_i_reg_5,
    ram_empty_i_reg_6,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    E,
    s_axi_aclk,
    ENB_dly_D,
    ENB_dly_D_33,
    ENB_dly_D_34,
    ENB_dly_D_35,
    ENB_dly_D_36,
    ENB_dly_D_37,
    ENB_dly_D_38,
    ENB_dly_D_39,
    ENB_dly_D_40,
    ENB_dly_D_41,
    ENB_dly_D_42,
    ENB_dly_D_43,
    ENB_dly_D_44,
    ENB_dly_D_45,
    ENB_dly_D_46,
    ENB_dly_D_47,
    ENB_dly_D_48,
    ENB_dly_D_49,
    ENB_dly_D_50,
    ENB_dly_D_51,
    ENB_dly_D_52,
    ENB_dly_D_53,
    ENB_dly_D_54,
    ENB_dly_D_55,
    ENB_dly_D_56,
    ENB_dly_D_57,
    ENB_dly_D_58,
    ENB_dly_D_59,
    ENB_dly_D_60,
    ENB_dly_D_61,
    ENB_dly_D_62,
    ENB_dly_D_63,
    \gcc0.gc0.count_d1_reg[14] ,
    p_13_out,
    \gcc0.gc0.count_d1_reg[11]_rep__0 ,
    \gcc0.gc0.count_d1_reg[10]_rep__0 ,
    \gcc0.gc0.count_d1_reg[9]_rep__0 ,
    \gcc0.gc0.count_d1_reg[8]_rep__0 ,
    \gcc0.gc0.count_d1_reg[7]_rep__0 ,
    \gcc0.gc0.count_d1_reg[6]_rep__0 ,
    \gcc0.gc0.count_d1_reg[5]_rep__0 ,
    \gcc0.gc0.count_d1_reg[4]_rep__0 ,
    \gcc0.gc0.count_d1_reg[3]_rep__0 ,
    \gcc0.gc0.count_d1_reg[2]_rep__0 ,
    \gcc0.gc0.count_d1_reg[1]_rep__0 ,
    \gcc0.gc0.count_d1_reg[0]_rep__0 );
  output [14:0]D;
  output ENB_I;
  output [14:0]Q;
  output ENB_I_0;
  output ENB_I_1;
  output ENB_I_2;
  output ENB_I_3;
  output ENB_I_4;
  output ENB_I_5;
  output ENB_I_6;
  output ENB_I_7;
  output ENB_I_8;
  output ENB_I_9;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  output ENB_I_22;
  output ENB_I_23;
  output ENB_I_24;
  output ENB_I_25;
  output ENB_I_26;
  output ENB_I_27;
  output ENB_I_28;
  output ENB_I_29;
  output ENB_I_30;
  output [7:0]v1_reg;
  output [7:0]v1_reg_31;
  output [0:0]\greg.gpcry_sym.diff_pntr_pad_reg[15] ;
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  output ram_empty_i_reg_4;
  output ram_empty_i_reg_5;
  output ram_empty_i_reg_6;
  output [11:0]ADDRBWRADDR;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input [0:0]E;
  input s_axi_aclk;
  input ENB_dly_D;
  input ENB_dly_D_33;
  input ENB_dly_D_34;
  input ENB_dly_D_35;
  input ENB_dly_D_36;
  input ENB_dly_D_37;
  input ENB_dly_D_38;
  input ENB_dly_D_39;
  input ENB_dly_D_40;
  input ENB_dly_D_41;
  input ENB_dly_D_42;
  input ENB_dly_D_43;
  input ENB_dly_D_44;
  input ENB_dly_D_45;
  input ENB_dly_D_46;
  input ENB_dly_D_47;
  input ENB_dly_D_48;
  input ENB_dly_D_49;
  input ENB_dly_D_50;
  input ENB_dly_D_51;
  input ENB_dly_D_52;
  input ENB_dly_D_53;
  input ENB_dly_D_54;
  input ENB_dly_D_55;
  input ENB_dly_D_56;
  input ENB_dly_D_57;
  input ENB_dly_D_58;
  input ENB_dly_D_59;
  input ENB_dly_D_60;
  input ENB_dly_D_61;
  input ENB_dly_D_62;
  input ENB_dly_D_63;
  input [2:0]\gcc0.gc0.count_d1_reg[14] ;
  input [14:0]p_13_out;
  input \gcc0.gc0.count_d1_reg[11]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[10]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[9]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[8]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[7]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[6]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[5]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[4]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[3]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[2]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[1]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[0]_rep__0 ;

  wire [11:0]ADDRBWRADDR;
  wire [14:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_1;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_2;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_I_22;
  wire ENB_I_23;
  wire ENB_I_24;
  wire ENB_I_25;
  wire ENB_I_26;
  wire ENB_I_27;
  wire ENB_I_28;
  wire ENB_I_29;
  wire ENB_I_3;
  wire ENB_I_30;
  wire ENB_I_4;
  wire ENB_I_5;
  wire ENB_I_6;
  wire ENB_I_7;
  wire ENB_I_8;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire ENB_dly_D_33;
  wire ENB_dly_D_34;
  wire ENB_dly_D_35;
  wire ENB_dly_D_36;
  wire ENB_dly_D_37;
  wire ENB_dly_D_38;
  wire ENB_dly_D_39;
  wire ENB_dly_D_40;
  wire ENB_dly_D_41;
  wire ENB_dly_D_42;
  wire ENB_dly_D_43;
  wire ENB_dly_D_44;
  wire ENB_dly_D_45;
  wire ENB_dly_D_46;
  wire ENB_dly_D_47;
  wire ENB_dly_D_48;
  wire ENB_dly_D_49;
  wire ENB_dly_D_50;
  wire ENB_dly_D_51;
  wire ENB_dly_D_52;
  wire ENB_dly_D_53;
  wire ENB_dly_D_54;
  wire ENB_dly_D_55;
  wire ENB_dly_D_56;
  wire ENB_dly_D_57;
  wire ENB_dly_D_58;
  wire ENB_dly_D_59;
  wire ENB_dly_D_60;
  wire ENB_dly_D_61;
  wire ENB_dly_D_62;
  wire ENB_dly_D_63;
  wire [14:0]Q;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_i_1_n_2 ;
  wire \gc0.count_reg[12]_i_1_n_3 ;
  wire \gc0.count_reg[12]_i_1_n_5 ;
  wire \gc0.count_reg[12]_i_1_n_6 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire \gcc0.gc0.count_d1_reg[0]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[10]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[11]_rep__0 ;
  wire [2:0]\gcc0.gc0.count_d1_reg[14] ;
  wire \gcc0.gc0.count_d1_reg[1]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[2]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[3]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[4]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[5]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[6]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[7]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[8]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[9]_rep__0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ;
  wire [0:0]\greg.gpcry_sym.diff_pntr_pad_reg[15] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire [14:0]p_13_out;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire ram_empty_i_reg_4;
  wire ram_empty_i_reg_5;
  wire ram_empty_i_reg_6;
  wire s_axi_aclk;
  wire [7:0]v1_reg;
  wire [7:0]v1_reg_31;
  wire [3:2]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_33),
        .O(ENB_I_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_42),
        .O(ENB_I_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_43),
        .O(ENB_I_10));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_44),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_45),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_46),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_47),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_48),
        .O(ENB_I_15));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_49),
        .O(ENB_I_16));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_50),
        .O(ENB_I_17));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_51),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_34),
        .O(ENB_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_52),
        .O(ENB_I_19));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_53),
        .O(ENB_I_20));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_54),
        .O(ENB_I_21));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_55),
        .O(ENB_I_22));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_56),
        .O(ENB_I_23));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_57),
        .O(ENB_I_24));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_58),
        .O(ENB_I_25));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_59),
        .O(ENB_I_26));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_60),
        .O(ENB_I_27));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_61),
        .O(ENB_I_28));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_35),
        .O(ENB_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_62),
        .O(ENB_I_29));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_63),
        .O(ENB_I_30));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_36),
        .O(ENB_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_37),
        .O(ENB_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_38),
        .O(ENB_I_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(ENB_dly_D_39),
        .O(ENB_I_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_40),
        .O(ENB_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(E),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(ENB_dly_D_41),
        .O(ENB_I_8));
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ADDRBWRADDR[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ADDRBWRADDR[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ADDRBWRADDR[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ADDRBWRADDR[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ADDRBWRADDR[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ADDRBWRADDR[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ADDRBWRADDR[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ADDRBWRADDR[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ADDRBWRADDR[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ADDRBWRADDR[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ADDRBWRADDR[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ADDRBWRADDR[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO({\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:2],\gc0.count_reg[12]_i_1_n_2 ,\gc0.count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3],\gc0.count_reg[12]_i_1_n_5 ,\gc0.count_reg[12]_i_1_n_6 ,\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,D[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_6 ),
        .Q(D[13]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_5 ),
        .Q(D[14]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[1]_rep__0 ),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[0]_rep__0 ),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[1]),
        .I1(p_13_out[1]),
        .I2(Q[0]),
        .I3(p_13_out[0]),
        .O(v1_reg_31[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[1]_rep__0 ),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[0]_rep__0 ),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_d1_reg[3]_rep__0 ),
        .I2(Q[2]),
        .I3(\gcc0.gc0.count_d1_reg[2]_rep__0 ),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[3]),
        .I1(p_13_out[3]),
        .I2(Q[2]),
        .I3(p_13_out[2]),
        .O(v1_reg_31[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_d1_reg[3]_rep__0 ),
        .I2(Q[2]),
        .I3(\gcc0.gc0.count_d1_reg[2]_rep__0 ),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[5]),
        .I1(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .I2(Q[4]),
        .I3(\gcc0.gc0.count_d1_reg[4]_rep__0 ),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[5]),
        .I1(p_13_out[5]),
        .I2(Q[4]),
        .I3(p_13_out[4]),
        .O(v1_reg_31[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(Q[5]),
        .I1(\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .I2(Q[4]),
        .I3(\gcc0.gc0.count_d1_reg[4]_rep__0 ),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count_d1_reg[7]_rep__0 ),
        .I2(Q[6]),
        .I3(\gcc0.gc0.count_d1_reg[6]_rep__0 ),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[7]),
        .I1(p_13_out[7]),
        .I2(Q[6]),
        .I3(p_13_out[6]),
        .O(v1_reg_31[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count_d1_reg[7]_rep__0 ),
        .I2(Q[6]),
        .I3(\gcc0.gc0.count_d1_reg[6]_rep__0 ),
        .O(ram_empty_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[9]),
        .I1(\gcc0.gc0.count_d1_reg[9]_rep__0 ),
        .I2(Q[8]),
        .I3(\gcc0.gc0.count_d1_reg[8]_rep__0 ),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[9]),
        .I1(p_13_out[9]),
        .I2(Q[8]),
        .I3(p_13_out[8]),
        .O(v1_reg_31[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(Q[9]),
        .I1(\gcc0.gc0.count_d1_reg[9]_rep__0 ),
        .I2(Q[8]),
        .I3(\gcc0.gc0.count_d1_reg[8]_rep__0 ),
        .O(ram_empty_i_reg_3));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[11]),
        .I1(\gcc0.gc0.count_d1_reg[11]_rep__0 ),
        .I2(Q[10]),
        .I3(\gcc0.gc0.count_d1_reg[10]_rep__0 ),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(Q[11]),
        .I1(p_13_out[11]),
        .I2(Q[10]),
        .I3(p_13_out[10]),
        .O(v1_reg_31[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__5 
       (.I0(Q[11]),
        .I1(\gcc0.gc0.count_d1_reg[11]_rep__0 ),
        .I2(Q[10]),
        .I3(\gcc0.gc0.count_d1_reg[10]_rep__0 ),
        .O(ram_empty_i_reg_4));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[13]),
        .I1(\gcc0.gc0.count_d1_reg[14] [1]),
        .I2(Q[12]),
        .I3(\gcc0.gc0.count_d1_reg[14] [0]),
        .O(v1_reg[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[13]),
        .I1(p_13_out[13]),
        .I2(Q[12]),
        .I3(p_13_out[12]),
        .O(v1_reg_31[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1__5 
       (.I0(Q[13]),
        .I1(\gcc0.gc0.count_d1_reg[14] [1]),
        .I2(Q[12]),
        .I3(\gcc0.gc0.count_d1_reg[14] [0]),
        .O(ram_empty_i_reg_5));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(Q[14]),
        .I1(\gcc0.gc0.count_d1_reg[14] [2]),
        .O(v1_reg[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1__0 
       (.I0(Q[14]),
        .I1(p_13_out[14]),
        .O(v1_reg_31[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1__2 
       (.I0(Q[14]),
        .I1(\gcc0.gc0.count_d1_reg[14] [2]),
        .O(ram_empty_i_reg_6));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__2_i_1
       (.I0(Q[14]),
        .I1(\gcc0.gc0.count_d1_reg[14] [2]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[15] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__2_i_1__0
       (.I0(Q[14]),
        .I1(p_13_out[14]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0
   (SS,
    v1_reg,
    Q,
    v1_reg_1,
    v1_reg_0,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4,
    ram_empty_i_reg_5,
    \gpr1.dout_i_reg[21] ,
    ADDRC,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[9] ,
    \gpr1.dout_i_reg[9]_0 ,
    \gpr1.dout_i_reg[9]_1 ,
    \gpr1.dout_i_reg[9]_2 ,
    \gpr1.dout_i_reg[12] ,
    \gpr1.dout_i_reg[12]_0 ,
    \gpr1.dout_i_reg[12]_1 ,
    \gpr1.dout_i_reg[12]_2 ,
    \gpr1.dout_i_reg[15] ,
    \gpr1.dout_i_reg[15]_0 ,
    \gpr1.dout_i_reg[15]_1 ,
    \gpr1.dout_i_reg[15]_2 ,
    \gpr1.dout_i_reg[18] ,
    \gpr1.dout_i_reg[18]_0 ,
    \gpr1.dout_i_reg[18]_1 ,
    \gpr1.dout_i_reg[18]_2 ,
    \gpr1.dout_i_reg[21]_0 ,
    \gpr1.dout_i_reg[21]_1 ,
    \gpr1.dout_i_reg[21]_2 ,
    \gpr1.dout_i_reg[21]_3 ,
    \gpr1.dout_i_reg[21]_4 ,
    \gpr1.dout_i_reg[14] ,
    \gpr1.dout_i_reg[10] ,
    \gpr1.dout_i_reg[6]_3 ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[14]_0 ,
    \gpr1.dout_i_reg[10]_0 ,
    \gpr1.dout_i_reg[6]_4 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_3 ,
    \gpr1.dout_i_reg[6]_5 ,
    \gpr1.dout_i_reg[0]_4 ,
    E,
    s_axi_aclk,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    \gcc0.gc0.count_d1_reg[12] ,
    D);
  output [0:0]SS;
  output [6:0]v1_reg;
  output [12:0]Q;
  output [6:0]v1_reg_1;
  output [6:0]v1_reg_0;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  output ram_empty_i_reg_4;
  output ram_empty_i_reg_5;
  output \gpr1.dout_i_reg[21] ;
  output [5:0]ADDRC;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output [5:0]\gpr1.dout_i_reg[0]_1 ;
  output [5:0]\gpr1.dout_i_reg[3] ;
  output [5:0]\gpr1.dout_i_reg[3]_0 ;
  output [5:0]\gpr1.dout_i_reg[3]_1 ;
  output [5:0]\gpr1.dout_i_reg[3]_2 ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [5:0]\gpr1.dout_i_reg[6]_0 ;
  output [5:0]\gpr1.dout_i_reg[6]_1 ;
  output [5:0]\gpr1.dout_i_reg[6]_2 ;
  output [5:0]\gpr1.dout_i_reg[9] ;
  output [5:0]\gpr1.dout_i_reg[9]_0 ;
  output [5:0]\gpr1.dout_i_reg[9]_1 ;
  output [5:0]\gpr1.dout_i_reg[9]_2 ;
  output [5:0]\gpr1.dout_i_reg[12] ;
  output [5:0]\gpr1.dout_i_reg[12]_0 ;
  output [5:0]\gpr1.dout_i_reg[12]_1 ;
  output [5:0]\gpr1.dout_i_reg[12]_2 ;
  output [5:0]\gpr1.dout_i_reg[15] ;
  output [5:0]\gpr1.dout_i_reg[15]_0 ;
  output [5:0]\gpr1.dout_i_reg[15]_1 ;
  output [5:0]\gpr1.dout_i_reg[15]_2 ;
  output [5:0]\gpr1.dout_i_reg[18] ;
  output [5:0]\gpr1.dout_i_reg[18]_0 ;
  output [5:0]\gpr1.dout_i_reg[18]_1 ;
  output [5:0]\gpr1.dout_i_reg[18]_2 ;
  output \gpr1.dout_i_reg[21]_0 ;
  output \gpr1.dout_i_reg[21]_1 ;
  output \gpr1.dout_i_reg[21]_2 ;
  output \gpr1.dout_i_reg[21]_3 ;
  output \gpr1.dout_i_reg[21]_4 ;
  output \gpr1.dout_i_reg[14] ;
  output \gpr1.dout_i_reg[10] ;
  output \gpr1.dout_i_reg[6]_3 ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[14]_0 ;
  output \gpr1.dout_i_reg[10]_0 ;
  output \gpr1.dout_i_reg[6]_4 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_3 ;
  output \gpr1.dout_i_reg[6]_5 ;
  output \gpr1.dout_i_reg[0]_4 ;
  input [0:0]E;
  input s_axi_aclk;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [12:0]\gcc0.gc0.count_d1_reg[12] ;
  input [12:0]D;

  wire [5:0]ADDRC;
  wire Axi_Str_TxD_AReset;
  wire [12:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [0:0]SS;
  wire \gc1.count[0]_i_2_n_0 ;
  wire \gc1.count_reg[0]_i_1_n_0 ;
  wire \gc1.count_reg[0]_i_1_n_1 ;
  wire \gc1.count_reg[0]_i_1_n_2 ;
  wire \gc1.count_reg[0]_i_1_n_3 ;
  wire \gc1.count_reg[0]_i_1_n_4 ;
  wire \gc1.count_reg[0]_i_1_n_5 ;
  wire \gc1.count_reg[0]_i_1_n_6 ;
  wire \gc1.count_reg[0]_i_1_n_7 ;
  wire \gc1.count_reg[12]_i_1_n_7 ;
  wire \gc1.count_reg[4]_i_1_n_0 ;
  wire \gc1.count_reg[4]_i_1_n_1 ;
  wire \gc1.count_reg[4]_i_1_n_2 ;
  wire \gc1.count_reg[4]_i_1_n_3 ;
  wire \gc1.count_reg[4]_i_1_n_4 ;
  wire \gc1.count_reg[4]_i_1_n_5 ;
  wire \gc1.count_reg[4]_i_1_n_6 ;
  wire \gc1.count_reg[4]_i_1_n_7 ;
  wire \gc1.count_reg[8]_i_1_n_0 ;
  wire \gc1.count_reg[8]_i_1_n_1 ;
  wire \gc1.count_reg[8]_i_1_n_2 ;
  wire \gc1.count_reg[8]_i_1_n_3 ;
  wire \gc1.count_reg[8]_i_1_n_4 ;
  wire \gc1.count_reg[8]_i_1_n_5 ;
  wire \gc1.count_reg[8]_i_1_n_6 ;
  wire \gc1.count_reg[8]_i_1_n_7 ;
  wire [12:0]\gcc0.gc0.count_d1_reg[12] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire [5:0]\gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[0]_3 ;
  wire \gpr1.dout_i_reg[0]_4 ;
  wire \gpr1.dout_i_reg[10] ;
  wire \gpr1.dout_i_reg[10]_0 ;
  wire [5:0]\gpr1.dout_i_reg[12] ;
  wire [5:0]\gpr1.dout_i_reg[12]_0 ;
  wire [5:0]\gpr1.dout_i_reg[12]_1 ;
  wire [5:0]\gpr1.dout_i_reg[12]_2 ;
  wire \gpr1.dout_i_reg[14] ;
  wire \gpr1.dout_i_reg[14]_0 ;
  wire [5:0]\gpr1.dout_i_reg[15] ;
  wire [5:0]\gpr1.dout_i_reg[15]_0 ;
  wire [5:0]\gpr1.dout_i_reg[15]_1 ;
  wire [5:0]\gpr1.dout_i_reg[15]_2 ;
  wire [5:0]\gpr1.dout_i_reg[18] ;
  wire [5:0]\gpr1.dout_i_reg[18]_0 ;
  wire [5:0]\gpr1.dout_i_reg[18]_1 ;
  wire [5:0]\gpr1.dout_i_reg[18]_2 ;
  wire \gpr1.dout_i_reg[21] ;
  wire \gpr1.dout_i_reg[21]_0 ;
  wire \gpr1.dout_i_reg[21]_1 ;
  wire \gpr1.dout_i_reg[21]_2 ;
  wire \gpr1.dout_i_reg[21]_3 ;
  wire \gpr1.dout_i_reg[21]_4 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire [5:0]\gpr1.dout_i_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[3]_0 ;
  wire [5:0]\gpr1.dout_i_reg[3]_1 ;
  wire [5:0]\gpr1.dout_i_reg[3]_2 ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[6]_0 ;
  wire [5:0]\gpr1.dout_i_reg[6]_1 ;
  wire [5:0]\gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[6]_3 ;
  wire \gpr1.dout_i_reg[6]_4 ;
  wire \gpr1.dout_i_reg[6]_5 ;
  wire [5:0]\gpr1.dout_i_reg[9] ;
  wire [5:0]\gpr1.dout_i_reg[9]_0 ;
  wire [5:0]\gpr1.dout_i_reg[9]_1 ;
  wire [5:0]\gpr1.dout_i_reg[9]_2 ;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire ram_empty_i_reg_4;
  wire ram_empty_i_reg_5;
  wire [12:0]rd_pntr_plus1;
  wire [12:0]rd_pntr_plus2;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sig_rx_channel_reset_reg;
  wire [6:0]v1_reg;
  wire [6:0]v1_reg_0;
  wire [6:0]v1_reg_1;
  wire [3:0]\NLW_gc1.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc1.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_2 
       (.I0(rd_pntr_plus2[0]),
        .O(\gc1.count[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \gc1.count_d1[12]_i_1 
       (.I0(s_axi_aresetn),
        .I1(Axi_Str_TxD_AReset),
        .I2(sig_rx_channel_reset_reg),
        .O(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[10]),
        .Q(rd_pntr_plus1[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[11]),
        .Q(rd_pntr_plus1[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[12]),
        .Q(rd_pntr_plus1[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(rd_pntr_plus1[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[7]),
        .Q(rd_pntr_plus1[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[8]),
        .Q(rd_pntr_plus1[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus2[9]),
        .Q(rd_pntr_plus1[9]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[21] ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(ADDRC[0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__10 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[6]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__11 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[6]_2 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__12 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[9] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__13 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[9]_0 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__14 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[9]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__15 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[9]_2 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__16 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[12] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__17 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[12]_0 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__18 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[12]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__19 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[12]_2 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[0]_0 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__20 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[15] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__21 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[15]_0 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__22 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[15]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__23 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[15]_2 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__24 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[18] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__25 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[18]_0 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__26 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[18]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__27 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[18]_2 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[0]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__4 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[3] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__5 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[3]_0 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__6 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[3]_1 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__7 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[3]_2 [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__8 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[6] [0]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0]_rep__9 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gpr1.dout_i_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[12]),
        .Q(Q[12]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[21]_0 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(ADDRC[1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__10 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[6]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__11 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[6]_2 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__12 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[9] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__13 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[9]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__14 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[9]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__15 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[9]_2 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__16 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[12] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__17 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[12]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__18 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[12]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__19 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[12]_2 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[0]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__20 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[15] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__21 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[15]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__22 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[15]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__23 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[15]_2 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__24 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[18] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__25 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[18]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__26 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[18]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__27 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[18]_2 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[0]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__4 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[3] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__5 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[3]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__6 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[3]_1 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__7 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[3]_2 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__8 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[6] [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1]_rep__9 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gpr1.dout_i_reg[6]_0 [1]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[21]_1 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(ADDRC[2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__10 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[6]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__11 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[6]_2 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__12 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[9] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__13 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[9]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__14 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[9]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__15 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[9]_2 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__16 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[12] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__17 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[12]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__18 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[12]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__19 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[12]_2 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[0]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__20 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[15] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__21 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[15]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__22 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[15]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__23 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[15]_2 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__24 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[18] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__25 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[18]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__26 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[18]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__27 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[18]_2 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[0]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__4 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[3] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__5 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[3]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__6 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[3]_1 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__7 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[3]_2 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__8 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[6] [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2]_rep__9 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gpr1.dout_i_reg[6]_0 [2]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[21]_2 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(ADDRC[3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__10 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[6]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__11 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[6]_2 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__12 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[9] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__13 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[9]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__14 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[9]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__15 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[9]_2 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__16 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[12] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__17 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[12]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__18 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[12]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__19 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[12]_2 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[0]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__20 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[15] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__21 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[15]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__22 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[15]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__23 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[15]_2 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__24 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[18] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__25 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[18]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__26 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[18]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__27 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[18]_2 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[0]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__4 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[3] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__5 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[3]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__6 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[3]_1 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__7 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[3]_2 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__8 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[6] [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3]_rep__9 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[6]_0 [3]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[21]_3 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(ADDRC[4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__10 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[6]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__11 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[6]_2 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__12 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[9] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__13 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[9]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__14 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[9]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__15 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[9]_2 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__16 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[12] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__17 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[12]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__18 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[12]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__19 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[12]_2 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[0]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__20 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[15] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__21 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[15]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__22 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[15]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__23 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[15]_2 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__24 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[18] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__25 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[18]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__26 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[18]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__27 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[18]_2 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[0]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__4 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[3] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__5 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[3]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__6 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[3]_1 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__7 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[3]_2 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__8 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[6] [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4]_rep__9 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[6]_0 [4]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[21]_4 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(ADDRC[5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__10 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[6]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__11 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[6]_2 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__12 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[9] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__13 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[9]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__14 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[9]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__15 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[9]_2 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__16 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[12] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__17 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[12]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__18 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[12]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__19 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[12]_2 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[0]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__20 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[15] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__21 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[15]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__22 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[15]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__23 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[15]_2 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__24 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[18] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__25 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[18]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__26 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[18]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__27 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[18]_2 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[0]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__4 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[3] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__5 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[3]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__6 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[3]_1 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__7 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[3]_2 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__8 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[6] [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5]_rep__9 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[6]_0 [5]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gpr1.dout_i_reg[14] ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gpr1.dout_i_reg[10] ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gpr1.dout_i_reg[6]_3 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gpr1.dout_i_reg[2] ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gpr1.dout_i_reg[0]_2 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gpr1.dout_i_reg[14]_0 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gpr1.dout_i_reg[10]_0 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7]_rep__1 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gpr1.dout_i_reg[6]_4 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7]_rep__2 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gpr1.dout_i_reg[2]_0 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7]_rep__3 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gpr1.dout_i_reg[0]_3 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[8]_rep 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(\gpr1.dout_i_reg[6]_5 ),
        .R(SS));
  (* ORIG_CELL_NAME = "gc1.count_d2_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[8]_rep__0 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(\gpr1.dout_i_reg[0]_4 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus2[0]),
        .R(SS));
  CARRY4 \gc1.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc1.count_reg[0]_i_1_n_0 ,\gc1.count_reg[0]_i_1_n_1 ,\gc1.count_reg[0]_i_1_n_2 ,\gc1.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc1.count_reg[0]_i_1_n_4 ,\gc1.count_reg[0]_i_1_n_5 ,\gc1.count_reg[0]_i_1_n_6 ,\gc1.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus2[3:1],\gc1.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus2[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus2[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[12]_i_1_n_7 ),
        .Q(rd_pntr_plus2[12]),
        .R(SS));
  CARRY4 \gc1.count_reg[12]_i_1 
       (.CI(\gc1.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc1.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc1.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc1.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,rd_pntr_plus2[12]}));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus2[1]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus2[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus2[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus2[4]),
        .R(SS));
  CARRY4 \gc1.count_reg[4]_i_1 
       (.CI(\gc1.count_reg[0]_i_1_n_0 ),
        .CO({\gc1.count_reg[4]_i_1_n_0 ,\gc1.count_reg[4]_i_1_n_1 ,\gc1.count_reg[4]_i_1_n_2 ,\gc1.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc1.count_reg[4]_i_1_n_4 ,\gc1.count_reg[4]_i_1_n_5 ,\gc1.count_reg[4]_i_1_n_6 ,\gc1.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus2[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus2[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus2[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus2[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus2[8]),
        .R(SS));
  CARRY4 \gc1.count_reg[8]_i_1 
       (.CI(\gc1.count_reg[4]_i_1_n_0 ),
        .CO({\gc1.count_reg[8]_i_1_n_0 ,\gc1.count_reg[8]_i_1_n_1 ,\gc1.count_reg[8]_i_1_n_2 ,\gc1.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc1.count_reg[8]_i_1_n_4 ,\gc1.count_reg[8]_i_1_n_5 ,\gc1.count_reg[8]_i_1_n_6 ,\gc1.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus2[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\gc1.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus2[9]),
        .R(SS));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[12] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[12] [0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(rd_pntr_plus1[1]),
        .I1(\gcc0.gc0.count_d1_reg[12] [1]),
        .I2(rd_pntr_plus1[0]),
        .I3(\gcc0.gc0.count_d1_reg[12] [0]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(Q[0]),
        .I3(D[0]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_d1_reg[12] [1]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[12] [0]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_d1_reg[12] [3]),
        .I2(Q[2]),
        .I3(\gcc0.gc0.count_d1_reg[12] [2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1[3]),
        .I1(\gcc0.gc0.count_d1_reg[12] [3]),
        .I2(rd_pntr_plus1[2]),
        .I3(\gcc0.gc0.count_d1_reg[12] [2]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(Q[2]),
        .I3(D[2]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_d1_reg[12] [3]),
        .I2(Q[2]),
        .I3(\gcc0.gc0.count_d1_reg[12] [2]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(Q[5]),
        .I1(\gcc0.gc0.count_d1_reg[12] [5]),
        .I2(Q[4]),
        .I3(\gcc0.gc0.count_d1_reg[12] [4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1[5]),
        .I1(\gcc0.gc0.count_d1_reg[12] [5]),
        .I2(rd_pntr_plus1[4]),
        .I3(\gcc0.gc0.count_d1_reg[12] [4]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(Q[4]),
        .I3(D[4]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(Q[5]),
        .I1(\gcc0.gc0.count_d1_reg[12] [5]),
        .I2(Q[4]),
        .I3(\gcc0.gc0.count_d1_reg[12] [4]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count_d1_reg[12] [7]),
        .I2(Q[6]),
        .I3(\gcc0.gc0.count_d1_reg[12] [6]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1[7]),
        .I1(\gcc0.gc0.count_d1_reg[12] [7]),
        .I2(rd_pntr_plus1[6]),
        .I3(\gcc0.gc0.count_d1_reg[12] [6]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(Q[6]),
        .I3(D[6]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count_d1_reg[12] [7]),
        .I2(Q[6]),
        .I3(\gcc0.gc0.count_d1_reg[12] [6]),
        .O(ram_empty_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(Q[9]),
        .I1(\gcc0.gc0.count_d1_reg[12] [9]),
        .I2(Q[8]),
        .I3(\gcc0.gc0.count_d1_reg[12] [8]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1[9]),
        .I1(\gcc0.gc0.count_d1_reg[12] [9]),
        .I2(rd_pntr_plus1[8]),
        .I3(\gcc0.gc0.count_d1_reg[12] [8]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(Q[8]),
        .I3(D[8]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(Q[9]),
        .I1(\gcc0.gc0.count_d1_reg[12] [9]),
        .I2(Q[8]),
        .I3(\gcc0.gc0.count_d1_reg[12] [8]),
        .O(ram_empty_i_reg_3));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(Q[11]),
        .I1(\gcc0.gc0.count_d1_reg[12] [11]),
        .I2(Q[10]),
        .I3(\gcc0.gc0.count_d1_reg[12] [10]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1[11]),
        .I1(\gcc0.gc0.count_d1_reg[12] [11]),
        .I2(rd_pntr_plus1[10]),
        .I3(\gcc0.gc0.count_d1_reg[12] [10]),
        .O(v1_reg_1[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__4 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(Q[10]),
        .I3(D[10]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__6 
       (.I0(Q[11]),
        .I1(\gcc0.gc0.count_d1_reg[12] [11]),
        .I2(Q[10]),
        .I3(\gcc0.gc0.count_d1_reg[12] [10]),
        .O(ram_empty_i_reg_4));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(Q[12]),
        .I1(\gcc0.gc0.count_d1_reg[12] [12]),
        .O(v1_reg[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__3 
       (.I0(rd_pntr_plus1[12]),
        .I1(\gcc0.gc0.count_d1_reg[12] [12]),
        .O(v1_reg_1[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__4 
       (.I0(Q[12]),
        .I1(D[12]),
        .O(v1_reg_0[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__6 
       (.I0(Q[12]),
        .I1(\gcc0.gc0.count_d1_reg[12] [12]),
        .O(ram_empty_i_reg_5));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module red_pitaya_ps_1_data_fifo_0_rd_fwft
   (out,
    E,
    \gc1.count_d2_reg[8]_rep__0 ,
    ram_full_i_reg,
    ram_empty_i_reg,
    s_axi_aclk,
    SS,
    sig_rd_rlen_reg,
    ram_empty_fb_i_reg);
  output out;
  output [0:0]E;
  output [0:0]\gc1.count_d2_reg[8]_rep__0 ;
  output ram_full_i_reg;
  output ram_empty_i_reg;
  input s_axi_aclk;
  input [0:0]SS;
  input sig_rd_rlen_reg;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  wire [0:0]SS;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire [0:0]\gc1.count_d2_reg[8]_rep__0 ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_i_reg;
  wire s_axi_aclk;
  wire sig_rd_rlen_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out = empty_fwft_i;
  LUT6 #(
    .INIT(64'hFFFFECCCFCEFCCCC)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(sig_rd_rlen_reg),
        .I1(SS),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(aempty_fwft_fb_i),
        .I5(ram_empty_fb_i_reg),
        .O(aempty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFAAAFEFA)) 
    empty_fwft_fb_i_i_1__0
       (.I0(SS),
        .I1(sig_rd_rlen_reg),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(sig_rd_rlen_reg),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(SS));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc1.count_d1[12]_i_2 
       (.I0(curr_fwft_state[0]),
        .I1(sig_rd_rlen_reg),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .O(\gc1.count_d2_reg[8]_rep__0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_dm.dout_i[21]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(sig_rd_rlen_reg),
        .I2(curr_fwft_state[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(sig_rd_rlen_reg),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(sig_rd_rlen_reg),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(SS));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(SS));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(SS));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_empty_fb_i_i_2__0
       (.I0(curr_fwft_state[0]),
        .I1(sig_rd_rlen_reg),
        .I2(curr_fwft_state[1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_full_fb_i_i_2
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[1]),
        .I2(sig_rd_rlen_reg),
        .I3(curr_fwft_state[0]),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module red_pitaya_ps_1_data_fifo_0_rd_fwft_4
   (E,
    \gc0.count_d1_reg[11]_rep__2 ,
    ram_empty_i_reg,
    \count_reg[3] ,
    ram_full_i_reg,
    O,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    s_axi_aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    out,
    \count_reg[15]_0 ,
    DI,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[14] );
  output [0:0]E;
  output [0:0]\gc0.count_d1_reg[11]_rep__2 ;
  output ram_empty_i_reg;
  output \count_reg[3] ;
  output ram_full_i_reg;
  output [3:0]O;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [3:0]\count_reg[15] ;
  input s_axi_aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input out;
  input \count_reg[15]_0 ;
  input [3:0]DI;
  input [3:0]\count_reg[7]_0 ;
  input [3:0]\count_reg[11]_0 ;
  input [2:0]\count_reg[14] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire [3:0]\count_reg[11] ;
  wire [3:0]\count_reg[11]_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire [2:0]\count_reg[14] ;
  wire [3:0]\count_reg[15] ;
  wire \count_reg[15]_0 ;
  wire \count_reg[3] ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire [3:0]\count_reg[7] ;
  wire [3:0]\count_reg[7]_0 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  wire empty_fwft_fb_i_i_2_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire [0:0]\gc0.count_d1_reg[11]_rep__2 ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_i_reg;
  wire s_axi4_rready;
  wire s_axi_aclk;
  (* DONT_TOUCH *) wire user_valid;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFDCF4000)) 
    aempty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i_i_2_n_0),
        .I1(out),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \count[0]_i_3 
       (.I0(s_axi4_rready),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(empty_fwft_fb_o_i),
        .I3(user_valid),
        .O(\count_reg[3] ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[0]_i_4 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(DI[3]),
        .O(\count[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[0]_i_5 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(DI[2]),
        .O(\count[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[0]_i_6 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(DI[1]),
        .O(\count[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[0]_i_7 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(DI[0]),
        .O(\count[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[12]_i_2 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[15]_0 ),
        .O(\count[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[12]_i_3 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[14] [2]),
        .O(\count[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[12]_i_4 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[14] [1]),
        .O(\count[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[12]_i_5 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[14] [0]),
        .O(\count[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[4]_i_2 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[7]_0 [3]),
        .O(\count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[4]_i_3 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[7]_0 [2]),
        .O(\count[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[4]_i_4 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[7]_0 [1]),
        .O(\count[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[4]_i_5 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[7]_0 [0]),
        .O(\count[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[8]_i_2 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[11]_0 [3]),
        .O(\count[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[8]_i_3 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[11]_0 [2]),
        .O(\count[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[8]_i_4 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[11]_0 [1]),
        .O(\count[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count[8]_i_5 
       (.I0(user_valid),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(\count_reg[11]_0 [0]),
        .O(\count[8]_i_5_n_0 ));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(\count_reg[3] ),
        .DI(DI),
        .O(O),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\count_reg[14] }),
        .O(\count_reg[15] ),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\count_reg[7]_0 ),
        .O(\count_reg[7] ),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\count_reg[11]_0 ),
        .O(\count_reg[11] ),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hFEFEEEEEFEFFFEFE)) 
    empty_fwft_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] [1]),
        .I2(empty_fwft_fb_i),
        .I3(empty_fwft_fb_i_i_2_n_0),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    empty_fwft_fb_i_i_2
       (.I0(empty_fwft_fb_o_i),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(s_axi4_rready),
        .O(empty_fwft_fb_i_i_2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA00EAAA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(s_axi4_rready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007555FFFF)) 
    \gc0.count_d1[14]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(curr_fwft_state[0]),
        .I5(out),
        .O(\gc0.count_d1_reg[11]_rep__2 ));
  LUT6 #(
    .INIT(64'h0404040444040404)) 
    \goreg_bm.dout_i[40]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(s_axi4_rready),
        .I4(\gaxi_full_sm.r_valid_r1_reg ),
        .I5(empty_fwft_fb_o_i),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(empty_fwft_fb_o_i),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(s_axi4_rready),
        .I4(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT6 #(
    .INIT(64'hBF000000FFFFFFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(empty_fwft_fb_o_i),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(s_axi4_rready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF000000)) 
    plusOp_carry_i_6
       (.I0(empty_fwft_fb_o_i),
        .I1(\gaxi_full_sm.r_valid_r1_reg ),
        .I2(s_axi4_rready),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(out),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h55D5FFFF)) 
    ram_empty_fb_i_i_2
       (.I0(curr_fwft_state[0]),
        .I1(s_axi4_rready),
        .I2(\gaxi_full_sm.r_valid_r1_reg ),
        .I3(empty_fwft_fb_o_i),
        .I4(curr_fwft_state[1]),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module red_pitaya_ps_1_data_fifo_0_rd_logic
   (ram_rd_en_i,
    p_8_out_1,
    ram_wr_en_i,
    rd_pntr_plus1,
    DI,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[15] ,
    \sig_ip2bus_data_reg[14] ,
    p_9_out,
    ENB_I,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENB_I_0,
    ENB_I_1,
    ENB_I_2,
    ENB_I_3,
    ENB_I_4,
    ENB_I_5,
    ENB_I_6,
    ENB_I_7,
    ENB_I_8,
    ENB_I_9,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    ENB_I_22,
    ENB_I_23,
    ENB_I_24,
    ENB_I_25,
    ENB_I_26,
    ENB_I_27,
    ENB_I_28,
    ENB_I_29,
    ENB_I_30,
    E,
    \count_reg[3] ,
    ram_full_i_reg,
    v1_reg,
    v1_reg_31,
    \sig_register_array_reg[0][2] ,
    \sig_register_array_reg[0][12] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    v1_reg_32,
    s_axi_aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    ram_full_fb_i_reg,
    cntr_en,
    rd_pntr_inv_pad,
    Q,
    S,
    \gcc0.gc0.count_d1_reg[7]_rep__0 ,
    \gcc0.gc0.count_d1_reg[11]_rep__0 ,
    \gcc0.gc0.count_d1_reg[13] ,
    ENB_dly_D,
    ENB_dly_D_33,
    ENB_dly_D_34,
    ENB_dly_D_35,
    ENB_dly_D_36,
    ENB_dly_D_37,
    ENB_dly_D_38,
    ENB_dly_D_39,
    ENB_dly_D_40,
    ENB_dly_D_41,
    ENB_dly_D_42,
    ENB_dly_D_43,
    ENB_dly_D_44,
    ENB_dly_D_45,
    ENB_dly_D_46,
    ENB_dly_D_47,
    ENB_dly_D_48,
    ENB_dly_D_49,
    ENB_dly_D_50,
    ENB_dly_D_51,
    ENB_dly_D_52,
    ENB_dly_D_53,
    ENB_dly_D_54,
    ENB_dly_D_55,
    ENB_dly_D_56,
    ENB_dly_D_57,
    ENB_dly_D_58,
    ENB_dly_D_59,
    ENB_dly_D_60,
    ENB_dly_D_61,
    ENB_dly_D_62,
    ENB_dly_D_63,
    ram_full_i_reg_0,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    s_axi4_rready,
    \gaxi_full_sm.r_valid_r1_reg ,
    p_13_out,
    \gcc0.gc0.count_d1_reg[11]_rep__0_0 ,
    \gcc0.gc0.count_d1_reg[10]_rep__0 ,
    \gcc0.gc0.count_d1_reg[9]_rep__0 ,
    \gcc0.gc0.count_d1_reg[8]_rep__0 ,
    \gcc0.gc0.count_d1_reg[7]_rep__0_0 ,
    \gcc0.gc0.count_d1_reg[6]_rep__0 ,
    \gcc0.gc0.count_d1_reg[5]_rep__0 ,
    \gcc0.gc0.count_d1_reg[4]_rep__0 ,
    \gcc0.gc0.count_d1_reg[3]_rep__0 ,
    \gcc0.gc0.count_d1_reg[2]_rep__0 ,
    \gcc0.gc0.count_d1_reg[1]_rep__0 ,
    \gcc0.gc0.count_d1_reg[0]_rep__0 ,
    sig_rxd_prog_empty_d1);
  output ram_rd_en_i;
  output p_8_out_1;
  output ram_wr_en_i;
  output [14:0]rd_pntr_plus1;
  output [3:0]DI;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [2:0]\count_reg[15] ;
  output \sig_ip2bus_data_reg[14] ;
  output p_9_out;
  output ENB_I;
  output [14:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENB_I_0;
  output ENB_I_1;
  output ENB_I_2;
  output ENB_I_3;
  output ENB_I_4;
  output ENB_I_5;
  output ENB_I_6;
  output ENB_I_7;
  output ENB_I_8;
  output ENB_I_9;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  output ENB_I_22;
  output ENB_I_23;
  output ENB_I_24;
  output ENB_I_25;
  output ENB_I_26;
  output ENB_I_27;
  output ENB_I_28;
  output ENB_I_29;
  output ENB_I_30;
  output [0:0]E;
  output \count_reg[3] ;
  output ram_full_i_reg;
  output [7:0]v1_reg;
  output [7:0]v1_reg_31;
  output \sig_register_array_reg[0][2] ;
  output \sig_register_array_reg[0][12] ;
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ;
  output [11:0]ADDRBWRADDR;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]v1_reg_32;
  input s_axi_aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input ram_full_fb_i_reg;
  input cntr_en;
  input [0:0]rd_pntr_inv_pad;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_d1_reg[7]_rep__0 ;
  input [3:0]\gcc0.gc0.count_d1_reg[11]_rep__0 ;
  input [1:0]\gcc0.gc0.count_d1_reg[13] ;
  input ENB_dly_D;
  input ENB_dly_D_33;
  input ENB_dly_D_34;
  input ENB_dly_D_35;
  input ENB_dly_D_36;
  input ENB_dly_D_37;
  input ENB_dly_D_38;
  input ENB_dly_D_39;
  input ENB_dly_D_40;
  input ENB_dly_D_41;
  input ENB_dly_D_42;
  input ENB_dly_D_43;
  input ENB_dly_D_44;
  input ENB_dly_D_45;
  input ENB_dly_D_46;
  input ENB_dly_D_47;
  input ENB_dly_D_48;
  input ENB_dly_D_49;
  input ENB_dly_D_50;
  input ENB_dly_D_51;
  input ENB_dly_D_52;
  input ENB_dly_D_53;
  input ENB_dly_D_54;
  input ENB_dly_D_55;
  input ENB_dly_D_56;
  input ENB_dly_D_57;
  input ENB_dly_D_58;
  input ENB_dly_D_59;
  input ENB_dly_D_60;
  input ENB_dly_D_61;
  input ENB_dly_D_62;
  input ENB_dly_D_63;
  input ram_full_i_reg_0;
  input [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input s_axi4_rready;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input [14:0]p_13_out;
  input \gcc0.gc0.count_d1_reg[11]_rep__0_0 ;
  input \gcc0.gc0.count_d1_reg[10]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[9]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[8]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[7]_rep__0_0 ;
  input \gcc0.gc0.count_d1_reg[6]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[5]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[4]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[3]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[2]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[1]_rep__0 ;
  input \gcc0.gc0.count_d1_reg[0]_rep__0 ;
  input sig_rxd_prog_empty_d1;

  wire [11:0]ADDRBWRADDR;
  wire [14:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [3:0]DI;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_0;
  wire ENB_I_1;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_2;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_I_22;
  wire ENB_I_23;
  wire ENB_I_24;
  wire ENB_I_25;
  wire ENB_I_26;
  wire ENB_I_27;
  wire ENB_I_28;
  wire ENB_I_29;
  wire ENB_I_3;
  wire ENB_I_30;
  wire ENB_I_4;
  wire ENB_I_5;
  wire ENB_I_6;
  wire ENB_I_7;
  wire ENB_I_8;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire ENB_dly_D_33;
  wire ENB_dly_D_34;
  wire ENB_dly_D_35;
  wire ENB_dly_D_36;
  wire ENB_dly_D_37;
  wire ENB_dly_D_38;
  wire ENB_dly_D_39;
  wire ENB_dly_D_40;
  wire ENB_dly_D_41;
  wire ENB_dly_D_42;
  wire ENB_dly_D_43;
  wire ENB_dly_D_44;
  wire ENB_dly_D_45;
  wire ENB_dly_D_46;
  wire ENB_dly_D_47;
  wire ENB_dly_D_48;
  wire ENB_dly_D_49;
  wire ENB_dly_D_50;
  wire ENB_dly_D_51;
  wire ENB_dly_D_52;
  wire ENB_dly_D_53;
  wire ENB_dly_D_54;
  wire ENB_dly_D_55;
  wire ENB_dly_D_56;
  wire ENB_dly_D_57;
  wire ENB_dly_D_58;
  wire ENB_dly_D_59;
  wire ENB_dly_D_60;
  wire ENB_dly_D_61;
  wire ENB_dly_D_62;
  wire ENB_dly_D_63;
  wire [14:0]Q;
  wire [3:0]S;
  wire cntr_en;
  wire [3:0]\count_reg[11] ;
  wire [2:0]\count_reg[15] ;
  wire \count_reg[3] ;
  wire [3:0]\count_reg[7] ;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \gcc0.gc0.count_d1_reg[0]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[10]_rep__0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[11]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[11]_rep__0_0 ;
  wire [1:0]\gcc0.gc0.count_d1_reg[13] ;
  wire \gcc0.gc0.count_d1_reg[1]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[2]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[3]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[4]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[5]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[6]_rep__0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[7]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[7]_rep__0_0 ;
  wire \gcc0.gc0.count_d1_reg[8]_rep__0 ;
  wire \gcc0.gc0.count_d1_reg[9]_rep__0 ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_11 ;
  wire \gr1.gr1_int.rfwft_n_12 ;
  wire \gr1.gr1_int.rfwft_n_13 ;
  wire \gr1.gr1_int.rfwft_n_14 ;
  wire \gr1.gr1_int.rfwft_n_15 ;
  wire \gr1.gr1_int.rfwft_n_16 ;
  wire \gr1.gr1_int.rfwft_n_17 ;
  wire \gr1.gr1_int.rfwft_n_18 ;
  wire \gr1.gr1_int.rfwft_n_19 ;
  wire \gr1.gr1_int.rfwft_n_2 ;
  wire \gr1.gr1_int.rfwft_n_20 ;
  wire \gr1.gr1_int.rfwft_n_5 ;
  wire \gr1.gr1_int.rfwft_n_6 ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [14:0]p_13_out;
  wire p_2_out_0;
  wire p_8_out_1;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [0:0]rd_pntr_inv_pad;
  wire [14:0]rd_pntr_plus1;
  wire rpntr_n_78;
  wire rpntr_n_80;
  wire rpntr_n_81;
  wire rpntr_n_82;
  wire rpntr_n_83;
  wire rpntr_n_84;
  wire rpntr_n_85;
  wire rpntr_n_86;
  wire rpntr_n_87;
  wire s_axi4_rready;
  wire s_axi_aclk;
  wire \sig_ip2bus_data_reg[14] ;
  wire \sig_register_array_reg[0][12] ;
  wire \sig_register_array_reg[0][2] ;
  wire sig_rxd_prog_empty_d1;
  wire [7:0]v1_reg;
  wire [7:0]v1_reg_31;
  wire [7:0]v1_reg_32;

  red_pitaya_ps_1_data_fifo_0_dc_ss_fwft \gr1.gdcf.dc 
       (.DI(DI),
        .O({\gr1.gr1_int.rfwft_n_5 ,\gr1.gr1_int.rfwft_n_6 ,\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 }),
        .cntr_en(cntr_en),
        .\count_reg[11] (\count_reg[11] ),
        .\count_reg[11]_0 ({\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 ,\gr1.gr1_int.rfwft_n_15 ,\gr1.gr1_int.rfwft_n_16 }),
        .\count_reg[14] ({\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 ,\gr1.gr1_int.rfwft_n_19 ,\gr1.gr1_int.rfwft_n_20 }),
        .\count_reg[15] (\count_reg[15] ),
        .\count_reg[7] (\count_reg[7] ),
        .\count_reg[7]_0 ({\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 ,\gr1.gr1_int.rfwft_n_12 }),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .\sig_ip2bus_data_reg[14] (\sig_ip2bus_data_reg[14] ),
        .\sig_register_array_reg[0][2] (\sig_register_array_reg[0][2] ));
  red_pitaya_ps_1_data_fifo_0_rd_fwft_4 \gr1.gr1_int.rfwft 
       (.DI(DI),
        .E(E),
        .O({\gr1.gr1_int.rfwft_n_5 ,\gr1.gr1_int.rfwft_n_6 ,\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 }),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 ,\gr1.gr1_int.rfwft_n_15 ,\gr1.gr1_int.rfwft_n_16 }),
        .\count_reg[11]_0 (\count_reg[11] ),
        .\count_reg[14] (\count_reg[15] ),
        .\count_reg[15] ({\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 ,\gr1.gr1_int.rfwft_n_19 ,\gr1.gr1_int.rfwft_n_20 }),
        .\count_reg[15]_0 (\sig_ip2bus_data_reg[14] ),
        .\count_reg[3] (\count_reg[3] ),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 ,\gr1.gr1_int.rfwft_n_12 }),
        .\count_reg[7]_0 (\count_reg[7] ),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\gc0.count_d1_reg[11]_rep__2 (p_8_out_1),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out_0),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_2 ),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axi4_rready(s_axi4_rready),
        .s_axi_aclk(s_axi_aclk));
  red_pitaya_ps_1_data_fifo_0_rd_pe_ss \grss.gpe.rdpe 
       (.E(p_8_out_1),
        .Q(Q[13:0]),
        .S(S),
        .\gc0.count_d1_reg[14] ({rpntr_n_78,\gcc0.gc0.count_d1_reg[13] }),
        .\gcc0.gc0.count_d1_reg[11]_rep__0 (\gcc0.gc0.count_d1_reg[11]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[7]_rep__0 (\gcc0.gc0.count_d1_reg[7]_rep__0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .p_9_out(p_9_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_pntr_inv_pad(rd_pntr_inv_pad),
        .s_axi_aclk(s_axi_aclk),
        .\sig_register_array_reg[0][12] (\sig_register_array_reg[0][12] ),
        .sig_rxd_prog_empty_d1(sig_rxd_prog_empty_d1));
  red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss \grss.rsts 
       (.\gc0.count_d1_reg[11] (rpntr_n_85),
        .\gc0.count_d1_reg[13] (rpntr_n_86),
        .\gc0.count_d1_reg[14] (rpntr_n_87),
        .\gc0.count_d1_reg[1] (rpntr_n_80),
        .\gc0.count_d1_reg[3] (rpntr_n_81),
        .\gc0.count_d1_reg[5] (rpntr_n_82),
        .\gc0.count_d1_reg[7] (rpntr_n_83),
        .\gc0.count_d1_reg[9] (rpntr_n_84),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .out(p_2_out_0),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .v1_reg_32(v1_reg_32));
  red_pitaya_ps_1_data_fifo_0_rd_bin_cntr rpntr
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(rd_pntr_plus1),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .E(p_8_out_1),
        .ENB_I(ENB_I),
        .ENB_I_0(ENB_I_0),
        .ENB_I_1(ENB_I_1),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_2(ENB_I_2),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_I_22(ENB_I_22),
        .ENB_I_23(ENB_I_23),
        .ENB_I_24(ENB_I_24),
        .ENB_I_25(ENB_I_25),
        .ENB_I_26(ENB_I_26),
        .ENB_I_27(ENB_I_27),
        .ENB_I_28(ENB_I_28),
        .ENB_I_29(ENB_I_29),
        .ENB_I_3(ENB_I_3),
        .ENB_I_30(ENB_I_30),
        .ENB_I_4(ENB_I_4),
        .ENB_I_5(ENB_I_5),
        .ENB_I_6(ENB_I_6),
        .ENB_I_7(ENB_I_7),
        .ENB_I_8(ENB_I_8),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .ENB_dly_D_33(ENB_dly_D_33),
        .ENB_dly_D_34(ENB_dly_D_34),
        .ENB_dly_D_35(ENB_dly_D_35),
        .ENB_dly_D_36(ENB_dly_D_36),
        .ENB_dly_D_37(ENB_dly_D_37),
        .ENB_dly_D_38(ENB_dly_D_38),
        .ENB_dly_D_39(ENB_dly_D_39),
        .ENB_dly_D_40(ENB_dly_D_40),
        .ENB_dly_D_41(ENB_dly_D_41),
        .ENB_dly_D_42(ENB_dly_D_42),
        .ENB_dly_D_43(ENB_dly_D_43),
        .ENB_dly_D_44(ENB_dly_D_44),
        .ENB_dly_D_45(ENB_dly_D_45),
        .ENB_dly_D_46(ENB_dly_D_46),
        .ENB_dly_D_47(ENB_dly_D_47),
        .ENB_dly_D_48(ENB_dly_D_48),
        .ENB_dly_D_49(ENB_dly_D_49),
        .ENB_dly_D_50(ENB_dly_D_50),
        .ENB_dly_D_51(ENB_dly_D_51),
        .ENB_dly_D_52(ENB_dly_D_52),
        .ENB_dly_D_53(ENB_dly_D_53),
        .ENB_dly_D_54(ENB_dly_D_54),
        .ENB_dly_D_55(ENB_dly_D_55),
        .ENB_dly_D_56(ENB_dly_D_56),
        .ENB_dly_D_57(ENB_dly_D_57),
        .ENB_dly_D_58(ENB_dly_D_58),
        .ENB_dly_D_59(ENB_dly_D_59),
        .ENB_dly_D_60(ENB_dly_D_60),
        .ENB_dly_D_61(ENB_dly_D_61),
        .ENB_dly_D_62(ENB_dly_D_62),
        .ENB_dly_D_63(ENB_dly_D_63),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\gcc0.gc0.count_d1_reg[0]_rep__0 (\gcc0.gc0.count_d1_reg[0]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[10]_rep__0 (\gcc0.gc0.count_d1_reg[10]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[11]_rep__0 (\gcc0.gc0.count_d1_reg[11]_rep__0_0 ),
        .\gcc0.gc0.count_d1_reg[14] (Q[14:12]),
        .\gcc0.gc0.count_d1_reg[1]_rep__0 (\gcc0.gc0.count_d1_reg[1]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[2]_rep__0 (\gcc0.gc0.count_d1_reg[2]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[3]_rep__0 (\gcc0.gc0.count_d1_reg[3]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[4]_rep__0 (\gcc0.gc0.count_d1_reg[4]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[5]_rep__0 (\gcc0.gc0.count_d1_reg[5]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[6]_rep__0 (\gcc0.gc0.count_d1_reg[6]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[7]_rep__0 (\gcc0.gc0.count_d1_reg[7]_rep__0_0 ),
        .\gcc0.gc0.count_d1_reg[8]_rep__0 (\gcc0.gc0.count_d1_reg[8]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[9]_rep__0 (\gcc0.gc0.count_d1_reg[9]_rep__0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[15] (rpntr_n_78),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .p_13_out(p_13_out),
        .ram_empty_i_reg(rpntr_n_80),
        .ram_empty_i_reg_0(rpntr_n_81),
        .ram_empty_i_reg_1(rpntr_n_82),
        .ram_empty_i_reg_2(rpntr_n_83),
        .ram_empty_i_reg_3(rpntr_n_84),
        .ram_empty_i_reg_4(rpntr_n_85),
        .ram_empty_i_reg_5(rpntr_n_86),
        .ram_empty_i_reg_6(rpntr_n_87),
        .s_axi_aclk(s_axi_aclk),
        .v1_reg(v1_reg),
        .v1_reg_31(v1_reg_31));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0
   (out,
    \gc1.count_d2_reg[8]_rep__0 ,
    ram_rd_en_i,
    E,
    ram_full_i_reg,
    v1_reg,
    Q,
    v1_reg_0,
    \gpr1.dout_i_reg[21] ,
    ADDRC,
    \gpr1.dout_i_reg[0] ,
    \gpr1.dout_i_reg[0]_0 ,
    \gpr1.dout_i_reg[0]_1 ,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[3]_1 ,
    \gpr1.dout_i_reg[3]_2 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[6]_1 ,
    \gpr1.dout_i_reg[6]_2 ,
    \gpr1.dout_i_reg[9] ,
    \gpr1.dout_i_reg[9]_0 ,
    \gpr1.dout_i_reg[9]_1 ,
    \gpr1.dout_i_reg[9]_2 ,
    \gpr1.dout_i_reg[12] ,
    \gpr1.dout_i_reg[12]_0 ,
    \gpr1.dout_i_reg[12]_1 ,
    \gpr1.dout_i_reg[12]_2 ,
    \gpr1.dout_i_reg[15] ,
    \gpr1.dout_i_reg[15]_0 ,
    \gpr1.dout_i_reg[15]_1 ,
    \gpr1.dout_i_reg[15]_2 ,
    \gpr1.dout_i_reg[18] ,
    \gpr1.dout_i_reg[18]_0 ,
    \gpr1.dout_i_reg[18]_1 ,
    \gpr1.dout_i_reg[18]_2 ,
    \gpr1.dout_i_reg[21]_0 ,
    \gpr1.dout_i_reg[21]_1 ,
    \gpr1.dout_i_reg[21]_2 ,
    \gpr1.dout_i_reg[21]_3 ,
    \gpr1.dout_i_reg[21]_4 ,
    \gpr1.dout_i_reg[14] ,
    \gpr1.dout_i_reg[10] ,
    \gpr1.dout_i_reg[6]_3 ,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[0]_2 ,
    \gpr1.dout_i_reg[14]_0 ,
    \gpr1.dout_i_reg[10]_0 ,
    \gpr1.dout_i_reg[6]_4 ,
    \gpr1.dout_i_reg[2]_0 ,
    \gpr1.dout_i_reg[0]_3 ,
    \gpr1.dout_i_reg[6]_5 ,
    \gpr1.dout_i_reg[0]_4 ,
    s_axi_aclk,
    ram_full_fb_i_reg,
    sig_rd_rlen_reg,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    sig_rx_channel_reset_reg,
    \gcc0.gc0.count_d1_reg[12] ,
    D);
  output out;
  output \gc1.count_d2_reg[8]_rep__0 ;
  output ram_rd_en_i;
  output [0:0]E;
  output ram_full_i_reg;
  output [6:0]v1_reg;
  output [12:0]Q;
  output [6:0]v1_reg_0;
  output \gpr1.dout_i_reg[21] ;
  output [5:0]ADDRC;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output [5:0]\gpr1.dout_i_reg[0]_1 ;
  output [5:0]\gpr1.dout_i_reg[3] ;
  output [5:0]\gpr1.dout_i_reg[3]_0 ;
  output [5:0]\gpr1.dout_i_reg[3]_1 ;
  output [5:0]\gpr1.dout_i_reg[3]_2 ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [5:0]\gpr1.dout_i_reg[6]_0 ;
  output [5:0]\gpr1.dout_i_reg[6]_1 ;
  output [5:0]\gpr1.dout_i_reg[6]_2 ;
  output [5:0]\gpr1.dout_i_reg[9] ;
  output [5:0]\gpr1.dout_i_reg[9]_0 ;
  output [5:0]\gpr1.dout_i_reg[9]_1 ;
  output [5:0]\gpr1.dout_i_reg[9]_2 ;
  output [5:0]\gpr1.dout_i_reg[12] ;
  output [5:0]\gpr1.dout_i_reg[12]_0 ;
  output [5:0]\gpr1.dout_i_reg[12]_1 ;
  output [5:0]\gpr1.dout_i_reg[12]_2 ;
  output [5:0]\gpr1.dout_i_reg[15] ;
  output [5:0]\gpr1.dout_i_reg[15]_0 ;
  output [5:0]\gpr1.dout_i_reg[15]_1 ;
  output [5:0]\gpr1.dout_i_reg[15]_2 ;
  output [5:0]\gpr1.dout_i_reg[18] ;
  output [5:0]\gpr1.dout_i_reg[18]_0 ;
  output [5:0]\gpr1.dout_i_reg[18]_1 ;
  output [5:0]\gpr1.dout_i_reg[18]_2 ;
  output \gpr1.dout_i_reg[21]_0 ;
  output \gpr1.dout_i_reg[21]_1 ;
  output \gpr1.dout_i_reg[21]_2 ;
  output \gpr1.dout_i_reg[21]_3 ;
  output \gpr1.dout_i_reg[21]_4 ;
  output \gpr1.dout_i_reg[14] ;
  output \gpr1.dout_i_reg[10] ;
  output \gpr1.dout_i_reg[6]_3 ;
  output \gpr1.dout_i_reg[2] ;
  output \gpr1.dout_i_reg[0]_2 ;
  output \gpr1.dout_i_reg[14]_0 ;
  output \gpr1.dout_i_reg[10]_0 ;
  output \gpr1.dout_i_reg[6]_4 ;
  output \gpr1.dout_i_reg[2]_0 ;
  output \gpr1.dout_i_reg[0]_3 ;
  output \gpr1.dout_i_reg[6]_5 ;
  output \gpr1.dout_i_reg[0]_4 ;
  input s_axi_aclk;
  input ram_full_fb_i_reg;
  input sig_rd_rlen_reg;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input sig_rx_channel_reset_reg;
  input [12:0]\gcc0.gc0.count_d1_reg[12] ;
  input [12:0]D;

  wire [5:0]ADDRC;
  wire Axi_Str_TxD_AReset;
  wire [12:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [6:0]\c2/v1_reg ;
  wire \gc1.count_d2_reg[8]_rep__0 ;
  wire [12:0]\gcc0.gc0.count_d1_reg[12] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire [5:0]\gpr1.dout_i_reg[0]_1 ;
  wire \gpr1.dout_i_reg[0]_2 ;
  wire \gpr1.dout_i_reg[0]_3 ;
  wire \gpr1.dout_i_reg[0]_4 ;
  wire \gpr1.dout_i_reg[10] ;
  wire \gpr1.dout_i_reg[10]_0 ;
  wire [5:0]\gpr1.dout_i_reg[12] ;
  wire [5:0]\gpr1.dout_i_reg[12]_0 ;
  wire [5:0]\gpr1.dout_i_reg[12]_1 ;
  wire [5:0]\gpr1.dout_i_reg[12]_2 ;
  wire \gpr1.dout_i_reg[14] ;
  wire \gpr1.dout_i_reg[14]_0 ;
  wire [5:0]\gpr1.dout_i_reg[15] ;
  wire [5:0]\gpr1.dout_i_reg[15]_0 ;
  wire [5:0]\gpr1.dout_i_reg[15]_1 ;
  wire [5:0]\gpr1.dout_i_reg[15]_2 ;
  wire [5:0]\gpr1.dout_i_reg[18] ;
  wire [5:0]\gpr1.dout_i_reg[18]_0 ;
  wire [5:0]\gpr1.dout_i_reg[18]_1 ;
  wire [5:0]\gpr1.dout_i_reg[18]_2 ;
  wire \gpr1.dout_i_reg[21] ;
  wire \gpr1.dout_i_reg[21]_0 ;
  wire \gpr1.dout_i_reg[21]_1 ;
  wire \gpr1.dout_i_reg[21]_2 ;
  wire \gpr1.dout_i_reg[21]_3 ;
  wire \gpr1.dout_i_reg[21]_4 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[2]_0 ;
  wire [5:0]\gpr1.dout_i_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[3]_0 ;
  wire [5:0]\gpr1.dout_i_reg[3]_1 ;
  wire [5:0]\gpr1.dout_i_reg[3]_2 ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[6]_0 ;
  wire [5:0]\gpr1.dout_i_reg[6]_1 ;
  wire [5:0]\gpr1.dout_i_reg[6]_2 ;
  wire \gpr1.dout_i_reg[6]_3 ;
  wire \gpr1.dout_i_reg[6]_4 ;
  wire \gpr1.dout_i_reg[6]_5 ;
  wire [5:0]\gpr1.dout_i_reg[9] ;
  wire [5:0]\gpr1.dout_i_reg[9]_0 ;
  wire [5:0]\gpr1.dout_i_reg[9]_1 ;
  wire [5:0]\gpr1.dout_i_reg[9]_2 ;
  wire \gr1.gr1_int.rfwft_n_4 ;
  wire out;
  wire p_2_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_rd_en_i;
  wire rpntr_n_35;
  wire rpntr_n_36;
  wire rpntr_n_37;
  wire rpntr_n_38;
  wire rpntr_n_39;
  wire rpntr_n_40;
  wire rpntr_n_41;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire sig_rd_rlen_reg;
  wire sig_rx_channel_reset_reg;
  wire [6:0]v1_reg;
  wire [6:0]v1_reg_0;

  red_pitaya_ps_1_data_fifo_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .SS(\gc1.count_d2_reg[8]_rep__0 ),
        .\gc1.count_d2_reg[8]_rep__0 (ram_rd_en_i),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_4 ),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axi_aclk(s_axi_aclk),
        .sig_rd_rlen_reg(sig_rd_rlen_reg));
  red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.SS(\gc1.count_d2_reg[8]_rep__0 ),
        .\gc1.count_d2_reg[11] (rpntr_n_40),
        .\gc1.count_d2_reg[12] (rpntr_n_41),
        .\gc1.count_d2_reg[1] (rpntr_n_35),
        .\gc1.count_d2_reg[3] (rpntr_n_36),
        .\gc1.count_d2_reg[5] (rpntr_n_37),
        .\gc1.count_d2_reg[7] (rpntr_n_38),
        .\gc1.count_d2_reg[9] (rpntr_n_39),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_4 ),
        .out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk),
        .v1_reg(\c2/v1_reg ));
  red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0 rpntr
       (.ADDRC(ADDRC),
        .Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .D(D),
        .E(ram_rd_en_i),
        .Q(Q),
        .SS(\gc1.count_d2_reg[8]_rep__0 ),
        .\gcc0.gc0.count_d1_reg[12] (\gcc0.gc0.count_d1_reg[12] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0]_0 (\gpr1.dout_i_reg[0]_0 ),
        .\gpr1.dout_i_reg[0]_1 (\gpr1.dout_i_reg[0]_1 ),
        .\gpr1.dout_i_reg[0]_2 (\gpr1.dout_i_reg[0]_2 ),
        .\gpr1.dout_i_reg[0]_3 (\gpr1.dout_i_reg[0]_3 ),
        .\gpr1.dout_i_reg[0]_4 (\gpr1.dout_i_reg[0]_4 ),
        .\gpr1.dout_i_reg[10] (\gpr1.dout_i_reg[10] ),
        .\gpr1.dout_i_reg[10]_0 (\gpr1.dout_i_reg[10]_0 ),
        .\gpr1.dout_i_reg[12] (\gpr1.dout_i_reg[12] ),
        .\gpr1.dout_i_reg[12]_0 (\gpr1.dout_i_reg[12]_0 ),
        .\gpr1.dout_i_reg[12]_1 (\gpr1.dout_i_reg[12]_1 ),
        .\gpr1.dout_i_reg[12]_2 (\gpr1.dout_i_reg[12]_2 ),
        .\gpr1.dout_i_reg[14] (\gpr1.dout_i_reg[14] ),
        .\gpr1.dout_i_reg[14]_0 (\gpr1.dout_i_reg[14]_0 ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\gpr1.dout_i_reg[15]_0 (\gpr1.dout_i_reg[15]_0 ),
        .\gpr1.dout_i_reg[15]_1 (\gpr1.dout_i_reg[15]_1 ),
        .\gpr1.dout_i_reg[15]_2 (\gpr1.dout_i_reg[15]_2 ),
        .\gpr1.dout_i_reg[18] (\gpr1.dout_i_reg[18] ),
        .\gpr1.dout_i_reg[18]_0 (\gpr1.dout_i_reg[18]_0 ),
        .\gpr1.dout_i_reg[18]_1 (\gpr1.dout_i_reg[18]_1 ),
        .\gpr1.dout_i_reg[18]_2 (\gpr1.dout_i_reg[18]_2 ),
        .\gpr1.dout_i_reg[21] (\gpr1.dout_i_reg[21] ),
        .\gpr1.dout_i_reg[21]_0 (\gpr1.dout_i_reg[21]_0 ),
        .\gpr1.dout_i_reg[21]_1 (\gpr1.dout_i_reg[21]_1 ),
        .\gpr1.dout_i_reg[21]_2 (\gpr1.dout_i_reg[21]_2 ),
        .\gpr1.dout_i_reg[21]_3 (\gpr1.dout_i_reg[21]_3 ),
        .\gpr1.dout_i_reg[21]_4 (\gpr1.dout_i_reg[21]_4 ),
        .\gpr1.dout_i_reg[2] (\gpr1.dout_i_reg[2] ),
        .\gpr1.dout_i_reg[2]_0 (\gpr1.dout_i_reg[2]_0 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[3]_1 (\gpr1.dout_i_reg[3]_1 ),
        .\gpr1.dout_i_reg[3]_2 (\gpr1.dout_i_reg[3]_2 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[6]_1 (\gpr1.dout_i_reg[6]_1 ),
        .\gpr1.dout_i_reg[6]_2 (\gpr1.dout_i_reg[6]_2 ),
        .\gpr1.dout_i_reg[6]_3 (\gpr1.dout_i_reg[6]_3 ),
        .\gpr1.dout_i_reg[6]_4 (\gpr1.dout_i_reg[6]_4 ),
        .\gpr1.dout_i_reg[6]_5 (\gpr1.dout_i_reg[6]_5 ),
        .\gpr1.dout_i_reg[9] (\gpr1.dout_i_reg[9] ),
        .\gpr1.dout_i_reg[9]_0 (\gpr1.dout_i_reg[9]_0 ),
        .\gpr1.dout_i_reg[9]_1 (\gpr1.dout_i_reg[9]_1 ),
        .\gpr1.dout_i_reg[9]_2 (\gpr1.dout_i_reg[9]_2 ),
        .ram_empty_i_reg(rpntr_n_35),
        .ram_empty_i_reg_0(rpntr_n_36),
        .ram_empty_i_reg_1(rpntr_n_37),
        .ram_empty_i_reg_2(rpntr_n_38),
        .ram_empty_i_reg_3(rpntr_n_39),
        .ram_empty_i_reg_4(rpntr_n_40),
        .ram_empty_i_reg_5(rpntr_n_41),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .sig_rx_channel_reset_reg(sig_rx_channel_reset_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_pe_ss" *) 
module red_pitaya_ps_1_data_fifo_0_rd_pe_ss
   (ram_rd_en_i,
    ram_wr_en_i,
    p_9_out,
    \sig_register_array_reg[0][12] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    E,
    s_axi_aclk,
    ram_full_fb_i_reg,
    rd_pntr_inv_pad,
    Q,
    S,
    \gcc0.gc0.count_d1_reg[7]_rep__0 ,
    \gcc0.gc0.count_d1_reg[11]_rep__0 ,
    \gc0.count_d1_reg[14] ,
    sig_rxd_prog_empty_d1);
  output ram_rd_en_i;
  output ram_wr_en_i;
  output p_9_out;
  output \sig_register_array_reg[0][12] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input [0:0]E;
  input s_axi_aclk;
  input ram_full_fb_i_reg;
  input [0:0]rd_pntr_inv_pad;
  input [13:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_d1_reg[7]_rep__0 ;
  input [3:0]\gcc0.gc0.count_d1_reg[11]_rep__0 ;
  input [2:0]\gc0.count_d1_reg[14] ;
  input sig_rxd_prog_empty_d1;

  wire [0:0]E;
  wire [13:0]Q;
  wire [3:0]S;
  wire [15:1]diff_pntr_pad;
  wire [2:0]\gc0.count_d1_reg[14] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[11]_rep__0 ;
  wire [3:0]\gcc0.gc0.count_d1_reg[7]_rep__0 ;
  wire \gpes.prog_empty_i_i_1_n_0 ;
  wire \gpes.prog_empty_i_i_2_n_0 ;
  wire \gpes.prog_empty_i_i_3_n_0 ;
  wire \gpes.prog_empty_i_i_4_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire p_9_out;
  wire [15:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [0:0]rd_pntr_inv_pad;
  wire s_axi_aclk;
  wire \sig_register_array_reg[0][12] ;
  wire sig_rxd_prog_empty_d1;
  wire [3:2]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEEFEAEEEEEEEEEEE)) 
    \gpes.prog_empty_i_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I1(p_9_out),
        .I2(\gpes.prog_empty_i_i_2_n_0 ),
        .I3(ram_wr_en_i),
        .I4(ram_rd_en_i),
        .I5(\gpes.prog_empty_i_i_3_n_0 ),
        .O(\gpes.prog_empty_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gpes.prog_empty_i_i_2 
       (.I0(diff_pntr_pad[13]),
        .I1(diff_pntr_pad[12]),
        .I2(diff_pntr_pad[15]),
        .I3(diff_pntr_pad[14]),
        .O(\gpes.prog_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gpes.prog_empty_i_i_3 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[5]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[2]),
        .I4(diff_pntr_pad[1]),
        .I5(\gpes.prog_empty_i_i_4_n_0 ),
        .O(\gpes.prog_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gpes.prog_empty_i_i_4 
       (.I0(diff_pntr_pad[8]),
        .I1(diff_pntr_pad[9]),
        .I2(diff_pntr_pad[6]),
        .I3(diff_pntr_pad[7]),
        .I4(diff_pntr_pad[11]),
        .I5(diff_pntr_pad[10]),
        .O(\gpes.prog_empty_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gpes.prog_empty_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gpes.prog_empty_i_i_1_n_0 ),
        .Q(p_9_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[10]),
        .Q(diff_pntr_pad[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[11]),
        .Q(diff_pntr_pad[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[12]),
        .Q(diff_pntr_pad[12]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[13]),
        .Q(diff_pntr_pad[13]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[14]),
        .Q(diff_pntr_pad[14]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[15]),
        .Q(diff_pntr_pad[15]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.gpcry_sym.diff_pntr_pad_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(rd_pntr_inv_pad),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[8:5]),
        .S(\gcc0.gc0.count_d1_reg[7]_rep__0 ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(plusOp[12:9]),
        .S(\gcc0.gc0.count_d1_reg[11]_rep__0 ));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({NLW_plusOp_carry__2_CO_UNCONNECTED[3:2],plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[13:12]}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3],plusOp[15:13]}),
        .S({1'b0,\gc0.count_d1_reg[14] }));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_register_array[0][12]_i_3 
       (.I0(p_9_out),
        .I1(sig_rxd_prog_empty_d1),
        .O(\sig_register_array_reg[0][12] ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss
   (out,
    \gc0.count_d1_reg[1] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_d1_reg[5] ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[9] ,
    \gc0.count_d1_reg[11] ,
    \gc0.count_d1_reg[13] ,
    \gc0.count_d1_reg[14] ,
    v1_reg_32,
    s_axi_aclk,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_full_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] );
  output out;
  input \gc0.count_d1_reg[1] ;
  input \gc0.count_d1_reg[3] ;
  input \gc0.count_d1_reg[5] ;
  input \gc0.count_d1_reg[7] ;
  input \gc0.count_d1_reg[9] ;
  input \gc0.count_d1_reg[11] ;
  input \gc0.count_d1_reg[13] ;
  input \gc0.count_d1_reg[14] ;
  input [7:0]v1_reg_32;
  input s_axi_aclk;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_full_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;

  wire c2_n_0;
  wire comp0;
  wire \gc0.count_d1_reg[11] ;
  wire \gc0.count_d1_reg[13] ;
  wire \gc0.count_d1_reg[14] ;
  wire \gc0.count_d1_reg[1] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gc0.count_d1_reg[5] ;
  wire \gc0.count_d1_reg[7] ;
  wire \gc0.count_d1_reg[9] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_i_reg;
  wire s_axi_aclk;
  wire [7:0]v1_reg_32;

  assign out = ram_empty_fb_i;
  red_pitaya_ps_1_data_fifo_0_compare_5 c1
       (.comp0(comp0),
        .\gc0.count_d1_reg[11] (\gc0.count_d1_reg[11] ),
        .\gc0.count_d1_reg[13] (\gc0.count_d1_reg[13] ),
        .\gc0.count_d1_reg[14] (\gc0.count_d1_reg[14] ),
        .\gc0.count_d1_reg[1] (\gc0.count_d1_reg[1] ),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ));
  red_pitaya_ps_1_data_fifo_0_compare_6 c2
       (.comp0(comp0),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c2_n_0),
        .ram_full_i_reg(ram_full_i_reg),
        .v1_reg_32(v1_reg_32));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0
   (out,
    \gc1.count_d2_reg[1] ,
    \gc1.count_d2_reg[3] ,
    \gc1.count_d2_reg[5] ,
    \gc1.count_d2_reg[7] ,
    \gc1.count_d2_reg[9] ,
    \gc1.count_d2_reg[11] ,
    \gc1.count_d2_reg[12] ,
    v1_reg,
    s_axi_aclk,
    \gpregsm1.curr_fwft_state_reg[0] ,
    SS,
    ram_full_fb_i_reg);
  output out;
  input \gc1.count_d2_reg[1] ;
  input \gc1.count_d2_reg[3] ;
  input \gc1.count_d2_reg[5] ;
  input \gc1.count_d2_reg[7] ;
  input \gc1.count_d2_reg[9] ;
  input \gc1.count_d2_reg[11] ;
  input \gc1.count_d2_reg[12] ;
  input [6:0]v1_reg;
  input s_axi_aclk;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]SS;
  input ram_full_fb_i_reg;

  wire [0:0]SS;
  wire c2_n_0;
  wire comp0;
  wire \gc1.count_d2_reg[11] ;
  wire \gc1.count_d2_reg[12] ;
  wire \gc1.count_d2_reg[1] ;
  wire \gc1.count_d2_reg[3] ;
  wire \gc1.count_d2_reg[5] ;
  wire \gc1.count_d2_reg[7] ;
  wire \gc1.count_d2_reg[9] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire [6:0]v1_reg;

  assign out = ram_empty_fb_i;
  red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1 c1
       (.comp0(comp0),
        .\gc1.count_d2_reg[11] (\gc1.count_d2_reg[11] ),
        .\gc1.count_d2_reg[12] (\gc1.count_d2_reg[12] ),
        .\gc1.count_d2_reg[1] (\gc1.count_d2_reg[1] ),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gc1.count_d2_reg[5] (\gc1.count_d2_reg[5] ),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .\gc1.count_d2_reg[9] (\gc1.count_d2_reg[9] ));
  red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2 c2
       (.SS(SS),
        .comp0(comp0),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c2_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ENB_I,
    Q,
    s_axi_aclk,
    p_8_out_1,
    ENB_dly_D,
    sync_areset_n);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ENB_I;
  output [1:0]Q;
  input s_axi_aclk;
  input p_8_out_1;
  input ENB_dly_D;
  input sync_areset_n;

  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire inverted_reset;
  wire p_8_out_1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  wire s_axi_aclk;
  wire [3:2]sckt_wr_rst_cc;
  wire sync_areset_n;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  LUT4 #(
    .INIT(16'hFF10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_8_out_1),
        .I3(ENB_dly_D),
        .O(ENB_I));
  LUT2 #(
    .INIT(4'hE)) 
    \gcc0.gc0.count_d1[14]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(s_axi_aclk),
        .dest_rst(dest_rst),
        .src_rst(inverted_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1 
       (.I0(sync_areset_n),
        .O(inverted_reset));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1
       (.I0(sckt_wr_rst_cc[3]),
        .I1(sckt_wr_rst_cc[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module red_pitaya_ps_1_data_fifo_0_updn_cntr
   (DI,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[15]_0 ,
    \sig_ip2bus_data_reg[14] ,
    \sig_register_array_reg[0][2] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    cntr_en,
    O,
    s_axi_aclk,
    \count_reg[7]_1 ,
    \count_reg[11]_1 ,
    \count_reg[14]_0 );
  output [3:0]DI;
  output [3:0]\count_reg[7]_0 ;
  output [3:0]\count_reg[11]_0 ;
  output [2:0]\count_reg[15]_0 ;
  output \sig_ip2bus_data_reg[14] ;
  output \sig_register_array_reg[0][2] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input cntr_en;
  input [3:0]O;
  input s_axi_aclk;
  input [3:0]\count_reg[7]_1 ;
  input [3:0]\count_reg[11]_1 ;
  input [3:0]\count_reg[14]_0 ;

  wire [3:0]DI;
  wire [3:0]O;
  wire cntr_en;
  wire [3:0]\count_reg[11]_0 ;
  wire [3:0]\count_reg[11]_1 ;
  wire [3:0]\count_reg[14]_0 ;
  wire [2:0]\count_reg[15]_0 ;
  wire [3:0]\count_reg[7]_0 ;
  wire [3:0]\count_reg[7]_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire s_axi_aclk;
  wire \sig_ip2bus_data_reg[14] ;
  wire \sig_register_array[0][1]_i_10_n_0 ;
  wire \sig_register_array[0][1]_i_11_n_0 ;
  wire \sig_register_array[0][1]_i_8_n_0 ;
  wire \sig_register_array[0][1]_i_9_n_0 ;
  wire \sig_register_array_reg[0][2] ;

  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(O[0]),
        .Q(DI[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[11]_1 [2]),
        .Q(\count_reg[11]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[11]_1 [3]),
        .Q(\count_reg[11]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[14]_0 [0]),
        .Q(\count_reg[15]_0 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[14]_0 [1]),
        .Q(\count_reg[15]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[14]_0 [2]),
        .Q(\count_reg[15]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[14]_0 [3]),
        .Q(\sig_ip2bus_data_reg[14] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(O[1]),
        .Q(DI[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(O[2]),
        .Q(DI[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(O[3]),
        .Q(DI[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[7]_1 [0]),
        .Q(\count_reg[7]_0 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[7]_1 [1]),
        .Q(\count_reg[7]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[7]_1 [2]),
        .Q(\count_reg[7]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[7]_1 [3]),
        .Q(\count_reg[7]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[11]_1 [0]),
        .Q(\count_reg[11]_0 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(s_axi_aclk),
        .CE(cntr_en),
        .D(\count_reg[11]_1 [1]),
        .Q(\count_reg[11]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_register_array[0][1]_i_10 
       (.I0(\count_reg[15]_0 [1]),
        .I1(\count_reg[15]_0 [0]),
        .I2(\sig_ip2bus_data_reg[14] ),
        .I3(\count_reg[15]_0 [2]),
        .O(\sig_register_array[0][1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_register_array[0][1]_i_11 
       (.I0(\count_reg[11]_0 [1]),
        .I1(\count_reg[11]_0 [0]),
        .I2(\count_reg[11]_0 [3]),
        .I3(\count_reg[11]_0 [2]),
        .O(\sig_register_array[0][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_register_array[0][1]_i_6 
       (.I0(\sig_register_array[0][1]_i_8_n_0 ),
        .I1(\sig_register_array[0][1]_i_9_n_0 ),
        .I2(\sig_register_array[0][1]_i_10_n_0 ),
        .I3(\sig_register_array[0][1]_i_11_n_0 ),
        .O(\sig_register_array_reg[0][2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_register_array[0][1]_i_8 
       (.I0(\count_reg[7]_0 [1]),
        .I1(\count_reg[7]_0 [0]),
        .I2(\count_reg[7]_0 [3]),
        .I3(\count_reg[7]_0 [2]),
        .O(\sig_register_array[0][1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_register_array[0][1]_i_9 
       (.I0(DI[1]),
        .I1(DI[0]),
        .I2(DI[3]),
        .I3(DI[2]),
        .O(\sig_register_array[0][1]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module red_pitaya_ps_1_data_fifo_0_wr_bin_cntr
   (D,
    ENA_I,
    Q,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    ENA_I_11,
    ENA_I_12,
    ENA_I_13,
    ENA_I_14,
    ENA_I_15,
    ENA_I_16,
    ENA_I_17,
    ENA_I_18,
    ENA_I_19,
    ENA_I_20,
    ENA_I_21,
    ENA_I_22,
    ENA_I_23,
    ENA_I_24,
    ENA_I_25,
    ENA_I_26,
    ENA_I_27,
    ENA_I_28,
    ENA_I_29,
    ENA_I_30,
    v1_reg,
    \greg.gpcry_sym.diff_pntr_pad_reg[12] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[15] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ,
    S,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_3 ,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    p_19_out,
    s_axi_aclk,
    ram_full_i_reg,
    ENA_dly_D,
    ENA_dly_D_34,
    ENA_dly_D_35,
    ENA_dly_D_36,
    ENA_dly_D_37,
    ENA_dly_D_38,
    ENA_dly_D_39,
    ENA_dly_D_40,
    ENA_dly_D_41,
    ENA_dly_D_42,
    ENA_dly_D_43,
    ENA_dly_D_44,
    ENA_dly_D_45,
    ENA_dly_D_46,
    ENA_dly_D_47,
    ENA_dly_D_48,
    ENA_dly_D_49,
    ENA_dly_D_50,
    ENA_dly_D_51,
    ENA_dly_D_52,
    ENA_dly_D_53,
    ENA_dly_D_54,
    ENA_dly_D_55,
    ENA_dly_D_56,
    ENA_dly_D_57,
    ENA_dly_D_58,
    ENA_dly_D_59,
    ENA_dly_D_60,
    ENA_dly_D_61,
    ENA_dly_D_62,
    ENA_dly_D_63,
    ENA_dly_D_64,
    rd_pntr_plus1,
    \gc0.count_d1_reg[13] );
  output [14:0]D;
  output ENA_I;
  output [14:0]Q;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  output ENA_I_11;
  output ENA_I_12;
  output ENA_I_13;
  output ENA_I_14;
  output ENA_I_15;
  output ENA_I_16;
  output ENA_I_17;
  output ENA_I_18;
  output ENA_I_19;
  output ENA_I_20;
  output ENA_I_21;
  output ENA_I_22;
  output ENA_I_23;
  output ENA_I_24;
  output ENA_I_25;
  output ENA_I_26;
  output ENA_I_27;
  output ENA_I_28;
  output ENA_I_29;
  output ENA_I_30;
  output [7:0]v1_reg;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12] ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8] ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4] ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ;
  output [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ;
  output [1:0]\greg.gpcry_sym.diff_pntr_pad_reg[15] ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] ;
  output [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ;
  output [3:0]S;
  output [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 ;
  output [11:0]ADDRARDADDR;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input p_19_out;
  input s_axi_aclk;
  input ram_full_i_reg;
  input ENA_dly_D;
  input ENA_dly_D_34;
  input ENA_dly_D_35;
  input ENA_dly_D_36;
  input ENA_dly_D_37;
  input ENA_dly_D_38;
  input ENA_dly_D_39;
  input ENA_dly_D_40;
  input ENA_dly_D_41;
  input ENA_dly_D_42;
  input ENA_dly_D_43;
  input ENA_dly_D_44;
  input ENA_dly_D_45;
  input ENA_dly_D_46;
  input ENA_dly_D_47;
  input ENA_dly_D_48;
  input ENA_dly_D_49;
  input ENA_dly_D_50;
  input ENA_dly_D_51;
  input ENA_dly_D_52;
  input ENA_dly_D_53;
  input ENA_dly_D_54;
  input ENA_dly_D_55;
  input ENA_dly_D_56;
  input ENA_dly_D_57;
  input ENA_dly_D_58;
  input ENA_dly_D_59;
  input ENA_dly_D_60;
  input ENA_dly_D_61;
  input ENA_dly_D_62;
  input ENA_dly_D_63;
  input ENA_dly_D_64;
  input [14:0]rd_pntr_plus1;
  input [13:0]\gc0.count_d1_reg[13] ;

  wire [11:0]ADDRARDADDR;
  wire [14:0]D;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_11;
  wire ENA_I_12;
  wire ENA_I_13;
  wire ENA_I_14;
  wire ENA_I_15;
  wire ENA_I_16;
  wire ENA_I_17;
  wire ENA_I_18;
  wire ENA_I_19;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_21;
  wire ENA_I_22;
  wire ENA_I_23;
  wire ENA_I_24;
  wire ENA_I_25;
  wire ENA_I_26;
  wire ENA_I_27;
  wire ENA_I_28;
  wire ENA_I_29;
  wire ENA_I_3;
  wire ENA_I_30;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENA_dly_D_34;
  wire ENA_dly_D_35;
  wire ENA_dly_D_36;
  wire ENA_dly_D_37;
  wire ENA_dly_D_38;
  wire ENA_dly_D_39;
  wire ENA_dly_D_40;
  wire ENA_dly_D_41;
  wire ENA_dly_D_42;
  wire ENA_dly_D_43;
  wire ENA_dly_D_44;
  wire ENA_dly_D_45;
  wire ENA_dly_D_46;
  wire ENA_dly_D_47;
  wire ENA_dly_D_48;
  wire ENA_dly_D_49;
  wire ENA_dly_D_50;
  wire ENA_dly_D_51;
  wire ENA_dly_D_52;
  wire ENA_dly_D_53;
  wire ENA_dly_D_54;
  wire ENA_dly_D_55;
  wire ENA_dly_D_56;
  wire ENA_dly_D_57;
  wire ENA_dly_D_58;
  wire ENA_dly_D_59;
  wire ENA_dly_D_60;
  wire ENA_dly_D_61;
  wire ENA_dly_D_62;
  wire ENA_dly_D_63;
  wire ENA_dly_D_64;
  wire [14:0]Q;
  wire [3:0]S;
  wire [13:0]\gc0.count_d1_reg[13] ;
  wire \gcc0.gc0.count[0]_i_2_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_7 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] ;
  wire [1:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ;
  wire [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ;
  wire [1:0]\greg.gpcry_sym.diff_pntr_pad_reg[15] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ;
  wire [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ;
  wire [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire p_19_out;
  wire ram_full_i_reg;
  wire [14:0]rd_pntr_plus1;
  wire s_axi_aclk;
  wire [7:0]v1_reg;
  wire [3:2]\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D),
        .O(ENA_I));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_34),
        .O(ENA_I_0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_35),
        .O(ENA_I_1));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_44),
        .O(ENA_I_10));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_45),
        .O(ENA_I_11));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_46),
        .O(ENA_I_12));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_47),
        .O(ENA_I_13));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_48),
        .O(ENA_I_14));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_49),
        .O(ENA_I_15));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_50),
        .O(ENA_I_16));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_51),
        .O(ENA_I_17));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_52),
        .O(ENA_I_18));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_53),
        .O(ENA_I_19));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_36),
        .O(ENA_I_2));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_54),
        .O(ENA_I_20));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_55),
        .O(ENA_I_21));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_56),
        .O(ENA_I_22));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_57),
        .O(ENA_I_23));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_58),
        .O(ENA_I_24));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_59),
        .O(ENA_I_25));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_60),
        .O(ENA_I_26));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_61),
        .O(ENA_I_27));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_62),
        .O(ENA_I_28));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_63),
        .O(ENA_I_29));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_37),
        .O(ENA_I_3));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30 
       (.I0(ram_full_i_reg),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_64),
        .O(ENA_I_30));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_38),
        .O(ENA_I_4));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_39),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ENA_dly_D_40),
        .O(ENA_I_6));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_41),
        .O(ENA_I_7));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_42),
        .O(ENA_I_8));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[12]),
        .I1(ram_full_i_reg),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(ENA_dly_D_43),
        .O(ENA_I_9));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[0]),
        .Q(ADDRARDADDR[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[0]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[10]),
        .Q(ADDRARDADDR[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[10]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[10]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[11]),
        .Q(ADDRARDADDR[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[11]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[12] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[11]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[12]),
        .Q(Q[12]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[13]),
        .Q(Q[13]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[14]),
        .Q(Q[14]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[1]),
        .Q(ADDRARDADDR[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[1]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[2]),
        .Q(ADDRARDADDR[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[2]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[3]),
        .Q(ADDRARDADDR[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[3]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[4] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[4]),
        .Q(ADDRARDADDR[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[4]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[5]),
        .Q(ADDRARDADDR[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[5]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[6]),
        .Q(ADDRARDADDR[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[6]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[6]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[7]),
        .Q(ADDRARDADDR[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[7]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[8] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[7]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[8]),
        .Q(ADDRARDADDR[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[8]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9]_rep 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[9]),
        .Q(ADDRARDADDR[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[9]),
        .Q(\greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[9]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(D[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1_n_0 ,\gcc0.gc0.count_reg[0]_i_1_n_1 ,\gcc0.gc0.count_reg[0]_i_1_n_2 ,\gcc0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1_n_4 ,\gcc0.gc0.count_reg[0]_i_1_n_5 ,\gcc0.gc0.count_reg[0]_i_1_n_6 ,\gcc0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1 
       (.CI(\gcc0.gc0.count_reg[8]_i_1_n_0 ),
        .CO({\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:2],\gcc0.gc0.count_reg[12]_i_1_n_2 ,\gcc0.gc0.count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3],\gcc0.gc0.count_reg[12]_i_1_n_5 ,\gcc0.gc0.count_reg[12]_i_1_n_6 ,\gcc0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,D[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_6 ),
        .Q(D[13]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_5 ),
        .Q(D[14]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1 
       (.CI(\gcc0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1_n_0 ,\gcc0.gc0.count_reg[4]_i_1_n_1 ,\gcc0.gc0.count_reg[4]_i_1_n_2 ,\gcc0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1_n_4 ,\gcc0.gc0.count_reg[4]_i_1_n_5 ,\gcc0.gc0.count_reg[4]_i_1_n_6 ,\gcc0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1 
       (.CI(\gcc0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1_n_0 ,\gcc0.gc0.count_reg[8]_i_1_n_1 ,\gcc0.gc0.count_reg[8]_i_1_n_2 ,\gcc0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1_n_4 ,\gcc0.gc0.count_reg[8]_i_1_n_5 ,\gcc0.gc0.count_reg[8]_i_1_n_6 ,\gcc0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ),
        .I1(rd_pntr_plus1[1]),
        .I2(\greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ),
        .I3(rd_pntr_plus1[0]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[4] ),
        .I1(rd_pntr_plus1[3]),
        .I2(\greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ),
        .I3(rd_pntr_plus1[2]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ),
        .I1(rd_pntr_plus1[5]),
        .I2(\greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ),
        .I3(rd_pntr_plus1[4]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[8] ),
        .I1(rd_pntr_plus1[7]),
        .I2(\greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ),
        .I3(rd_pntr_plus1[6]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ),
        .I1(rd_pntr_plus1[9]),
        .I2(\greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ),
        .I3(rd_pntr_plus1[8]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[12] ),
        .I1(rd_pntr_plus1[11]),
        .I2(\greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ),
        .I3(rd_pntr_plus1[10]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(Q[13]),
        .I1(rd_pntr_plus1[13]),
        .I2(Q[12]),
        .I3(rd_pntr_plus1[12]),
        .O(v1_reg[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[7].gms.ms_i_1__1 
       (.I0(Q[14]),
        .I1(rd_pntr_plus1[14]),
        .O(v1_reg[7]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1
       (.I0(D[7]),
        .I1(\gc0.count_d1_reg[13] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[8] ),
        .I1(\gc0.count_d1_reg[13] [7]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2
       (.I0(D[6]),
        .I1(\gc0.count_d1_reg[13] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ),
        .I1(\gc0.count_d1_reg[13] [6]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3
       (.I0(D[5]),
        .I1(\gc0.count_d1_reg[13] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ),
        .I1(\gc0.count_d1_reg[13] [5]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4
       (.I0(D[4]),
        .I1(\gc0.count_d1_reg[13] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ),
        .I1(\gc0.count_d1_reg[13] [4]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1
       (.I0(D[11]),
        .I1(\gc0.count_d1_reg[13] [11]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[12] ),
        .I1(\gc0.count_d1_reg[13] [11]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_2
       (.I0(D[10]),
        .I1(\gc0.count_d1_reg[13] [10]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_2__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ),
        .I1(\gc0.count_d1_reg[13] [10]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_3
       (.I0(D[9]),
        .I1(\gc0.count_d1_reg[13] [9]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_3__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ),
        .I1(\gc0.count_d1_reg[13] [9]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_4
       (.I0(D[8]),
        .I1(\gc0.count_d1_reg[13] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_4__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ),
        .I1(\gc0.count_d1_reg[13] [8]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__2_i_2
       (.I0(D[13]),
        .I1(\gc0.count_d1_reg[13] [13]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__2_i_2__0
       (.I0(Q[13]),
        .I1(\gc0.count_d1_reg[13] [13]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__2_i_3
       (.I0(D[12]),
        .I1(\gc0.count_d1_reg[13] [12]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__2_i_3__0
       (.I0(Q[12]),
        .I1(\gc0.count_d1_reg[13] [12]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2
       (.I0(D[3]),
        .I1(\gc0.count_d1_reg[13] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[4] ),
        .I1(\gc0.count_d1_reg[13] [3]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3
       (.I0(D[2]),
        .I1(\gc0.count_d1_reg[13] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ),
        .I1(\gc0.count_d1_reg[13] [2]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4
       (.I0(D[1]),
        .I1(\gc0.count_d1_reg[13] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ),
        .I1(\gc0.count_d1_reg[13] [1]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5
       (.I0(D[0]),
        .I1(\gc0.count_d1_reg[13] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__0
       (.I0(\greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ),
        .I1(\gc0.count_d1_reg[13] [0]),
        .O(\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 [0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0
   (D,
    Q,
    \gpr1.dout_i_reg[21] ,
    \gpr1.dout_i_reg[21]_0 ,
    \gpr1.dout_i_reg[21]_1 ,
    \gpr1.dout_i_reg[21]_2 ,
    \gpr1.dout_i_reg[21]_3 ,
    \gpr1.dout_i_reg[21]_4 ,
    \gpr1.dout_i_reg[21]_5 ,
    \gpr1.dout_i_reg[21]_6 ,
    \gpr1.dout_i_reg[21]_7 ,
    \gpr1.dout_i_reg[21]_8 ,
    \gpr1.dout_i_reg[21]_9 ,
    \gpr1.dout_i_reg[21]_10 ,
    \gpr1.dout_i_reg[21]_11 ,
    \gpr1.dout_i_reg[21]_12 ,
    \gpr1.dout_i_reg[21]_13 ,
    \gpr1.dout_i_reg[21]_14 ,
    \gpr1.dout_i_reg[21]_15 ,
    \gpr1.dout_i_reg[21]_16 ,
    \gpr1.dout_i_reg[21]_17 ,
    \gpr1.dout_i_reg[21]_18 ,
    \gpr1.dout_i_reg[21]_19 ,
    \gpr1.dout_i_reg[21]_20 ,
    \gpr1.dout_i_reg[21]_21 ,
    \gpr1.dout_i_reg[21]_22 ,
    \gpr1.dout_i_reg[21]_23 ,
    \gpr1.dout_i_reg[21]_24 ,
    \gpr1.dout_i_reg[21]_25 ,
    \gpr1.dout_i_reg[21]_26 ,
    \gpr1.dout_i_reg[21]_27 ,
    \gpr1.dout_i_reg[21]_28 ,
    \gpr1.dout_i_reg[21]_29 ,
    \gpr1.dout_i_reg[21]_30 ,
    \gpr1.dout_i_reg[21]_31 ,
    \gpr1.dout_i_reg[21]_32 ,
    \gpr1.dout_i_reg[21]_33 ,
    \gpr1.dout_i_reg[21]_34 ,
    \gpr1.dout_i_reg[21]_35 ,
    \gpr1.dout_i_reg[21]_36 ,
    \gpr1.dout_i_reg[21]_37 ,
    \gpr1.dout_i_reg[21]_38 ,
    \gpr1.dout_i_reg[21]_39 ,
    \gpr1.dout_i_reg[21]_40 ,
    \gpr1.dout_i_reg[21]_41 ,
    \gpr1.dout_i_reg[21]_42 ,
    \gpr1.dout_i_reg[21]_43 ,
    \gpr1.dout_i_reg[21]_44 ,
    \gpr1.dout_i_reg[21]_45 ,
    \gpr1.dout_i_reg[21]_46 ,
    \gpr1.dout_i_reg[21]_47 ,
    \gpr1.dout_i_reg[21]_48 ,
    \gpr1.dout_i_reg[21]_49 ,
    \gpr1.dout_i_reg[21]_50 ,
    \gpr1.dout_i_reg[21]_51 ,
    \gpr1.dout_i_reg[21]_52 ,
    \gpr1.dout_i_reg[21]_53 ,
    \gpr1.dout_i_reg[21]_54 ,
    \gpr1.dout_i_reg[21]_55 ,
    \gpr1.dout_i_reg[21]_56 ,
    \gpr1.dout_i_reg[21]_57 ,
    \gpr1.dout_i_reg[21]_58 ,
    \gpr1.dout_i_reg[21]_59 ,
    \gpr1.dout_i_reg[21]_60 ,
    \gpr1.dout_i_reg[21]_61 ,
    \gpr1.dout_i_reg[21]_62 ,
    \gpr1.dout_i_reg[21]_63 ,
    \gpr1.dout_i_reg[21]_64 ,
    \gpr1.dout_i_reg[21]_65 ,
    \gpr1.dout_i_reg[21]_66 ,
    \gpr1.dout_i_reg[21]_67 ,
    \gpr1.dout_i_reg[21]_68 ,
    \gpr1.dout_i_reg[21]_69 ,
    \gpr1.dout_i_reg[21]_70 ,
    \gpr1.dout_i_reg[21]_71 ,
    \gpr1.dout_i_reg[21]_72 ,
    \gpr1.dout_i_reg[21]_73 ,
    \gpr1.dout_i_reg[21]_74 ,
    \gpr1.dout_i_reg[21]_75 ,
    \gpr1.dout_i_reg[21]_76 ,
    \gpr1.dout_i_reg[21]_77 ,
    \gpr1.dout_i_reg[21]_78 ,
    \gpr1.dout_i_reg[21]_79 ,
    \gpr1.dout_i_reg[21]_80 ,
    \gpr1.dout_i_reg[21]_81 ,
    \gpr1.dout_i_reg[21]_82 ,
    \gpr1.dout_i_reg[21]_83 ,
    \gpr1.dout_i_reg[21]_84 ,
    \gpr1.dout_i_reg[21]_85 ,
    \gpr1.dout_i_reg[21]_86 ,
    \gpr1.dout_i_reg[21]_87 ,
    \gpr1.dout_i_reg[21]_88 ,
    \gpr1.dout_i_reg[21]_89 ,
    \gpr1.dout_i_reg[21]_90 ,
    \gpr1.dout_i_reg[21]_91 ,
    \gpr1.dout_i_reg[21]_92 ,
    \gpr1.dout_i_reg[21]_93 ,
    \gpr1.dout_i_reg[21]_94 ,
    \gpr1.dout_i_reg[21]_95 ,
    \gpr1.dout_i_reg[21]_96 ,
    \gpr1.dout_i_reg[21]_97 ,
    \gpr1.dout_i_reg[21]_98 ,
    \gpr1.dout_i_reg[21]_99 ,
    \gpr1.dout_i_reg[21]_100 ,
    \gpr1.dout_i_reg[21]_101 ,
    \gpr1.dout_i_reg[21]_102 ,
    \gpr1.dout_i_reg[21]_103 ,
    \gpr1.dout_i_reg[21]_104 ,
    \gpr1.dout_i_reg[21]_105 ,
    \gpr1.dout_i_reg[21]_106 ,
    \gpr1.dout_i_reg[21]_107 ,
    \gpr1.dout_i_reg[21]_108 ,
    \gpr1.dout_i_reg[21]_109 ,
    \gpr1.dout_i_reg[21]_110 ,
    \gpr1.dout_i_reg[21]_111 ,
    \gpr1.dout_i_reg[21]_112 ,
    \gpr1.dout_i_reg[21]_113 ,
    \gpr1.dout_i_reg[21]_114 ,
    \gpr1.dout_i_reg[21]_115 ,
    \gpr1.dout_i_reg[21]_116 ,
    \gpr1.dout_i_reg[21]_117 ,
    \gpr1.dout_i_reg[21]_118 ,
    \gpr1.dout_i_reg[21]_119 ,
    \gpr1.dout_i_reg[21]_120 ,
    \gpr1.dout_i_reg[21]_121 ,
    \gpr1.dout_i_reg[21]_122 ,
    \gpr1.dout_i_reg[21]_123 ,
    \gpr1.dout_i_reg[21]_124 ,
    \gpr1.dout_i_reg[21]_125 ,
    \gpr1.dout_i_reg[21]_126 ,
    ADDRD,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[9] ,
    \gpr1.dout_i_reg[9]_0 ,
    \gpr1.dout_i_reg[12] ,
    \gpr1.dout_i_reg[12]_0 ,
    \gpr1.dout_i_reg[15] ,
    \gpr1.dout_i_reg[15]_0 ,
    \gpr1.dout_i_reg[18] ,
    \gpr1.dout_i_reg[18]_0 ,
    \gpr1.dout_i_reg[21]_127 ,
    \gpr1.dout_i_reg[21]_128 ,
    \gpr1.dout_i_reg[21]_129 ,
    \gpr1.dout_i_reg[21]_130 ,
    \gpr1.dout_i_reg[21]_131 ,
    \gpr1.dout_i_reg[21]_132 ,
    \gpr1.dout_i_reg[21]_133 ,
    \gpr1.dout_i_reg[21]_134 ,
    \gpr1.dout_i_reg[21]_135 ,
    \gpr1.dout_i_reg[21]_136 ,
    \gpr1.dout_i_reg[21]_137 ,
    \gpr1.dout_i_reg[21]_138 ,
    sig_str_rst_reg,
    p_17_out,
    s_axi_aclk,
    rx_len_wr_en,
    out,
    \grxd.rx_len_wr_en_reg ,
    \grxd.rx_len_wr_en_reg_0 ,
    ram_full_fb_i_reg,
    \grxd.rx_len_wr_en_reg_1 ,
    \grxd.rx_len_wr_en_reg_2 ,
    \grxd.rx_len_wr_en_reg_3 );
  output [12:0]D;
  output [12:0]Q;
  output \gpr1.dout_i_reg[21] ;
  output \gpr1.dout_i_reg[21]_0 ;
  output \gpr1.dout_i_reg[21]_1 ;
  output \gpr1.dout_i_reg[21]_2 ;
  output \gpr1.dout_i_reg[21]_3 ;
  output \gpr1.dout_i_reg[21]_4 ;
  output \gpr1.dout_i_reg[21]_5 ;
  output \gpr1.dout_i_reg[21]_6 ;
  output \gpr1.dout_i_reg[21]_7 ;
  output \gpr1.dout_i_reg[21]_8 ;
  output \gpr1.dout_i_reg[21]_9 ;
  output \gpr1.dout_i_reg[21]_10 ;
  output \gpr1.dout_i_reg[21]_11 ;
  output \gpr1.dout_i_reg[21]_12 ;
  output \gpr1.dout_i_reg[21]_13 ;
  output \gpr1.dout_i_reg[21]_14 ;
  output \gpr1.dout_i_reg[21]_15 ;
  output \gpr1.dout_i_reg[21]_16 ;
  output \gpr1.dout_i_reg[21]_17 ;
  output \gpr1.dout_i_reg[21]_18 ;
  output \gpr1.dout_i_reg[21]_19 ;
  output \gpr1.dout_i_reg[21]_20 ;
  output \gpr1.dout_i_reg[21]_21 ;
  output \gpr1.dout_i_reg[21]_22 ;
  output \gpr1.dout_i_reg[21]_23 ;
  output \gpr1.dout_i_reg[21]_24 ;
  output \gpr1.dout_i_reg[21]_25 ;
  output \gpr1.dout_i_reg[21]_26 ;
  output \gpr1.dout_i_reg[21]_27 ;
  output \gpr1.dout_i_reg[21]_28 ;
  output \gpr1.dout_i_reg[21]_29 ;
  output \gpr1.dout_i_reg[21]_30 ;
  output \gpr1.dout_i_reg[21]_31 ;
  output \gpr1.dout_i_reg[21]_32 ;
  output \gpr1.dout_i_reg[21]_33 ;
  output \gpr1.dout_i_reg[21]_34 ;
  output \gpr1.dout_i_reg[21]_35 ;
  output \gpr1.dout_i_reg[21]_36 ;
  output \gpr1.dout_i_reg[21]_37 ;
  output \gpr1.dout_i_reg[21]_38 ;
  output \gpr1.dout_i_reg[21]_39 ;
  output \gpr1.dout_i_reg[21]_40 ;
  output \gpr1.dout_i_reg[21]_41 ;
  output \gpr1.dout_i_reg[21]_42 ;
  output \gpr1.dout_i_reg[21]_43 ;
  output \gpr1.dout_i_reg[21]_44 ;
  output \gpr1.dout_i_reg[21]_45 ;
  output \gpr1.dout_i_reg[21]_46 ;
  output \gpr1.dout_i_reg[21]_47 ;
  output \gpr1.dout_i_reg[21]_48 ;
  output \gpr1.dout_i_reg[21]_49 ;
  output \gpr1.dout_i_reg[21]_50 ;
  output \gpr1.dout_i_reg[21]_51 ;
  output \gpr1.dout_i_reg[21]_52 ;
  output \gpr1.dout_i_reg[21]_53 ;
  output \gpr1.dout_i_reg[21]_54 ;
  output \gpr1.dout_i_reg[21]_55 ;
  output \gpr1.dout_i_reg[21]_56 ;
  output \gpr1.dout_i_reg[21]_57 ;
  output \gpr1.dout_i_reg[21]_58 ;
  output \gpr1.dout_i_reg[21]_59 ;
  output \gpr1.dout_i_reg[21]_60 ;
  output \gpr1.dout_i_reg[21]_61 ;
  output \gpr1.dout_i_reg[21]_62 ;
  output \gpr1.dout_i_reg[21]_63 ;
  output \gpr1.dout_i_reg[21]_64 ;
  output \gpr1.dout_i_reg[21]_65 ;
  output \gpr1.dout_i_reg[21]_66 ;
  output \gpr1.dout_i_reg[21]_67 ;
  output \gpr1.dout_i_reg[21]_68 ;
  output \gpr1.dout_i_reg[21]_69 ;
  output \gpr1.dout_i_reg[21]_70 ;
  output \gpr1.dout_i_reg[21]_71 ;
  output \gpr1.dout_i_reg[21]_72 ;
  output \gpr1.dout_i_reg[21]_73 ;
  output \gpr1.dout_i_reg[21]_74 ;
  output \gpr1.dout_i_reg[21]_75 ;
  output \gpr1.dout_i_reg[21]_76 ;
  output \gpr1.dout_i_reg[21]_77 ;
  output \gpr1.dout_i_reg[21]_78 ;
  output \gpr1.dout_i_reg[21]_79 ;
  output \gpr1.dout_i_reg[21]_80 ;
  output \gpr1.dout_i_reg[21]_81 ;
  output \gpr1.dout_i_reg[21]_82 ;
  output \gpr1.dout_i_reg[21]_83 ;
  output \gpr1.dout_i_reg[21]_84 ;
  output \gpr1.dout_i_reg[21]_85 ;
  output \gpr1.dout_i_reg[21]_86 ;
  output \gpr1.dout_i_reg[21]_87 ;
  output \gpr1.dout_i_reg[21]_88 ;
  output \gpr1.dout_i_reg[21]_89 ;
  output \gpr1.dout_i_reg[21]_90 ;
  output \gpr1.dout_i_reg[21]_91 ;
  output \gpr1.dout_i_reg[21]_92 ;
  output \gpr1.dout_i_reg[21]_93 ;
  output \gpr1.dout_i_reg[21]_94 ;
  output \gpr1.dout_i_reg[21]_95 ;
  output \gpr1.dout_i_reg[21]_96 ;
  output \gpr1.dout_i_reg[21]_97 ;
  output \gpr1.dout_i_reg[21]_98 ;
  output \gpr1.dout_i_reg[21]_99 ;
  output \gpr1.dout_i_reg[21]_100 ;
  output \gpr1.dout_i_reg[21]_101 ;
  output \gpr1.dout_i_reg[21]_102 ;
  output \gpr1.dout_i_reg[21]_103 ;
  output \gpr1.dout_i_reg[21]_104 ;
  output \gpr1.dout_i_reg[21]_105 ;
  output \gpr1.dout_i_reg[21]_106 ;
  output \gpr1.dout_i_reg[21]_107 ;
  output \gpr1.dout_i_reg[21]_108 ;
  output \gpr1.dout_i_reg[21]_109 ;
  output \gpr1.dout_i_reg[21]_110 ;
  output \gpr1.dout_i_reg[21]_111 ;
  output \gpr1.dout_i_reg[21]_112 ;
  output \gpr1.dout_i_reg[21]_113 ;
  output \gpr1.dout_i_reg[21]_114 ;
  output \gpr1.dout_i_reg[21]_115 ;
  output \gpr1.dout_i_reg[21]_116 ;
  output \gpr1.dout_i_reg[21]_117 ;
  output \gpr1.dout_i_reg[21]_118 ;
  output \gpr1.dout_i_reg[21]_119 ;
  output \gpr1.dout_i_reg[21]_120 ;
  output \gpr1.dout_i_reg[21]_121 ;
  output \gpr1.dout_i_reg[21]_122 ;
  output \gpr1.dout_i_reg[21]_123 ;
  output \gpr1.dout_i_reg[21]_124 ;
  output \gpr1.dout_i_reg[21]_125 ;
  output \gpr1.dout_i_reg[21]_126 ;
  output [5:0]ADDRD;
  output [5:0]\gpr1.dout_i_reg[3] ;
  output [5:0]\gpr1.dout_i_reg[3]_0 ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [5:0]\gpr1.dout_i_reg[6]_0 ;
  output [5:0]\gpr1.dout_i_reg[9] ;
  output [5:0]\gpr1.dout_i_reg[9]_0 ;
  output [5:0]\gpr1.dout_i_reg[12] ;
  output [5:0]\gpr1.dout_i_reg[12]_0 ;
  output [5:0]\gpr1.dout_i_reg[15] ;
  output [5:0]\gpr1.dout_i_reg[15]_0 ;
  output [5:0]\gpr1.dout_i_reg[18] ;
  output [5:0]\gpr1.dout_i_reg[18]_0 ;
  output \gpr1.dout_i_reg[21]_127 ;
  output \gpr1.dout_i_reg[21]_128 ;
  output \gpr1.dout_i_reg[21]_129 ;
  output \gpr1.dout_i_reg[21]_130 ;
  output \gpr1.dout_i_reg[21]_131 ;
  output \gpr1.dout_i_reg[21]_132 ;
  output \gpr1.dout_i_reg[21]_133 ;
  output \gpr1.dout_i_reg[21]_134 ;
  output \gpr1.dout_i_reg[21]_135 ;
  output \gpr1.dout_i_reg[21]_136 ;
  output \gpr1.dout_i_reg[21]_137 ;
  output \gpr1.dout_i_reg[21]_138 ;
  input sig_str_rst_reg;
  input p_17_out;
  input s_axi_aclk;
  input rx_len_wr_en;
  input out;
  input \grxd.rx_len_wr_en_reg ;
  input \grxd.rx_len_wr_en_reg_0 ;
  input ram_full_fb_i_reg;
  input \grxd.rx_len_wr_en_reg_1 ;
  input \grxd.rx_len_wr_en_reg_2 ;
  input \grxd.rx_len_wr_en_reg_3 ;

  wire [5:0]ADDRD;
  wire [12:0]D;
  wire [12:0]Q;
  wire RAM_reg_0_63_0_2_i_2_n_0;
  wire RAM_reg_1152_1215_0_2_i_2_n_0;
  wire RAM_reg_128_191_0_2_i_2_n_0;
  wire RAM_reg_1856_1919_0_2_i_2_n_0;
  wire RAM_reg_1920_1983_0_2_i_2_n_0;
  wire RAM_reg_192_255_0_2_i_2_n_0;
  wire RAM_reg_192_255_0_2_i_3_n_0;
  wire RAM_reg_2368_2431_0_2_i_2_n_0;
  wire RAM_reg_256_319_0_2_i_2_n_0;
  wire RAM_reg_3264_3327_0_2_i_2_n_0;
  wire RAM_reg_3392_3455_0_2_i_2_n_0;
  wire RAM_reg_3456_3519_0_2_i_2_n_0;
  wire RAM_reg_3648_3711_0_2_i_2_n_0;
  wire RAM_reg_448_511_0_2_i_2_n_0;
  wire RAM_reg_5696_5759_0_2_i_2_n_0;
  wire RAM_reg_5888_5951_0_2_i_2_n_0;
  wire RAM_reg_6336_6399_0_2_i_2_n_0;
  wire RAM_reg_64_127_0_2_i_2_n_0;
  wire RAM_reg_64_127_0_2_i_4_n_0;
  wire RAM_reg_960_1023_0_2_i_2_n_0;
  wire \gcc0.gc0.count[0]_i_2__0_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1__0_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1__0_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1__0_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1__0_n_7 ;
  wire [5:0]\gpr1.dout_i_reg[12] ;
  wire [5:0]\gpr1.dout_i_reg[12]_0 ;
  wire [5:0]\gpr1.dout_i_reg[15] ;
  wire [5:0]\gpr1.dout_i_reg[15]_0 ;
  wire [5:0]\gpr1.dout_i_reg[18] ;
  wire [5:0]\gpr1.dout_i_reg[18]_0 ;
  wire \gpr1.dout_i_reg[21] ;
  wire \gpr1.dout_i_reg[21]_0 ;
  wire \gpr1.dout_i_reg[21]_1 ;
  wire \gpr1.dout_i_reg[21]_10 ;
  wire \gpr1.dout_i_reg[21]_100 ;
  wire \gpr1.dout_i_reg[21]_101 ;
  wire \gpr1.dout_i_reg[21]_102 ;
  wire \gpr1.dout_i_reg[21]_103 ;
  wire \gpr1.dout_i_reg[21]_104 ;
  wire \gpr1.dout_i_reg[21]_105 ;
  wire \gpr1.dout_i_reg[21]_106 ;
  wire \gpr1.dout_i_reg[21]_107 ;
  wire \gpr1.dout_i_reg[21]_108 ;
  wire \gpr1.dout_i_reg[21]_109 ;
  wire \gpr1.dout_i_reg[21]_11 ;
  wire \gpr1.dout_i_reg[21]_110 ;
  wire \gpr1.dout_i_reg[21]_111 ;
  wire \gpr1.dout_i_reg[21]_112 ;
  wire \gpr1.dout_i_reg[21]_113 ;
  wire \gpr1.dout_i_reg[21]_114 ;
  wire \gpr1.dout_i_reg[21]_115 ;
  wire \gpr1.dout_i_reg[21]_116 ;
  wire \gpr1.dout_i_reg[21]_117 ;
  wire \gpr1.dout_i_reg[21]_118 ;
  wire \gpr1.dout_i_reg[21]_119 ;
  wire \gpr1.dout_i_reg[21]_12 ;
  wire \gpr1.dout_i_reg[21]_120 ;
  wire \gpr1.dout_i_reg[21]_121 ;
  wire \gpr1.dout_i_reg[21]_122 ;
  wire \gpr1.dout_i_reg[21]_123 ;
  wire \gpr1.dout_i_reg[21]_124 ;
  wire \gpr1.dout_i_reg[21]_125 ;
  wire \gpr1.dout_i_reg[21]_126 ;
  wire \gpr1.dout_i_reg[21]_127 ;
  wire \gpr1.dout_i_reg[21]_128 ;
  wire \gpr1.dout_i_reg[21]_129 ;
  wire \gpr1.dout_i_reg[21]_13 ;
  wire \gpr1.dout_i_reg[21]_130 ;
  wire \gpr1.dout_i_reg[21]_131 ;
  wire \gpr1.dout_i_reg[21]_132 ;
  wire \gpr1.dout_i_reg[21]_133 ;
  wire \gpr1.dout_i_reg[21]_134 ;
  wire \gpr1.dout_i_reg[21]_135 ;
  wire \gpr1.dout_i_reg[21]_136 ;
  wire \gpr1.dout_i_reg[21]_137 ;
  wire \gpr1.dout_i_reg[21]_138 ;
  wire \gpr1.dout_i_reg[21]_14 ;
  wire \gpr1.dout_i_reg[21]_15 ;
  wire \gpr1.dout_i_reg[21]_16 ;
  wire \gpr1.dout_i_reg[21]_17 ;
  wire \gpr1.dout_i_reg[21]_18 ;
  wire \gpr1.dout_i_reg[21]_19 ;
  wire \gpr1.dout_i_reg[21]_2 ;
  wire \gpr1.dout_i_reg[21]_20 ;
  wire \gpr1.dout_i_reg[21]_21 ;
  wire \gpr1.dout_i_reg[21]_22 ;
  wire \gpr1.dout_i_reg[21]_23 ;
  wire \gpr1.dout_i_reg[21]_24 ;
  wire \gpr1.dout_i_reg[21]_25 ;
  wire \gpr1.dout_i_reg[21]_26 ;
  wire \gpr1.dout_i_reg[21]_27 ;
  wire \gpr1.dout_i_reg[21]_28 ;
  wire \gpr1.dout_i_reg[21]_29 ;
  wire \gpr1.dout_i_reg[21]_3 ;
  wire \gpr1.dout_i_reg[21]_30 ;
  wire \gpr1.dout_i_reg[21]_31 ;
  wire \gpr1.dout_i_reg[21]_32 ;
  wire \gpr1.dout_i_reg[21]_33 ;
  wire \gpr1.dout_i_reg[21]_34 ;
  wire \gpr1.dout_i_reg[21]_35 ;
  wire \gpr1.dout_i_reg[21]_36 ;
  wire \gpr1.dout_i_reg[21]_37 ;
  wire \gpr1.dout_i_reg[21]_38 ;
  wire \gpr1.dout_i_reg[21]_39 ;
  wire \gpr1.dout_i_reg[21]_4 ;
  wire \gpr1.dout_i_reg[21]_40 ;
  wire \gpr1.dout_i_reg[21]_41 ;
  wire \gpr1.dout_i_reg[21]_42 ;
  wire \gpr1.dout_i_reg[21]_43 ;
  wire \gpr1.dout_i_reg[21]_44 ;
  wire \gpr1.dout_i_reg[21]_45 ;
  wire \gpr1.dout_i_reg[21]_46 ;
  wire \gpr1.dout_i_reg[21]_47 ;
  wire \gpr1.dout_i_reg[21]_48 ;
  wire \gpr1.dout_i_reg[21]_49 ;
  wire \gpr1.dout_i_reg[21]_5 ;
  wire \gpr1.dout_i_reg[21]_50 ;
  wire \gpr1.dout_i_reg[21]_51 ;
  wire \gpr1.dout_i_reg[21]_52 ;
  wire \gpr1.dout_i_reg[21]_53 ;
  wire \gpr1.dout_i_reg[21]_54 ;
  wire \gpr1.dout_i_reg[21]_55 ;
  wire \gpr1.dout_i_reg[21]_56 ;
  wire \gpr1.dout_i_reg[21]_57 ;
  wire \gpr1.dout_i_reg[21]_58 ;
  wire \gpr1.dout_i_reg[21]_59 ;
  wire \gpr1.dout_i_reg[21]_6 ;
  wire \gpr1.dout_i_reg[21]_60 ;
  wire \gpr1.dout_i_reg[21]_61 ;
  wire \gpr1.dout_i_reg[21]_62 ;
  wire \gpr1.dout_i_reg[21]_63 ;
  wire \gpr1.dout_i_reg[21]_64 ;
  wire \gpr1.dout_i_reg[21]_65 ;
  wire \gpr1.dout_i_reg[21]_66 ;
  wire \gpr1.dout_i_reg[21]_67 ;
  wire \gpr1.dout_i_reg[21]_68 ;
  wire \gpr1.dout_i_reg[21]_69 ;
  wire \gpr1.dout_i_reg[21]_7 ;
  wire \gpr1.dout_i_reg[21]_70 ;
  wire \gpr1.dout_i_reg[21]_71 ;
  wire \gpr1.dout_i_reg[21]_72 ;
  wire \gpr1.dout_i_reg[21]_73 ;
  wire \gpr1.dout_i_reg[21]_74 ;
  wire \gpr1.dout_i_reg[21]_75 ;
  wire \gpr1.dout_i_reg[21]_76 ;
  wire \gpr1.dout_i_reg[21]_77 ;
  wire \gpr1.dout_i_reg[21]_78 ;
  wire \gpr1.dout_i_reg[21]_79 ;
  wire \gpr1.dout_i_reg[21]_8 ;
  wire \gpr1.dout_i_reg[21]_80 ;
  wire \gpr1.dout_i_reg[21]_81 ;
  wire \gpr1.dout_i_reg[21]_82 ;
  wire \gpr1.dout_i_reg[21]_83 ;
  wire \gpr1.dout_i_reg[21]_84 ;
  wire \gpr1.dout_i_reg[21]_85 ;
  wire \gpr1.dout_i_reg[21]_86 ;
  wire \gpr1.dout_i_reg[21]_87 ;
  wire \gpr1.dout_i_reg[21]_88 ;
  wire \gpr1.dout_i_reg[21]_89 ;
  wire \gpr1.dout_i_reg[21]_9 ;
  wire \gpr1.dout_i_reg[21]_90 ;
  wire \gpr1.dout_i_reg[21]_91 ;
  wire \gpr1.dout_i_reg[21]_92 ;
  wire \gpr1.dout_i_reg[21]_93 ;
  wire \gpr1.dout_i_reg[21]_94 ;
  wire \gpr1.dout_i_reg[21]_95 ;
  wire \gpr1.dout_i_reg[21]_96 ;
  wire \gpr1.dout_i_reg[21]_97 ;
  wire \gpr1.dout_i_reg[21]_98 ;
  wire \gpr1.dout_i_reg[21]_99 ;
  wire [5:0]\gpr1.dout_i_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[3]_0 ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[6]_0 ;
  wire [5:0]\gpr1.dout_i_reg[9] ;
  wire [5:0]\gpr1.dout_i_reg[9]_0 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire \grxd.rx_len_wr_en_reg_0 ;
  wire \grxd.rx_len_wr_en_reg_1 ;
  wire \grxd.rx_len_wr_en_reg_2 ;
  wire \grxd.rx_len_wr_en_reg_3 ;
  wire out;
  wire p_17_out;
  wire ram_full_fb_i_reg;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire sig_str_rst_reg;
  wire [3:0]\NLW_gcc0.gc0.count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc0.count_reg[12]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    RAM_reg_0_63_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(rx_len_wr_en),
        .I3(out),
        .I4(Q[12]),
        .I5(RAM_reg_0_63_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    RAM_reg_0_63_0_2_i_2
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(RAM_reg_0_63_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RAM_reg_1024_1087_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(rx_len_wr_en),
        .I3(out),
        .I4(Q[10]),
        .I5(RAM_reg_0_63_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_1088_1151_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(\grxd.rx_len_wr_en_reg_2 ),
        .I3(RAM_reg_64_127_0_2_i_4_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_100 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_1152_1215_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[7]),
        .I2(\grxd.rx_len_wr_en_reg_2 ),
        .I3(RAM_reg_1152_1215_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_1152_1215_0_2_i_2
       (.I0(Q[8]),
        .I1(Q[6]),
        .O(RAM_reg_1152_1215_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_1216_1279_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_2 ),
        .O(\gpr1.dout_i_reg[21]_34 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_1280_1343_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(\grxd.rx_len_wr_en_reg_2 ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_104 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    RAM_reg_128_191_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_2_n_0),
        .I1(ram_full_fb_i_reg),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(RAM_reg_128_191_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_128_191_0_2_i_2
       (.I0(Q[10]),
        .I1(Q[9]),
        .O(RAM_reg_128_191_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_1344_1407_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_2 ),
        .O(\gpr1.dout_i_reg[21]_65 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_1408_1471_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg_2 ),
        .O(\gpr1.dout_i_reg[21]_79 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_1472_1535_0_2_i_1
       (.I0(Q[9]),
        .I1(ram_full_fb_i_reg),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_38 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_1536_1599_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[9]),
        .I2(\grxd.rx_len_wr_en_reg_2 ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_108 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_1600_1663_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_2 ),
        .O(\gpr1.dout_i_reg[21]_114 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_1664_1727_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg_2 ),
        .O(\gpr1.dout_i_reg[21]_120 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_1728_1791_0_2_i_1
       (.I0(Q[8]),
        .I1(ram_full_fb_i_reg),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_42 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_1792_1855_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\grxd.rx_len_wr_en_reg_2 ),
        .O(\gpr1.dout_i_reg[21]_93 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_1856_1919_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(RAM_reg_64_127_0_2_i_2_n_0),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_69 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    RAM_reg_1856_1919_0_2_i_2
       (.I0(Q[7]),
        .I1(rx_len_wr_en),
        .I2(out),
        .O(RAM_reg_1856_1919_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_1920_1983_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(RAM_reg_64_127_0_2_i_2_n_0),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    RAM_reg_1920_1983_0_2_i_2
       (.I0(Q[6]),
        .I1(rx_len_wr_en),
        .I2(out),
        .O(RAM_reg_1920_1983_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    RAM_reg_192_255_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(ram_full_fb_i_reg),
        .I3(Q[7]),
        .I4(RAM_reg_192_255_0_2_i_2_n_0),
        .I5(RAM_reg_192_255_0_2_i_3_n_0),
        .O(\gpr1.dout_i_reg[21]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_192_255_0_2_i_2
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(RAM_reg_192_255_0_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_192_255_0_2_i_3
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(RAM_reg_192_255_0_2_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    RAM_reg_1984_2047_0_2_i_1
       (.I0(rx_len_wr_en),
        .I1(out),
        .I2(Q[10]),
        .I3(Q[12]),
        .I4(Q[11]),
        .I5(RAM_reg_960_1023_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_32 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    RAM_reg_2048_2111_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(rx_len_wr_en),
        .I3(out),
        .I4(Q[11]),
        .I5(RAM_reg_0_63_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_2112_2175_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(\grxd.rx_len_wr_en_reg_0 ),
        .I3(RAM_reg_64_127_0_2_i_4_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_9 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_2176_2239_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[7]),
        .I2(\grxd.rx_len_wr_en_reg_0 ),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(RAM_reg_128_191_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RAM_reg_2240_2303_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[12]),
        .I3(Q[10]),
        .I4(RAM_reg_448_511_0_2_i_2_n_0),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_43 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_2304_2367_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(\grxd.rx_len_wr_en_reg_0 ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_19 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_2368_2431_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_2368_2431_0_2_i_2
       (.I0(Q[12]),
        .I1(Q[10]),
        .O(RAM_reg_2368_2431_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_2432_2495_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_84 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_2496_2559_0_2_i_1
       (.I0(Q[9]),
        .I1(ram_full_fb_i_reg),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_45 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_2560_2623_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[9]),
        .I2(\grxd.rx_len_wr_en_reg_0 ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_57 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    RAM_reg_256_319_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_2_n_0),
        .I1(ram_full_fb_i_reg),
        .I2(Q[8]),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_256_319_0_2_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(RAM_reg_256_319_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_2624_2687_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_109 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_2688_2751_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_115 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_2752_2815_0_2_i_1
       (.I0(Q[8]),
        .I1(ram_full_fb_i_reg),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_47 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_2816_2879_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_94 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_2880_2943_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_72 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_2944_3007_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(RAM_reg_2368_2431_0_2_i_2_n_0),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_86 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3008_3071_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg_0 ),
        .I1(Q[12]),
        .I2(Q[10]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_31 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    RAM_reg_3072_3135_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(rx_len_wr_en),
        .I3(out),
        .I4(Q[11]),
        .I5(RAM_reg_0_63_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_3 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3136_3199_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_4_n_0),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_124 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3200_3263_0_2_i_1
       (.I0(RAM_reg_1152_1215_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_126 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_320_383_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(\grxd.rx_len_wr_en_reg_1 ),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(RAM_reg_192_255_0_2_i_3_n_0),
        .O(\gpr1.dout_i_reg[21]_22 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3264_3327_0_2_i_1
       (.I0(RAM_reg_3264_3327_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_49 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    RAM_reg_3264_3327_0_2_i_2
       (.I0(Q[8]),
        .I1(rx_len_wr_en),
        .I2(out),
        .O(RAM_reg_3264_3327_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3328_3391_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_105 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3392_3455_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(RAM_reg_3392_3455_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_3392_3455_0_2_i_2
       (.I0(Q[8]),
        .I1(Q[6]),
        .O(RAM_reg_3392_3455_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3456_3519_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(RAM_reg_3456_3519_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_3456_3519_0_2_i_2
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(RAM_reg_3456_3519_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3520_3583_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg_0 ),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_37 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3584_3647_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(\grxd.rx_len_wr_en_reg_0 ),
        .O(\gpr1.dout_i_reg[21]_121 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3648_3711_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(RAM_reg_3648_3711_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_3648_3711_0_2_i_2
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(RAM_reg_3648_3711_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3712_3775_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(RAM_reg_3648_3711_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_117 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3776_3839_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg_0 ),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_41 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_3840_3903_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[12]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(RAM_reg_3648_3711_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_96 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_384_447_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[7]),
        .I2(\grxd.rx_len_wr_en_reg_1 ),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(RAM_reg_192_255_0_2_i_3_n_0),
        .O(\gpr1.dout_i_reg[21]_24 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3904_3967_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg_0 ),
        .I1(Q[12]),
        .I2(Q[7]),
        .I3(RAM_reg_3392_3455_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_68 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_3968_4031_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg_0 ),
        .I1(Q[12]),
        .I2(Q[6]),
        .I3(RAM_reg_3456_3519_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_82 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    RAM_reg_4032_4095_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(rx_len_wr_en),
        .I4(out),
        .I5(RAM_reg_960_1023_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_30 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RAM_reg_4096_4159_0_2_i_1
       (.I0(RAM_reg_192_255_0_2_i_3_n_0),
        .I1(\grxd.rx_len_wr_en_reg ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_4160_4223_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[6]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(RAM_reg_64_127_0_2_i_4_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_4224_4287_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[7]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(RAM_reg_128_191_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RAM_reg_4288_4351_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(RAM_reg_448_511_0_2_i_2_n_0),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_15 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_4352_4415_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[8]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_18 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_4416_4479_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_21 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_4480_4543_0_2_i_1
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_23 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    RAM_reg_448_511_0_2_i_1
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(ram_full_fb_i_reg),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_448_511_0_2_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(RAM_reg_448_511_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_4544_4607_0_2_i_1
       (.I0(Q[9]),
        .I1(ram_full_fb_i_reg),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[12]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_50 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_4608_4671_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_56 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_4672_4735_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_59 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_4736_4799_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_61 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_4800_4863_0_2_i_1
       (.I0(Q[8]),
        .I1(ram_full_fb_i_reg),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[12]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_51 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_4864_4927_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(RAM_reg_192_255_0_2_i_3_n_0),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_63 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_4928_4991_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(RAM_reg_192_255_0_2_i_3_n_0),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[12]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_75 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_4992_5055_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(RAM_reg_192_255_0_2_i_3_n_0),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[12]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_89 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5056_5119_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_29 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_5120_5183_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RAM_reg_512_575_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_2_n_0),
        .I1(\grxd.rx_len_wr_en_reg_3 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_58 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_5184_5247_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_4_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_99 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_5248_5311_0_2_i_1
       (.I0(RAM_reg_1152_1215_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_101 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5312_5375_0_2_i_1
       (.I0(RAM_reg_3264_3327_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_52 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_5376_5439_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_103 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5440_5503_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(RAM_reg_3392_3455_0_2_i_2_n_0),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_76 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5504_5567_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(RAM_reg_3456_3519_0_2_i_2_n_0),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_90 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5568_5631_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_36 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_5632_5695_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_107 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_5696_5759_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(RAM_reg_5696_5759_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_5696_5759_0_2_i_2
       (.I0(Q[12]),
        .I1(Q[10]),
        .O(RAM_reg_5696_5759_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_5760_5823_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(RAM_reg_5696_5759_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_118 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_576_639_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(\grxd.rx_len_wr_en_reg_3 ),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(RAM_reg_192_255_0_2_i_3_n_0),
        .O(\gpr1.dout_i_reg[21]_60 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5824_5887_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_40 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5888_5951_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[11]),
        .I2(Q[7]),
        .I3(RAM_reg_5888_5951_0_2_i_2_n_0),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_5888_5951_0_2_i_2
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(RAM_reg_5888_5951_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_5952_6015_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[11]),
        .I2(Q[7]),
        .I3(RAM_reg_3392_3455_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_67 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_6016_6079_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[11]),
        .I2(Q[6]),
        .I3(RAM_reg_3456_3519_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_81 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    RAM_reg_6080_6143_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(rx_len_wr_en),
        .I4(out),
        .I5(RAM_reg_960_1023_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_28 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_6144_6207_0_2_i_1
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(RAM_reg_256_319_0_2_i_2_n_0),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6208_6271_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_4_n_0),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_7 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6272_6335_0_2_i_1
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(RAM_reg_128_191_0_2_i_2_n_0),
        .I3(Q[11]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    RAM_reg_6336_6399_0_2_i_1
       (.I0(Q[8]),
        .I1(ram_full_fb_i_reg),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(RAM_reg_448_511_0_2_i_2_n_0),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    RAM_reg_6336_6399_0_2_i_2
       (.I0(Q[12]),
        .I1(Q[11]),
        .O(RAM_reg_6336_6399_0_2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6400_6463_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[8]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_17 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_640_703_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[7]),
        .I2(\grxd.rx_len_wr_en_reg_3 ),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(RAM_reg_192_255_0_2_i_3_n_0),
        .O(\gpr1.dout_i_reg[21]_62 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6464_6527_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_77 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    RAM_reg_64_127_0_2_i_1
       (.I0(RAM_reg_64_127_0_2_i_2_n_0),
        .I1(ram_full_fb_i_reg),
        .I2(Q[6]),
        .I3(RAM_reg_64_127_0_2_i_4_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_64_127_0_2_i_2
       (.I0(Q[12]),
        .I1(Q[11]),
        .O(RAM_reg_64_127_0_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RAM_reg_64_127_0_2_i_4
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(RAM_reg_64_127_0_2_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6528_6591_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_91 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_6592_6655_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_44 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6656_6719_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21]_55 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6720_6783_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_113 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6784_6847_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_119 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_6848_6911_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_46 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_6912_6975_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_98 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_6976_7039_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(RAM_reg_3392_3455_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_71 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_7040_7103_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(RAM_reg_3456_3519_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_85 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    RAM_reg_704_767_0_2_i_1
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(ram_full_fb_i_reg),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_25 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    RAM_reg_7104_7167_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(rx_len_wr_en),
        .I4(out),
        .I5(RAM_reg_960_1023_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_27 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7168_7231_0_2_i_1
       (.I0(RAM_reg_256_319_0_2_i_2_n_0),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\grxd.rx_len_wr_en_reg ),
        .O(\gpr1.dout_i_reg[21] ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7232_7295_0_2_i_1
       (.I0(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[6]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_123 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7296_7359_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[7]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_125 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_7360_7423_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_48 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7424_7487_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_106 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_7488_7551_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(RAM_reg_3392_3455_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_73 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_7552_7615_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(RAM_reg_3456_3519_0_2_i_2_n_0),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_87 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_7616_7679_0_2_i_1
       (.I0(RAM_reg_6336_6399_0_2_i_2_n_0),
        .I1(Q[9]),
        .I2(ram_full_fb_i_reg),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_35 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7680_7743_0_2_i_1
       (.I0(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(RAM_reg_6336_6399_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_122 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_768_831_0_2_i_1
       (.I0(Q[12]),
        .I1(Q[8]),
        .I2(\grxd.rx_len_wr_en_reg_3 ),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(RAM_reg_192_255_0_2_i_3_n_0),
        .O(\gpr1.dout_i_reg[21]_64 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7744_7807_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(RAM_reg_3648_3711_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_110 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_7808_7871_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(RAM_reg_3648_3711_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_116 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RAM_reg_7872_7935_0_2_i_1
       (.I0(RAM_reg_6336_6399_0_2_i_2_n_0),
        .I1(Q[8]),
        .I2(ram_full_fb_i_reg),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_39 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_7936_7999_0_2_i_1
       (.I0(\grxd.rx_len_wr_en_reg ),
        .I1(RAM_reg_256_319_0_2_i_2_n_0),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\gpr1.dout_i_reg[21]_95 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_8000_8063_0_2_i_1
       (.I0(RAM_reg_6336_6399_0_2_i_2_n_0),
        .I1(RAM_reg_1856_1919_0_2_i_2_n_0),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_66 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RAM_reg_8064_8127_0_2_i_1
       (.I0(RAM_reg_6336_6399_0_2_i_2_n_0),
        .I1(RAM_reg_1920_1983_0_2_i_2_n_0),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\gpr1.dout_i_reg[21]_80 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    RAM_reg_8128_8191_0_2_i_1
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\grxd.rx_len_wr_en_reg ),
        .I3(RAM_reg_448_511_0_2_i_2_n_0),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\gpr1.dout_i_reg[21]_26 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_832_895_0_2_i_1
       (.I0(Q[10]),
        .I1(Q[7]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\grxd.rx_len_wr_en_reg_3 ),
        .O(\gpr1.dout_i_reg[21]_78 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    RAM_reg_896_959_0_2_i_1
       (.I0(Q[10]),
        .I1(Q[6]),
        .I2(RAM_reg_64_127_0_2_i_2_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\grxd.rx_len_wr_en_reg_3 ),
        .O(\gpr1.dout_i_reg[21]_92 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    RAM_reg_960_1023_0_2_i_1
       (.I0(Q[10]),
        .I1(rx_len_wr_en),
        .I2(out),
        .I3(Q[12]),
        .I4(Q[11]),
        .I5(RAM_reg_960_1023_0_2_i_2_n_0),
        .O(\gpr1.dout_i_reg[21]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    RAM_reg_960_1023_0_2_i_2
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(RAM_reg_960_1023_0_2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2__0 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2__0_n_0 ));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(ADDRD[0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[3] [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[3]_0 [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__10 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[18] [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__11 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[18]_0 [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__12 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[21]_127 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__13 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[21]_128 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[6] [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[6]_0 [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__4 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[9] [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__5 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[9]_0 [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__6 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[12] [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__7 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[12]_0 [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__8 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[15] [0]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0]_rep__9 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gpr1.dout_i_reg[15]_0 [0]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[12]),
        .Q(Q[12]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(ADDRD[1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[3] [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[3]_0 [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__10 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[18] [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__11 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[18]_0 [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__12 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[21]_137 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__13 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[21]_138 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[6] [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[6]_0 [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__4 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[9] [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__5 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[9]_0 [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__6 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[12] [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__7 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[12]_0 [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__8 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[15] [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1]_rep__9 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gpr1.dout_i_reg[15]_0 [1]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(ADDRD[2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[3] [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[3]_0 [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__10 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[18] [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__11 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[18]_0 [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__12 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[21]_129 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__13 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[21]_130 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[6] [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[6]_0 [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__4 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[9] [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__5 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[9]_0 [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__6 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[12] [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__7 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[12]_0 [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__8 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[15] [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2]_rep__9 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gpr1.dout_i_reg[15]_0 [2]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(ADDRD[3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[3] [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[3]_0 [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__10 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[18] [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__11 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[18]_0 [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__12 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[21]_131 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__13 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[21]_132 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[6] [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[6]_0 [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__4 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[9] [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__5 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[9]_0 [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__6 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[12] [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__7 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[12]_0 [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__8 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[15] [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3]_rep__9 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gpr1.dout_i_reg[15]_0 [3]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(ADDRD[4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[3] [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[3]_0 [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__10 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[18] [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__11 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[18]_0 [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__12 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[21]_133 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__13 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[21]_134 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[6] [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[6]_0 [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__4 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[9] [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__5 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[9]_0 [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__6 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[12] [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__7 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[12]_0 [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__8 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[15] [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4]_rep__9 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gpr1.dout_i_reg[15]_0 [4]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(ADDRD[5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__0 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[3] [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__1 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[3]_0 [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__10 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[18] [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__11 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[18]_0 [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__12 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[21]_135 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__13 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[21]_136 ),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__2 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[6] [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__3 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[6]_0 [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__4 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[9] [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__5 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[9]_0 [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__6 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[12] [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__7 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[12]_0 [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__8 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[15] [5]),
        .R(sig_str_rst_reg));
  (* ORIG_CELL_NAME = "gcc0.gc0.count_d1_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5]_rep__9 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gpr1.dout_i_reg[15]_0 [5]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(sig_str_rst_reg));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1__0_n_7 ),
        .Q(D[0]),
        .S(sig_str_rst_reg));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1__0_n_0 ,\gcc0.gc0.count_reg[0]_i_1__0_n_1 ,\gcc0.gc0.count_reg[0]_i_1__0_n_2 ,\gcc0.gc0.count_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1__0_n_4 ,\gcc0.gc0.count_reg[0]_i_1__0_n_5 ,\gcc0.gc0.count_reg[0]_i_1__0_n_6 ,\gcc0.gc0.count_reg[0]_i_1__0_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1__0_n_5 ),
        .Q(D[10]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1__0_n_4 ),
        .Q(D[11]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[12]_i_1__0_n_7 ),
        .Q(D[12]),
        .R(sig_str_rst_reg));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1__0 
       (.CI(\gcc0.gc0.count_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_gcc0.gc0.count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\gcc0.gc0.count_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,D[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1__0_n_6 ),
        .Q(D[1]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1__0_n_5 ),
        .Q(D[2]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1__0_n_4 ),
        .Q(D[3]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1__0_n_7 ),
        .Q(D[4]),
        .R(sig_str_rst_reg));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1__0 
       (.CI(\gcc0.gc0.count_reg[0]_i_1__0_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1__0_n_0 ,\gcc0.gc0.count_reg[4]_i_1__0_n_1 ,\gcc0.gc0.count_reg[4]_i_1__0_n_2 ,\gcc0.gc0.count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1__0_n_4 ,\gcc0.gc0.count_reg[4]_i_1__0_n_5 ,\gcc0.gc0.count_reg[4]_i_1__0_n_6 ,\gcc0.gc0.count_reg[4]_i_1__0_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1__0_n_6 ),
        .Q(D[5]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1__0_n_5 ),
        .Q(D[6]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1__0_n_4 ),
        .Q(D[7]),
        .R(sig_str_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1__0_n_7 ),
        .Q(D[8]),
        .R(sig_str_rst_reg));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1__0 
       (.CI(\gcc0.gc0.count_reg[4]_i_1__0_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1__0_n_0 ,\gcc0.gc0.count_reg[8]_i_1__0_n_1 ,\gcc0.gc0.count_reg[8]_i_1__0_n_2 ,\gcc0.gc0.count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1__0_n_4 ,\gcc0.gc0.count_reg[8]_i_1__0_n_5 ,\gcc0.gc0.count_reg[8]_i_1__0_n_6 ,\gcc0.gc0.count_reg[8]_i_1__0_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1__0_n_6 ),
        .Q(D[9]),
        .R(sig_str_rst_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module red_pitaya_ps_1_data_fifo_0_wr_logic
   (p_13_out,
    p_8_out,
    \grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    rd_pntr_inv_pad,
    ram_full_i_reg,
    cntr_en,
    ENA_I,
    Q,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    ENA_I_11,
    ENA_I_12,
    ENA_I_13,
    ENA_I_14,
    ENA_I_15,
    ENA_I_16,
    ENA_I_17,
    ENA_I_18,
    ENA_I_19,
    ENA_I_20,
    ENA_I_21,
    ENA_I_22,
    ENA_I_23,
    ENA_I_24,
    ENA_I_25,
    ENA_I_26,
    ENA_I_27,
    ENA_I_28,
    ENA_I_29,
    ENA_I_30,
    ENA_I_31,
    axi_str_rxd_tready,
    v1_reg,
    \greg.gpcry_sym.diff_pntr_pad_reg[12] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ,
    \sig_register_array_reg[0][5] ,
    \sig_register_array_reg[0][11] ,
    \greg.ram_wr_en_i_reg ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \grxd.rx_len_wr_en_reg ,
    \greg.gpcry_sym.diff_pntr_pad_reg[15] ,
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ,
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ,
    S,
    \grxd.fg_rxd_wr_length_reg[2] ,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    v1_reg_32,
    v1_reg_33,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    s_axi_aclk,
    \gc0.count_d1_reg[14] ,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    axi_str_rxd_tlast,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    empty_fwft_fb_o_i_reg,
    out,
    \gaxi_full_sm.r_valid_r1_reg ,
    ENA_dly_D,
    ENA_dly_D_34,
    ENA_dly_D_35,
    ENA_dly_D_36,
    ENA_dly_D_37,
    ENA_dly_D_38,
    ENA_dly_D_39,
    ENA_dly_D_40,
    ENA_dly_D_41,
    ENA_dly_D_42,
    ENA_dly_D_43,
    ENA_dly_D_44,
    ENA_dly_D_45,
    ENA_dly_D_46,
    ENA_dly_D_47,
    ENA_dly_D_48,
    ENA_dly_D_49,
    ENA_dly_D_50,
    ENA_dly_D_51,
    ENA_dly_D_52,
    ENA_dly_D_53,
    ENA_dly_D_54,
    ENA_dly_D_55,
    ENA_dly_D_56,
    ENA_dly_D_57,
    ENA_dly_D_58,
    ENA_dly_D_59,
    ENA_dly_D_60,
    ENA_dly_D_61,
    ENA_dly_D_62,
    ENA_dly_D_63,
    ENA_dly_D_64,
    ENA_dly_D_65,
    rd_pntr_plus1,
    ram_wr_en_i,
    ram_rd_en_i,
    rx_fg_len_empty_d1,
    empty_fwft_i_reg,
    sig_rxd_prog_full_d1,
    \gc0.count_d1_reg[13] ,
    \grxd.fg_rxd_wr_length_reg[2]_1 ,
    p_3_in);
  output [14:0]p_13_out;
  output p_8_out;
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output [0:0]rd_pntr_inv_pad;
  output ram_full_i_reg;
  output cntr_en;
  output ENA_I;
  output [14:0]Q;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  output ENA_I_11;
  output ENA_I_12;
  output ENA_I_13;
  output ENA_I_14;
  output ENA_I_15;
  output ENA_I_16;
  output ENA_I_17;
  output ENA_I_18;
  output ENA_I_19;
  output ENA_I_20;
  output ENA_I_21;
  output ENA_I_22;
  output ENA_I_23;
  output ENA_I_24;
  output ENA_I_25;
  output ENA_I_26;
  output ENA_I_27;
  output ENA_I_28;
  output ENA_I_29;
  output ENA_I_30;
  output ENA_I_31;
  output axi_str_rxd_tready;
  output [7:0]v1_reg;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12] ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8] ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4] ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ;
  output \greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ;
  output \sig_register_array_reg[0][5] ;
  output \sig_register_array_reg[0][11] ;
  output \greg.ram_wr_en_i_reg ;
  output [1:0]WEA;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  output \grxd.rx_len_wr_en_reg ;
  output [1:0]\greg.gpcry_sym.diff_pntr_pad_reg[15] ;
  output [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ;
  output [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ;
  output [3:0]S;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  output [11:0]ADDRARDADDR;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  output [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]v1_reg_32;
  input [7:0]v1_reg_33;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input s_axi_aclk;
  input [0:0]\gc0.count_d1_reg[14] ;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input axi_str_rxd_tlast;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input empty_fwft_fb_o_i_reg;
  input out;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input ENA_dly_D;
  input ENA_dly_D_34;
  input ENA_dly_D_35;
  input ENA_dly_D_36;
  input ENA_dly_D_37;
  input ENA_dly_D_38;
  input ENA_dly_D_39;
  input ENA_dly_D_40;
  input ENA_dly_D_41;
  input ENA_dly_D_42;
  input ENA_dly_D_43;
  input ENA_dly_D_44;
  input ENA_dly_D_45;
  input ENA_dly_D_46;
  input ENA_dly_D_47;
  input ENA_dly_D_48;
  input ENA_dly_D_49;
  input ENA_dly_D_50;
  input ENA_dly_D_51;
  input ENA_dly_D_52;
  input ENA_dly_D_53;
  input ENA_dly_D_54;
  input ENA_dly_D_55;
  input ENA_dly_D_56;
  input ENA_dly_D_57;
  input ENA_dly_D_58;
  input ENA_dly_D_59;
  input ENA_dly_D_60;
  input ENA_dly_D_61;
  input ENA_dly_D_62;
  input ENA_dly_D_63;
  input ENA_dly_D_64;
  input ENA_dly_D_65;
  input [14:0]rd_pntr_plus1;
  input ram_wr_en_i;
  input ram_rd_en_i;
  input rx_fg_len_empty_d1;
  input empty_fwft_i_reg;
  input sig_rxd_prog_full_d1;
  input [13:0]\gc0.count_d1_reg[13] ;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  input p_3_in;

  wire [11:0]ADDRARDADDR;
  wire Axi_Str_TxD_AReset;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_11;
  wire ENA_I_12;
  wire ENA_I_13;
  wire ENA_I_14;
  wire ENA_I_15;
  wire ENA_I_16;
  wire ENA_I_17;
  wire ENA_I_18;
  wire ENA_I_19;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_21;
  wire ENA_I_22;
  wire ENA_I_23;
  wire ENA_I_24;
  wire ENA_I_25;
  wire ENA_I_26;
  wire ENA_I_27;
  wire ENA_I_28;
  wire ENA_I_29;
  wire ENA_I_3;
  wire ENA_I_30;
  wire ENA_I_31;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENA_dly_D_34;
  wire ENA_dly_D_35;
  wire ENA_dly_D_36;
  wire ENA_dly_D_37;
  wire ENA_dly_D_38;
  wire ENA_dly_D_39;
  wire ENA_dly_D_40;
  wire ENA_dly_D_41;
  wire ENA_dly_D_42;
  wire ENA_dly_D_43;
  wire ENA_dly_D_44;
  wire ENA_dly_D_45;
  wire ENA_dly_D_46;
  wire ENA_dly_D_47;
  wire ENA_dly_D_48;
  wire ENA_dly_D_49;
  wire ENA_dly_D_50;
  wire ENA_dly_D_51;
  wire ENA_dly_D_52;
  wire ENA_dly_D_53;
  wire ENA_dly_D_54;
  wire ENA_dly_D_55;
  wire ENA_dly_D_56;
  wire ENA_dly_D_57;
  wire ENA_dly_D_58;
  wire ENA_dly_D_59;
  wire ENA_dly_D_60;
  wire ENA_dly_D_61;
  wire ENA_dly_D_62;
  wire ENA_dly_D_63;
  wire ENA_dly_D_64;
  wire ENA_dly_D_65;
  wire [0:0]O;
  wire [14:0]Q;
  wire [3:0]S;
  wire [1:0]WEA;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire cntr_en;
  wire empty_fwft_fb_o_i_reg;
  wire empty_fwft_i_reg;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire [13:0]\gc0.count_d1_reg[13] ;
  wire [0:0]\gc0.count_d1_reg[14] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ;
  wire [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ;
  wire [1:0]\greg.gpcry_sym.diff_pntr_pad_reg[15] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8] ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ;
  wire \greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ;
  wire [3:0]\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ;
  wire \greg.ram_wr_en_i_reg ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire out;
  wire [14:0]p_13_out;
  wire p_19_out;
  wire p_3_in;
  wire p_3_out;
  wire p_8_out;
  wire ram_full_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [0:0]rd_pntr_inv_pad;
  wire [14:0]rd_pntr_plus1;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_register_array_reg[0][11] ;
  wire \sig_register_array_reg[0][5] ;
  wire sig_rxd_prog_full_d1;
  wire [7:0]v1_reg;
  wire [7:0]v1_reg_32;
  wire [7:0]v1_reg_33;
  wire wpntr_n_102;
  wire wpntr_n_103;
  wire wpntr_n_104;
  wire wpntr_n_105;
  wire wpntr_n_82;
  wire wpntr_n_83;
  wire wpntr_n_86;
  wire wpntr_n_87;
  wire wpntr_n_88;
  wire wpntr_n_89;
  wire wpntr_n_94;
  wire wpntr_n_95;
  wire wpntr_n_96;
  wire wpntr_n_97;

  red_pitaya_ps_1_data_fifo_0_wr_pf_ss \gwss.gpf.wrpf 
       (.D(p_13_out[13:0]),
        .S({wpntr_n_102,wpntr_n_103,wpntr_n_104,wpntr_n_105}),
        .\gc0.count_d1_reg[14] ({\gc0.count_d1_reg[14] ,wpntr_n_82,wpntr_n_83}),
        .\gcc0.gc0.count_reg[11] ({wpntr_n_86,wpntr_n_87,wpntr_n_88,wpntr_n_89}),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_94,wpntr_n_95,wpntr_n_96,wpntr_n_97}),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .out(out),
        .p_3_out(p_3_out),
        .p_8_out(p_8_out),
        .ram_rd_en_i(ram_rd_en_i),
        .ram_wr_en_i(ram_wr_en_i),
        .s_axi_aclk(s_axi_aclk),
        .\sig_register_array_reg[0][11] (\sig_register_array_reg[0][11] ),
        .sig_rxd_prog_full_d1(sig_rxd_prog_full_d1));
  red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss \gwss.wsts 
       (.Axi_Str_TxD_AReset(Axi_Str_TxD_AReset),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ),
        .ENA_I_31(ENA_I_31),
        .ENA_dly_D_65(ENA_dly_D_65),
        .O(O),
        .WEA(WEA),
        .axi_str_rxd_tlast(axi_str_rxd_tlast),
        .axi_str_rxd_tready(axi_str_rxd_tready),
        .axi_str_rxd_tvalid(axi_str_rxd_tvalid),
        .cntr_en(cntr_en),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gaxi_full_sm.r_valid_r1_reg (\gaxi_full_sm.r_valid_r1_reg ),
        .\greg.ram_wr_en_i_reg (\greg.ram_wr_en_i_reg ),
        .\grxd.fg_rxd_wr_length_reg[21] (\grxd.fg_rxd_wr_length_reg[21] ),
        .\grxd.fg_rxd_wr_length_reg[2] (\grxd.fg_rxd_wr_length_reg[2] ),
        .\grxd.fg_rxd_wr_length_reg[2]_0 (\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .\grxd.fg_rxd_wr_length_reg[2]_1 (\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .\grxd.rx_len_wr_en_reg (\grxd.rx_len_wr_en_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .out(out),
        .p_19_out(p_19_out),
        .p_3_in(p_3_in),
        .p_3_out(p_3_out),
        .ram_full_i_reg_0(ram_full_i_reg),
        .rd_pntr_inv_pad(rd_pntr_inv_pad),
        .rx_fg_len_empty_d1(rx_fg_len_empty_d1),
        .rx_len_wr_en(rx_len_wr_en),
        .rx_str_wr_en(rx_str_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\sig_register_array_reg[0][5] (\sig_register_array_reg[0][5] ),
        .v1_reg_32(v1_reg_32),
        .v1_reg_33(v1_reg_33));
  red_pitaya_ps_1_data_fifo_0_wr_bin_cntr wpntr
       (.ADDRARDADDR(ADDRARDADDR),
        .D(p_13_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_11(ENA_I_11),
        .ENA_I_12(ENA_I_12),
        .ENA_I_13(ENA_I_13),
        .ENA_I_14(ENA_I_14),
        .ENA_I_15(ENA_I_15),
        .ENA_I_16(ENA_I_16),
        .ENA_I_17(ENA_I_17),
        .ENA_I_18(ENA_I_18),
        .ENA_I_19(ENA_I_19),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_21(ENA_I_21),
        .ENA_I_22(ENA_I_22),
        .ENA_I_23(ENA_I_23),
        .ENA_I_24(ENA_I_24),
        .ENA_I_25(ENA_I_25),
        .ENA_I_26(ENA_I_26),
        .ENA_I_27(ENA_I_27),
        .ENA_I_28(ENA_I_28),
        .ENA_I_29(ENA_I_29),
        .ENA_I_3(ENA_I_3),
        .ENA_I_30(ENA_I_30),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .ENA_dly_D_34(ENA_dly_D_34),
        .ENA_dly_D_35(ENA_dly_D_35),
        .ENA_dly_D_36(ENA_dly_D_36),
        .ENA_dly_D_37(ENA_dly_D_37),
        .ENA_dly_D_38(ENA_dly_D_38),
        .ENA_dly_D_39(ENA_dly_D_39),
        .ENA_dly_D_40(ENA_dly_D_40),
        .ENA_dly_D_41(ENA_dly_D_41),
        .ENA_dly_D_42(ENA_dly_D_42),
        .ENA_dly_D_43(ENA_dly_D_43),
        .ENA_dly_D_44(ENA_dly_D_44),
        .ENA_dly_D_45(ENA_dly_D_45),
        .ENA_dly_D_46(ENA_dly_D_46),
        .ENA_dly_D_47(ENA_dly_D_47),
        .ENA_dly_D_48(ENA_dly_D_48),
        .ENA_dly_D_49(ENA_dly_D_49),
        .ENA_dly_D_50(ENA_dly_D_50),
        .ENA_dly_D_51(ENA_dly_D_51),
        .ENA_dly_D_52(ENA_dly_D_52),
        .ENA_dly_D_53(ENA_dly_D_53),
        .ENA_dly_D_54(ENA_dly_D_54),
        .ENA_dly_D_55(ENA_dly_D_55),
        .ENA_dly_D_56(ENA_dly_D_56),
        .ENA_dly_D_57(ENA_dly_D_57),
        .ENA_dly_D_58(ENA_dly_D_58),
        .ENA_dly_D_59(ENA_dly_D_59),
        .ENA_dly_D_60(ENA_dly_D_60),
        .ENA_dly_D_61(ENA_dly_D_61),
        .ENA_dly_D_62(ENA_dly_D_62),
        .ENA_dly_D_63(ENA_dly_D_63),
        .ENA_dly_D_64(ENA_dly_D_64),
        .Q(Q),
        .S({wpntr_n_102,wpntr_n_103,wpntr_n_104,wpntr_n_105}),
        .\gc0.count_d1_reg[13] (\gc0.count_d1_reg[13] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[12] ({wpntr_n_86,wpntr_n_87,wpntr_n_88,wpntr_n_89}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[15] ({wpntr_n_82,wpntr_n_83}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_94,wpntr_n_95,wpntr_n_96,wpntr_n_97}),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12] (\greg.gpcry_sym.diff_pntr_pad_reg[12] ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_0 (\greg.gpcry_sym.diff_pntr_pad_reg[12]_0 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_1 (\greg.gpcry_sym.diff_pntr_pad_reg[12]_1 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_2 (\greg.gpcry_sym.diff_pntr_pad_reg[12]_2 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 (\greg.gpcry_sym.diff_pntr_pad_reg[12]_3 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[15] (\greg.gpcry_sym.diff_pntr_pad_reg[15] ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4] (\greg.gpcry_sym.diff_pntr_pad_reg[4] ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_0 (\greg.gpcry_sym.diff_pntr_pad_reg[4]_0 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_1 (\greg.gpcry_sym.diff_pntr_pad_reg[4]_1 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_2 (\greg.gpcry_sym.diff_pntr_pad_reg[4]_2 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[4]_3 (S),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8] (\greg.gpcry_sym.diff_pntr_pad_reg[8] ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_0 (\greg.gpcry_sym.diff_pntr_pad_reg[8]_0 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_1 (\greg.gpcry_sym.diff_pntr_pad_reg[8]_1 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_2 (\greg.gpcry_sym.diff_pntr_pad_reg[8]_2 ),
        .\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 (\greg.gpcry_sym.diff_pntr_pad_reg[8]_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .p_19_out(p_19_out),
        .ram_full_i_reg(ram_full_i_reg),
        .rd_pntr_plus1(rd_pntr_plus1),
        .s_axi_aclk(s_axi_aclk),
        .v1_reg(v1_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0
   (D,
    ram_empty_i_reg,
    Q,
    \gpr1.dout_i_reg[21] ,
    \gpr1.dout_i_reg[21]_0 ,
    \gpr1.dout_i_reg[21]_1 ,
    \gpr1.dout_i_reg[21]_2 ,
    \gpr1.dout_i_reg[21]_3 ,
    \gpr1.dout_i_reg[21]_4 ,
    \gpr1.dout_i_reg[21]_5 ,
    \gpr1.dout_i_reg[21]_6 ,
    \gpr1.dout_i_reg[21]_7 ,
    \gpr1.dout_i_reg[21]_8 ,
    \gpr1.dout_i_reg[21]_9 ,
    \gpr1.dout_i_reg[21]_10 ,
    \gpr1.dout_i_reg[21]_11 ,
    \gpr1.dout_i_reg[21]_12 ,
    \gpr1.dout_i_reg[21]_13 ,
    \gpr1.dout_i_reg[21]_14 ,
    \gpr1.dout_i_reg[21]_15 ,
    \gpr1.dout_i_reg[21]_16 ,
    \gpr1.dout_i_reg[21]_17 ,
    \gpr1.dout_i_reg[21]_18 ,
    \gpr1.dout_i_reg[21]_19 ,
    \gpr1.dout_i_reg[21]_20 ,
    \gpr1.dout_i_reg[21]_21 ,
    \gpr1.dout_i_reg[21]_22 ,
    \gpr1.dout_i_reg[21]_23 ,
    \gpr1.dout_i_reg[21]_24 ,
    \gpr1.dout_i_reg[21]_25 ,
    \gpr1.dout_i_reg[21]_26 ,
    \gpr1.dout_i_reg[21]_27 ,
    \gpr1.dout_i_reg[21]_28 ,
    \gpr1.dout_i_reg[21]_29 ,
    \gpr1.dout_i_reg[21]_30 ,
    \gpr1.dout_i_reg[21]_31 ,
    \gpr1.dout_i_reg[21]_32 ,
    \gpr1.dout_i_reg[21]_33 ,
    \gpr1.dout_i_reg[21]_34 ,
    \gpr1.dout_i_reg[21]_35 ,
    \gpr1.dout_i_reg[21]_36 ,
    \gpr1.dout_i_reg[21]_37 ,
    \gpr1.dout_i_reg[21]_38 ,
    \gpr1.dout_i_reg[21]_39 ,
    \gpr1.dout_i_reg[21]_40 ,
    \gpr1.dout_i_reg[21]_41 ,
    \gpr1.dout_i_reg[21]_42 ,
    \gpr1.dout_i_reg[21]_43 ,
    \gpr1.dout_i_reg[21]_44 ,
    \gpr1.dout_i_reg[21]_45 ,
    \gpr1.dout_i_reg[21]_46 ,
    \gpr1.dout_i_reg[21]_47 ,
    \gpr1.dout_i_reg[21]_48 ,
    \gpr1.dout_i_reg[21]_49 ,
    \gpr1.dout_i_reg[21]_50 ,
    \gpr1.dout_i_reg[21]_51 ,
    \gpr1.dout_i_reg[21]_52 ,
    \gpr1.dout_i_reg[21]_53 ,
    \gpr1.dout_i_reg[21]_54 ,
    \gpr1.dout_i_reg[21]_55 ,
    \gpr1.dout_i_reg[21]_56 ,
    \gpr1.dout_i_reg[21]_57 ,
    \gpr1.dout_i_reg[21]_58 ,
    \gpr1.dout_i_reg[21]_59 ,
    \gpr1.dout_i_reg[21]_60 ,
    \gpr1.dout_i_reg[21]_61 ,
    \gpr1.dout_i_reg[21]_62 ,
    \gpr1.dout_i_reg[21]_63 ,
    \gpr1.dout_i_reg[21]_64 ,
    \gpr1.dout_i_reg[21]_65 ,
    \gpr1.dout_i_reg[21]_66 ,
    \gpr1.dout_i_reg[21]_67 ,
    \gpr1.dout_i_reg[21]_68 ,
    \gpr1.dout_i_reg[21]_69 ,
    \gpr1.dout_i_reg[21]_70 ,
    \gpr1.dout_i_reg[21]_71 ,
    \gpr1.dout_i_reg[21]_72 ,
    \gpr1.dout_i_reg[21]_73 ,
    \gpr1.dout_i_reg[21]_74 ,
    \gpr1.dout_i_reg[21]_75 ,
    \gpr1.dout_i_reg[21]_76 ,
    \gpr1.dout_i_reg[21]_77 ,
    \gpr1.dout_i_reg[21]_78 ,
    \gpr1.dout_i_reg[21]_79 ,
    \gpr1.dout_i_reg[21]_80 ,
    \gpr1.dout_i_reg[21]_81 ,
    \gpr1.dout_i_reg[21]_82 ,
    \gpr1.dout_i_reg[21]_83 ,
    \gpr1.dout_i_reg[21]_84 ,
    \gpr1.dout_i_reg[21]_85 ,
    \gpr1.dout_i_reg[21]_86 ,
    \gpr1.dout_i_reg[21]_87 ,
    \gpr1.dout_i_reg[21]_88 ,
    \gpr1.dout_i_reg[21]_89 ,
    \gpr1.dout_i_reg[21]_90 ,
    \gpr1.dout_i_reg[21]_91 ,
    \gpr1.dout_i_reg[21]_92 ,
    \gpr1.dout_i_reg[21]_93 ,
    \gpr1.dout_i_reg[21]_94 ,
    \gpr1.dout_i_reg[21]_95 ,
    \gpr1.dout_i_reg[21]_96 ,
    \gpr1.dout_i_reg[21]_97 ,
    \gpr1.dout_i_reg[21]_98 ,
    \gpr1.dout_i_reg[21]_99 ,
    \gpr1.dout_i_reg[21]_100 ,
    \gpr1.dout_i_reg[21]_101 ,
    \gpr1.dout_i_reg[21]_102 ,
    \gpr1.dout_i_reg[21]_103 ,
    \gpr1.dout_i_reg[21]_104 ,
    \gpr1.dout_i_reg[21]_105 ,
    \gpr1.dout_i_reg[21]_106 ,
    \gpr1.dout_i_reg[21]_107 ,
    \gpr1.dout_i_reg[21]_108 ,
    \gpr1.dout_i_reg[21]_109 ,
    \gpr1.dout_i_reg[21]_110 ,
    \gpr1.dout_i_reg[21]_111 ,
    \gpr1.dout_i_reg[21]_112 ,
    \gpr1.dout_i_reg[21]_113 ,
    \gpr1.dout_i_reg[21]_114 ,
    \gpr1.dout_i_reg[21]_115 ,
    \gpr1.dout_i_reg[21]_116 ,
    \gpr1.dout_i_reg[21]_117 ,
    \gpr1.dout_i_reg[21]_118 ,
    \gpr1.dout_i_reg[21]_119 ,
    \gpr1.dout_i_reg[21]_120 ,
    \gpr1.dout_i_reg[21]_121 ,
    \gpr1.dout_i_reg[21]_122 ,
    \gpr1.dout_i_reg[21]_123 ,
    \gpr1.dout_i_reg[21]_124 ,
    \gpr1.dout_i_reg[21]_125 ,
    \gpr1.dout_i_reg[21]_126 ,
    ADDRD,
    \gpr1.dout_i_reg[3] ,
    \gpr1.dout_i_reg[3]_0 ,
    \gpr1.dout_i_reg[6] ,
    \gpr1.dout_i_reg[6]_0 ,
    \gpr1.dout_i_reg[9] ,
    \gpr1.dout_i_reg[9]_0 ,
    \gpr1.dout_i_reg[12] ,
    \gpr1.dout_i_reg[12]_0 ,
    \gpr1.dout_i_reg[15] ,
    \gpr1.dout_i_reg[15]_0 ,
    \gpr1.dout_i_reg[18] ,
    \gpr1.dout_i_reg[18]_0 ,
    \gpr1.dout_i_reg[21]_127 ,
    \gpr1.dout_i_reg[21]_128 ,
    \gpr1.dout_i_reg[21]_129 ,
    \gpr1.dout_i_reg[21]_130 ,
    \gpr1.dout_i_reg[21]_131 ,
    \gpr1.dout_i_reg[21]_132 ,
    \gpr1.dout_i_reg[21]_133 ,
    \gpr1.dout_i_reg[21]_134 ,
    \gpr1.dout_i_reg[21]_135 ,
    \gpr1.dout_i_reg[21]_136 ,
    \gpr1.dout_i_reg[21]_137 ,
    \gpr1.dout_i_reg[21]_138 ,
    v1_reg,
    v1_reg_0,
    s_axi_aclk,
    sig_str_rst_reg,
    ram_empty_fb_i_reg,
    rx_len_wr_en);
  output [12:0]D;
  output ram_empty_i_reg;
  output [12:0]Q;
  output \gpr1.dout_i_reg[21] ;
  output \gpr1.dout_i_reg[21]_0 ;
  output \gpr1.dout_i_reg[21]_1 ;
  output \gpr1.dout_i_reg[21]_2 ;
  output \gpr1.dout_i_reg[21]_3 ;
  output \gpr1.dout_i_reg[21]_4 ;
  output \gpr1.dout_i_reg[21]_5 ;
  output \gpr1.dout_i_reg[21]_6 ;
  output \gpr1.dout_i_reg[21]_7 ;
  output \gpr1.dout_i_reg[21]_8 ;
  output \gpr1.dout_i_reg[21]_9 ;
  output \gpr1.dout_i_reg[21]_10 ;
  output \gpr1.dout_i_reg[21]_11 ;
  output \gpr1.dout_i_reg[21]_12 ;
  output \gpr1.dout_i_reg[21]_13 ;
  output \gpr1.dout_i_reg[21]_14 ;
  output \gpr1.dout_i_reg[21]_15 ;
  output \gpr1.dout_i_reg[21]_16 ;
  output \gpr1.dout_i_reg[21]_17 ;
  output \gpr1.dout_i_reg[21]_18 ;
  output \gpr1.dout_i_reg[21]_19 ;
  output \gpr1.dout_i_reg[21]_20 ;
  output \gpr1.dout_i_reg[21]_21 ;
  output \gpr1.dout_i_reg[21]_22 ;
  output \gpr1.dout_i_reg[21]_23 ;
  output \gpr1.dout_i_reg[21]_24 ;
  output \gpr1.dout_i_reg[21]_25 ;
  output \gpr1.dout_i_reg[21]_26 ;
  output \gpr1.dout_i_reg[21]_27 ;
  output \gpr1.dout_i_reg[21]_28 ;
  output \gpr1.dout_i_reg[21]_29 ;
  output \gpr1.dout_i_reg[21]_30 ;
  output \gpr1.dout_i_reg[21]_31 ;
  output \gpr1.dout_i_reg[21]_32 ;
  output \gpr1.dout_i_reg[21]_33 ;
  output \gpr1.dout_i_reg[21]_34 ;
  output \gpr1.dout_i_reg[21]_35 ;
  output \gpr1.dout_i_reg[21]_36 ;
  output \gpr1.dout_i_reg[21]_37 ;
  output \gpr1.dout_i_reg[21]_38 ;
  output \gpr1.dout_i_reg[21]_39 ;
  output \gpr1.dout_i_reg[21]_40 ;
  output \gpr1.dout_i_reg[21]_41 ;
  output \gpr1.dout_i_reg[21]_42 ;
  output \gpr1.dout_i_reg[21]_43 ;
  output \gpr1.dout_i_reg[21]_44 ;
  output \gpr1.dout_i_reg[21]_45 ;
  output \gpr1.dout_i_reg[21]_46 ;
  output \gpr1.dout_i_reg[21]_47 ;
  output \gpr1.dout_i_reg[21]_48 ;
  output \gpr1.dout_i_reg[21]_49 ;
  output \gpr1.dout_i_reg[21]_50 ;
  output \gpr1.dout_i_reg[21]_51 ;
  output \gpr1.dout_i_reg[21]_52 ;
  output \gpr1.dout_i_reg[21]_53 ;
  output \gpr1.dout_i_reg[21]_54 ;
  output \gpr1.dout_i_reg[21]_55 ;
  output \gpr1.dout_i_reg[21]_56 ;
  output \gpr1.dout_i_reg[21]_57 ;
  output \gpr1.dout_i_reg[21]_58 ;
  output \gpr1.dout_i_reg[21]_59 ;
  output \gpr1.dout_i_reg[21]_60 ;
  output \gpr1.dout_i_reg[21]_61 ;
  output \gpr1.dout_i_reg[21]_62 ;
  output \gpr1.dout_i_reg[21]_63 ;
  output \gpr1.dout_i_reg[21]_64 ;
  output \gpr1.dout_i_reg[21]_65 ;
  output \gpr1.dout_i_reg[21]_66 ;
  output \gpr1.dout_i_reg[21]_67 ;
  output \gpr1.dout_i_reg[21]_68 ;
  output \gpr1.dout_i_reg[21]_69 ;
  output \gpr1.dout_i_reg[21]_70 ;
  output \gpr1.dout_i_reg[21]_71 ;
  output \gpr1.dout_i_reg[21]_72 ;
  output \gpr1.dout_i_reg[21]_73 ;
  output \gpr1.dout_i_reg[21]_74 ;
  output \gpr1.dout_i_reg[21]_75 ;
  output \gpr1.dout_i_reg[21]_76 ;
  output \gpr1.dout_i_reg[21]_77 ;
  output \gpr1.dout_i_reg[21]_78 ;
  output \gpr1.dout_i_reg[21]_79 ;
  output \gpr1.dout_i_reg[21]_80 ;
  output \gpr1.dout_i_reg[21]_81 ;
  output \gpr1.dout_i_reg[21]_82 ;
  output \gpr1.dout_i_reg[21]_83 ;
  output \gpr1.dout_i_reg[21]_84 ;
  output \gpr1.dout_i_reg[21]_85 ;
  output \gpr1.dout_i_reg[21]_86 ;
  output \gpr1.dout_i_reg[21]_87 ;
  output \gpr1.dout_i_reg[21]_88 ;
  output \gpr1.dout_i_reg[21]_89 ;
  output \gpr1.dout_i_reg[21]_90 ;
  output \gpr1.dout_i_reg[21]_91 ;
  output \gpr1.dout_i_reg[21]_92 ;
  output \gpr1.dout_i_reg[21]_93 ;
  output \gpr1.dout_i_reg[21]_94 ;
  output \gpr1.dout_i_reg[21]_95 ;
  output \gpr1.dout_i_reg[21]_96 ;
  output \gpr1.dout_i_reg[21]_97 ;
  output \gpr1.dout_i_reg[21]_98 ;
  output \gpr1.dout_i_reg[21]_99 ;
  output \gpr1.dout_i_reg[21]_100 ;
  output \gpr1.dout_i_reg[21]_101 ;
  output \gpr1.dout_i_reg[21]_102 ;
  output \gpr1.dout_i_reg[21]_103 ;
  output \gpr1.dout_i_reg[21]_104 ;
  output \gpr1.dout_i_reg[21]_105 ;
  output \gpr1.dout_i_reg[21]_106 ;
  output \gpr1.dout_i_reg[21]_107 ;
  output \gpr1.dout_i_reg[21]_108 ;
  output \gpr1.dout_i_reg[21]_109 ;
  output \gpr1.dout_i_reg[21]_110 ;
  output \gpr1.dout_i_reg[21]_111 ;
  output \gpr1.dout_i_reg[21]_112 ;
  output \gpr1.dout_i_reg[21]_113 ;
  output \gpr1.dout_i_reg[21]_114 ;
  output \gpr1.dout_i_reg[21]_115 ;
  output \gpr1.dout_i_reg[21]_116 ;
  output \gpr1.dout_i_reg[21]_117 ;
  output \gpr1.dout_i_reg[21]_118 ;
  output \gpr1.dout_i_reg[21]_119 ;
  output \gpr1.dout_i_reg[21]_120 ;
  output \gpr1.dout_i_reg[21]_121 ;
  output \gpr1.dout_i_reg[21]_122 ;
  output \gpr1.dout_i_reg[21]_123 ;
  output \gpr1.dout_i_reg[21]_124 ;
  output \gpr1.dout_i_reg[21]_125 ;
  output \gpr1.dout_i_reg[21]_126 ;
  output [5:0]ADDRD;
  output [5:0]\gpr1.dout_i_reg[3] ;
  output [5:0]\gpr1.dout_i_reg[3]_0 ;
  output [5:0]\gpr1.dout_i_reg[6] ;
  output [5:0]\gpr1.dout_i_reg[6]_0 ;
  output [5:0]\gpr1.dout_i_reg[9] ;
  output [5:0]\gpr1.dout_i_reg[9]_0 ;
  output [5:0]\gpr1.dout_i_reg[12] ;
  output [5:0]\gpr1.dout_i_reg[12]_0 ;
  output [5:0]\gpr1.dout_i_reg[15] ;
  output [5:0]\gpr1.dout_i_reg[15]_0 ;
  output [5:0]\gpr1.dout_i_reg[18] ;
  output [5:0]\gpr1.dout_i_reg[18]_0 ;
  output \gpr1.dout_i_reg[21]_127 ;
  output \gpr1.dout_i_reg[21]_128 ;
  output \gpr1.dout_i_reg[21]_129 ;
  output \gpr1.dout_i_reg[21]_130 ;
  output \gpr1.dout_i_reg[21]_131 ;
  output \gpr1.dout_i_reg[21]_132 ;
  output \gpr1.dout_i_reg[21]_133 ;
  output \gpr1.dout_i_reg[21]_134 ;
  output \gpr1.dout_i_reg[21]_135 ;
  output \gpr1.dout_i_reg[21]_136 ;
  output \gpr1.dout_i_reg[21]_137 ;
  output \gpr1.dout_i_reg[21]_138 ;
  input [6:0]v1_reg;
  input [6:0]v1_reg_0;
  input s_axi_aclk;
  input sig_str_rst_reg;
  input ram_empty_fb_i_reg;
  input rx_len_wr_en;

  wire [5:0]ADDRD;
  wire [12:0]D;
  wire [12:0]Q;
  wire [5:0]\gpr1.dout_i_reg[12] ;
  wire [5:0]\gpr1.dout_i_reg[12]_0 ;
  wire [5:0]\gpr1.dout_i_reg[15] ;
  wire [5:0]\gpr1.dout_i_reg[15]_0 ;
  wire [5:0]\gpr1.dout_i_reg[18] ;
  wire [5:0]\gpr1.dout_i_reg[18]_0 ;
  wire \gpr1.dout_i_reg[21] ;
  wire \gpr1.dout_i_reg[21]_0 ;
  wire \gpr1.dout_i_reg[21]_1 ;
  wire \gpr1.dout_i_reg[21]_10 ;
  wire \gpr1.dout_i_reg[21]_100 ;
  wire \gpr1.dout_i_reg[21]_101 ;
  wire \gpr1.dout_i_reg[21]_102 ;
  wire \gpr1.dout_i_reg[21]_103 ;
  wire \gpr1.dout_i_reg[21]_104 ;
  wire \gpr1.dout_i_reg[21]_105 ;
  wire \gpr1.dout_i_reg[21]_106 ;
  wire \gpr1.dout_i_reg[21]_107 ;
  wire \gpr1.dout_i_reg[21]_108 ;
  wire \gpr1.dout_i_reg[21]_109 ;
  wire \gpr1.dout_i_reg[21]_11 ;
  wire \gpr1.dout_i_reg[21]_110 ;
  wire \gpr1.dout_i_reg[21]_111 ;
  wire \gpr1.dout_i_reg[21]_112 ;
  wire \gpr1.dout_i_reg[21]_113 ;
  wire \gpr1.dout_i_reg[21]_114 ;
  wire \gpr1.dout_i_reg[21]_115 ;
  wire \gpr1.dout_i_reg[21]_116 ;
  wire \gpr1.dout_i_reg[21]_117 ;
  wire \gpr1.dout_i_reg[21]_118 ;
  wire \gpr1.dout_i_reg[21]_119 ;
  wire \gpr1.dout_i_reg[21]_12 ;
  wire \gpr1.dout_i_reg[21]_120 ;
  wire \gpr1.dout_i_reg[21]_121 ;
  wire \gpr1.dout_i_reg[21]_122 ;
  wire \gpr1.dout_i_reg[21]_123 ;
  wire \gpr1.dout_i_reg[21]_124 ;
  wire \gpr1.dout_i_reg[21]_125 ;
  wire \gpr1.dout_i_reg[21]_126 ;
  wire \gpr1.dout_i_reg[21]_127 ;
  wire \gpr1.dout_i_reg[21]_128 ;
  wire \gpr1.dout_i_reg[21]_129 ;
  wire \gpr1.dout_i_reg[21]_13 ;
  wire \gpr1.dout_i_reg[21]_130 ;
  wire \gpr1.dout_i_reg[21]_131 ;
  wire \gpr1.dout_i_reg[21]_132 ;
  wire \gpr1.dout_i_reg[21]_133 ;
  wire \gpr1.dout_i_reg[21]_134 ;
  wire \gpr1.dout_i_reg[21]_135 ;
  wire \gpr1.dout_i_reg[21]_136 ;
  wire \gpr1.dout_i_reg[21]_137 ;
  wire \gpr1.dout_i_reg[21]_138 ;
  wire \gpr1.dout_i_reg[21]_14 ;
  wire \gpr1.dout_i_reg[21]_15 ;
  wire \gpr1.dout_i_reg[21]_16 ;
  wire \gpr1.dout_i_reg[21]_17 ;
  wire \gpr1.dout_i_reg[21]_18 ;
  wire \gpr1.dout_i_reg[21]_19 ;
  wire \gpr1.dout_i_reg[21]_2 ;
  wire \gpr1.dout_i_reg[21]_20 ;
  wire \gpr1.dout_i_reg[21]_21 ;
  wire \gpr1.dout_i_reg[21]_22 ;
  wire \gpr1.dout_i_reg[21]_23 ;
  wire \gpr1.dout_i_reg[21]_24 ;
  wire \gpr1.dout_i_reg[21]_25 ;
  wire \gpr1.dout_i_reg[21]_26 ;
  wire \gpr1.dout_i_reg[21]_27 ;
  wire \gpr1.dout_i_reg[21]_28 ;
  wire \gpr1.dout_i_reg[21]_29 ;
  wire \gpr1.dout_i_reg[21]_3 ;
  wire \gpr1.dout_i_reg[21]_30 ;
  wire \gpr1.dout_i_reg[21]_31 ;
  wire \gpr1.dout_i_reg[21]_32 ;
  wire \gpr1.dout_i_reg[21]_33 ;
  wire \gpr1.dout_i_reg[21]_34 ;
  wire \gpr1.dout_i_reg[21]_35 ;
  wire \gpr1.dout_i_reg[21]_36 ;
  wire \gpr1.dout_i_reg[21]_37 ;
  wire \gpr1.dout_i_reg[21]_38 ;
  wire \gpr1.dout_i_reg[21]_39 ;
  wire \gpr1.dout_i_reg[21]_4 ;
  wire \gpr1.dout_i_reg[21]_40 ;
  wire \gpr1.dout_i_reg[21]_41 ;
  wire \gpr1.dout_i_reg[21]_42 ;
  wire \gpr1.dout_i_reg[21]_43 ;
  wire \gpr1.dout_i_reg[21]_44 ;
  wire \gpr1.dout_i_reg[21]_45 ;
  wire \gpr1.dout_i_reg[21]_46 ;
  wire \gpr1.dout_i_reg[21]_47 ;
  wire \gpr1.dout_i_reg[21]_48 ;
  wire \gpr1.dout_i_reg[21]_49 ;
  wire \gpr1.dout_i_reg[21]_5 ;
  wire \gpr1.dout_i_reg[21]_50 ;
  wire \gpr1.dout_i_reg[21]_51 ;
  wire \gpr1.dout_i_reg[21]_52 ;
  wire \gpr1.dout_i_reg[21]_53 ;
  wire \gpr1.dout_i_reg[21]_54 ;
  wire \gpr1.dout_i_reg[21]_55 ;
  wire \gpr1.dout_i_reg[21]_56 ;
  wire \gpr1.dout_i_reg[21]_57 ;
  wire \gpr1.dout_i_reg[21]_58 ;
  wire \gpr1.dout_i_reg[21]_59 ;
  wire \gpr1.dout_i_reg[21]_6 ;
  wire \gpr1.dout_i_reg[21]_60 ;
  wire \gpr1.dout_i_reg[21]_61 ;
  wire \gpr1.dout_i_reg[21]_62 ;
  wire \gpr1.dout_i_reg[21]_63 ;
  wire \gpr1.dout_i_reg[21]_64 ;
  wire \gpr1.dout_i_reg[21]_65 ;
  wire \gpr1.dout_i_reg[21]_66 ;
  wire \gpr1.dout_i_reg[21]_67 ;
  wire \gpr1.dout_i_reg[21]_68 ;
  wire \gpr1.dout_i_reg[21]_69 ;
  wire \gpr1.dout_i_reg[21]_7 ;
  wire \gpr1.dout_i_reg[21]_70 ;
  wire \gpr1.dout_i_reg[21]_71 ;
  wire \gpr1.dout_i_reg[21]_72 ;
  wire \gpr1.dout_i_reg[21]_73 ;
  wire \gpr1.dout_i_reg[21]_74 ;
  wire \gpr1.dout_i_reg[21]_75 ;
  wire \gpr1.dout_i_reg[21]_76 ;
  wire \gpr1.dout_i_reg[21]_77 ;
  wire \gpr1.dout_i_reg[21]_78 ;
  wire \gpr1.dout_i_reg[21]_79 ;
  wire \gpr1.dout_i_reg[21]_8 ;
  wire \gpr1.dout_i_reg[21]_80 ;
  wire \gpr1.dout_i_reg[21]_81 ;
  wire \gpr1.dout_i_reg[21]_82 ;
  wire \gpr1.dout_i_reg[21]_83 ;
  wire \gpr1.dout_i_reg[21]_84 ;
  wire \gpr1.dout_i_reg[21]_85 ;
  wire \gpr1.dout_i_reg[21]_86 ;
  wire \gpr1.dout_i_reg[21]_87 ;
  wire \gpr1.dout_i_reg[21]_88 ;
  wire \gpr1.dout_i_reg[21]_89 ;
  wire \gpr1.dout_i_reg[21]_9 ;
  wire \gpr1.dout_i_reg[21]_90 ;
  wire \gpr1.dout_i_reg[21]_91 ;
  wire \gpr1.dout_i_reg[21]_92 ;
  wire \gpr1.dout_i_reg[21]_93 ;
  wire \gpr1.dout_i_reg[21]_94 ;
  wire \gpr1.dout_i_reg[21]_95 ;
  wire \gpr1.dout_i_reg[21]_96 ;
  wire \gpr1.dout_i_reg[21]_97 ;
  wire \gpr1.dout_i_reg[21]_98 ;
  wire \gpr1.dout_i_reg[21]_99 ;
  wire [5:0]\gpr1.dout_i_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[3]_0 ;
  wire [5:0]\gpr1.dout_i_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[6]_0 ;
  wire [5:0]\gpr1.dout_i_reg[9] ;
  wire [5:0]\gpr1.dout_i_reg[9]_0 ;
  wire \gwss.wsts_n_0 ;
  wire \gwss.wsts_n_3 ;
  wire \gwss.wsts_n_4 ;
  wire \gwss.wsts_n_5 ;
  wire \gwss.wsts_n_6 ;
  wire \gwss.wsts_n_7 ;
  wire p_17_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire sig_str_rst_reg;
  wire [6:0]v1_reg;
  wire [6:0]v1_reg_0;

  red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.Q(Q[12:8]),
        .\gpr1.dout_i_reg[21] (\gwss.wsts_n_3 ),
        .\gpr1.dout_i_reg[21]_0 (\gwss.wsts_n_4 ),
        .\gpr1.dout_i_reg[21]_1 (\gwss.wsts_n_5 ),
        .\gpr1.dout_i_reg[21]_2 (\gwss.wsts_n_6 ),
        .\gpr1.dout_i_reg[21]_3 (\gwss.wsts_n_7 ),
        .out(\gwss.wsts_n_0 ),
        .p_17_out(p_17_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .sig_str_rst_reg(sig_str_rst_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
  red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0 wpntr
       (.ADDRD(ADDRD),
        .D(D),
        .Q(Q),
        .\gpr1.dout_i_reg[12] (\gpr1.dout_i_reg[12] ),
        .\gpr1.dout_i_reg[12]_0 (\gpr1.dout_i_reg[12]_0 ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\gpr1.dout_i_reg[15]_0 (\gpr1.dout_i_reg[15]_0 ),
        .\gpr1.dout_i_reg[18] (\gpr1.dout_i_reg[18] ),
        .\gpr1.dout_i_reg[18]_0 (\gpr1.dout_i_reg[18]_0 ),
        .\gpr1.dout_i_reg[21] (\gpr1.dout_i_reg[21] ),
        .\gpr1.dout_i_reg[21]_0 (\gpr1.dout_i_reg[21]_0 ),
        .\gpr1.dout_i_reg[21]_1 (\gpr1.dout_i_reg[21]_1 ),
        .\gpr1.dout_i_reg[21]_10 (\gpr1.dout_i_reg[21]_10 ),
        .\gpr1.dout_i_reg[21]_100 (\gpr1.dout_i_reg[21]_100 ),
        .\gpr1.dout_i_reg[21]_101 (\gpr1.dout_i_reg[21]_101 ),
        .\gpr1.dout_i_reg[21]_102 (\gpr1.dout_i_reg[21]_102 ),
        .\gpr1.dout_i_reg[21]_103 (\gpr1.dout_i_reg[21]_103 ),
        .\gpr1.dout_i_reg[21]_104 (\gpr1.dout_i_reg[21]_104 ),
        .\gpr1.dout_i_reg[21]_105 (\gpr1.dout_i_reg[21]_105 ),
        .\gpr1.dout_i_reg[21]_106 (\gpr1.dout_i_reg[21]_106 ),
        .\gpr1.dout_i_reg[21]_107 (\gpr1.dout_i_reg[21]_107 ),
        .\gpr1.dout_i_reg[21]_108 (\gpr1.dout_i_reg[21]_108 ),
        .\gpr1.dout_i_reg[21]_109 (\gpr1.dout_i_reg[21]_109 ),
        .\gpr1.dout_i_reg[21]_11 (\gpr1.dout_i_reg[21]_11 ),
        .\gpr1.dout_i_reg[21]_110 (\gpr1.dout_i_reg[21]_110 ),
        .\gpr1.dout_i_reg[21]_111 (\gpr1.dout_i_reg[21]_111 ),
        .\gpr1.dout_i_reg[21]_112 (\gpr1.dout_i_reg[21]_112 ),
        .\gpr1.dout_i_reg[21]_113 (\gpr1.dout_i_reg[21]_113 ),
        .\gpr1.dout_i_reg[21]_114 (\gpr1.dout_i_reg[21]_114 ),
        .\gpr1.dout_i_reg[21]_115 (\gpr1.dout_i_reg[21]_115 ),
        .\gpr1.dout_i_reg[21]_116 (\gpr1.dout_i_reg[21]_116 ),
        .\gpr1.dout_i_reg[21]_117 (\gpr1.dout_i_reg[21]_117 ),
        .\gpr1.dout_i_reg[21]_118 (\gpr1.dout_i_reg[21]_118 ),
        .\gpr1.dout_i_reg[21]_119 (\gpr1.dout_i_reg[21]_119 ),
        .\gpr1.dout_i_reg[21]_12 (\gpr1.dout_i_reg[21]_12 ),
        .\gpr1.dout_i_reg[21]_120 (\gpr1.dout_i_reg[21]_120 ),
        .\gpr1.dout_i_reg[21]_121 (\gpr1.dout_i_reg[21]_121 ),
        .\gpr1.dout_i_reg[21]_122 (\gpr1.dout_i_reg[21]_122 ),
        .\gpr1.dout_i_reg[21]_123 (\gpr1.dout_i_reg[21]_123 ),
        .\gpr1.dout_i_reg[21]_124 (\gpr1.dout_i_reg[21]_124 ),
        .\gpr1.dout_i_reg[21]_125 (\gpr1.dout_i_reg[21]_125 ),
        .\gpr1.dout_i_reg[21]_126 (\gpr1.dout_i_reg[21]_126 ),
        .\gpr1.dout_i_reg[21]_127 (\gpr1.dout_i_reg[21]_127 ),
        .\gpr1.dout_i_reg[21]_128 (\gpr1.dout_i_reg[21]_128 ),
        .\gpr1.dout_i_reg[21]_129 (\gpr1.dout_i_reg[21]_129 ),
        .\gpr1.dout_i_reg[21]_13 (\gpr1.dout_i_reg[21]_13 ),
        .\gpr1.dout_i_reg[21]_130 (\gpr1.dout_i_reg[21]_130 ),
        .\gpr1.dout_i_reg[21]_131 (\gpr1.dout_i_reg[21]_131 ),
        .\gpr1.dout_i_reg[21]_132 (\gpr1.dout_i_reg[21]_132 ),
        .\gpr1.dout_i_reg[21]_133 (\gpr1.dout_i_reg[21]_133 ),
        .\gpr1.dout_i_reg[21]_134 (\gpr1.dout_i_reg[21]_134 ),
        .\gpr1.dout_i_reg[21]_135 (\gpr1.dout_i_reg[21]_135 ),
        .\gpr1.dout_i_reg[21]_136 (\gpr1.dout_i_reg[21]_136 ),
        .\gpr1.dout_i_reg[21]_137 (\gpr1.dout_i_reg[21]_137 ),
        .\gpr1.dout_i_reg[21]_138 (\gpr1.dout_i_reg[21]_138 ),
        .\gpr1.dout_i_reg[21]_14 (\gpr1.dout_i_reg[21]_14 ),
        .\gpr1.dout_i_reg[21]_15 (\gpr1.dout_i_reg[21]_15 ),
        .\gpr1.dout_i_reg[21]_16 (\gpr1.dout_i_reg[21]_16 ),
        .\gpr1.dout_i_reg[21]_17 (\gpr1.dout_i_reg[21]_17 ),
        .\gpr1.dout_i_reg[21]_18 (\gpr1.dout_i_reg[21]_18 ),
        .\gpr1.dout_i_reg[21]_19 (\gpr1.dout_i_reg[21]_19 ),
        .\gpr1.dout_i_reg[21]_2 (\gpr1.dout_i_reg[21]_2 ),
        .\gpr1.dout_i_reg[21]_20 (\gpr1.dout_i_reg[21]_20 ),
        .\gpr1.dout_i_reg[21]_21 (\gpr1.dout_i_reg[21]_21 ),
        .\gpr1.dout_i_reg[21]_22 (\gpr1.dout_i_reg[21]_22 ),
        .\gpr1.dout_i_reg[21]_23 (\gpr1.dout_i_reg[21]_23 ),
        .\gpr1.dout_i_reg[21]_24 (\gpr1.dout_i_reg[21]_24 ),
        .\gpr1.dout_i_reg[21]_25 (\gpr1.dout_i_reg[21]_25 ),
        .\gpr1.dout_i_reg[21]_26 (\gpr1.dout_i_reg[21]_26 ),
        .\gpr1.dout_i_reg[21]_27 (\gpr1.dout_i_reg[21]_27 ),
        .\gpr1.dout_i_reg[21]_28 (\gpr1.dout_i_reg[21]_28 ),
        .\gpr1.dout_i_reg[21]_29 (\gpr1.dout_i_reg[21]_29 ),
        .\gpr1.dout_i_reg[21]_3 (\gpr1.dout_i_reg[21]_3 ),
        .\gpr1.dout_i_reg[21]_30 (\gpr1.dout_i_reg[21]_30 ),
        .\gpr1.dout_i_reg[21]_31 (\gpr1.dout_i_reg[21]_31 ),
        .\gpr1.dout_i_reg[21]_32 (\gpr1.dout_i_reg[21]_32 ),
        .\gpr1.dout_i_reg[21]_33 (\gpr1.dout_i_reg[21]_33 ),
        .\gpr1.dout_i_reg[21]_34 (\gpr1.dout_i_reg[21]_34 ),
        .\gpr1.dout_i_reg[21]_35 (\gpr1.dout_i_reg[21]_35 ),
        .\gpr1.dout_i_reg[21]_36 (\gpr1.dout_i_reg[21]_36 ),
        .\gpr1.dout_i_reg[21]_37 (\gpr1.dout_i_reg[21]_37 ),
        .\gpr1.dout_i_reg[21]_38 (\gpr1.dout_i_reg[21]_38 ),
        .\gpr1.dout_i_reg[21]_39 (\gpr1.dout_i_reg[21]_39 ),
        .\gpr1.dout_i_reg[21]_4 (\gpr1.dout_i_reg[21]_4 ),
        .\gpr1.dout_i_reg[21]_40 (\gpr1.dout_i_reg[21]_40 ),
        .\gpr1.dout_i_reg[21]_41 (\gpr1.dout_i_reg[21]_41 ),
        .\gpr1.dout_i_reg[21]_42 (\gpr1.dout_i_reg[21]_42 ),
        .\gpr1.dout_i_reg[21]_43 (\gpr1.dout_i_reg[21]_43 ),
        .\gpr1.dout_i_reg[21]_44 (\gpr1.dout_i_reg[21]_44 ),
        .\gpr1.dout_i_reg[21]_45 (\gpr1.dout_i_reg[21]_45 ),
        .\gpr1.dout_i_reg[21]_46 (\gpr1.dout_i_reg[21]_46 ),
        .\gpr1.dout_i_reg[21]_47 (\gpr1.dout_i_reg[21]_47 ),
        .\gpr1.dout_i_reg[21]_48 (\gpr1.dout_i_reg[21]_48 ),
        .\gpr1.dout_i_reg[21]_49 (\gpr1.dout_i_reg[21]_49 ),
        .\gpr1.dout_i_reg[21]_5 (\gpr1.dout_i_reg[21]_5 ),
        .\gpr1.dout_i_reg[21]_50 (\gpr1.dout_i_reg[21]_50 ),
        .\gpr1.dout_i_reg[21]_51 (\gpr1.dout_i_reg[21]_51 ),
        .\gpr1.dout_i_reg[21]_52 (\gpr1.dout_i_reg[21]_52 ),
        .\gpr1.dout_i_reg[21]_53 (\gpr1.dout_i_reg[21]_53 ),
        .\gpr1.dout_i_reg[21]_54 (\gpr1.dout_i_reg[21]_54 ),
        .\gpr1.dout_i_reg[21]_55 (\gpr1.dout_i_reg[21]_55 ),
        .\gpr1.dout_i_reg[21]_56 (\gpr1.dout_i_reg[21]_56 ),
        .\gpr1.dout_i_reg[21]_57 (\gpr1.dout_i_reg[21]_57 ),
        .\gpr1.dout_i_reg[21]_58 (\gpr1.dout_i_reg[21]_58 ),
        .\gpr1.dout_i_reg[21]_59 (\gpr1.dout_i_reg[21]_59 ),
        .\gpr1.dout_i_reg[21]_6 (\gpr1.dout_i_reg[21]_6 ),
        .\gpr1.dout_i_reg[21]_60 (\gpr1.dout_i_reg[21]_60 ),
        .\gpr1.dout_i_reg[21]_61 (\gpr1.dout_i_reg[21]_61 ),
        .\gpr1.dout_i_reg[21]_62 (\gpr1.dout_i_reg[21]_62 ),
        .\gpr1.dout_i_reg[21]_63 (\gpr1.dout_i_reg[21]_63 ),
        .\gpr1.dout_i_reg[21]_64 (\gpr1.dout_i_reg[21]_64 ),
        .\gpr1.dout_i_reg[21]_65 (\gpr1.dout_i_reg[21]_65 ),
        .\gpr1.dout_i_reg[21]_66 (\gpr1.dout_i_reg[21]_66 ),
        .\gpr1.dout_i_reg[21]_67 (\gpr1.dout_i_reg[21]_67 ),
        .\gpr1.dout_i_reg[21]_68 (\gpr1.dout_i_reg[21]_68 ),
        .\gpr1.dout_i_reg[21]_69 (\gpr1.dout_i_reg[21]_69 ),
        .\gpr1.dout_i_reg[21]_7 (\gpr1.dout_i_reg[21]_7 ),
        .\gpr1.dout_i_reg[21]_70 (\gpr1.dout_i_reg[21]_70 ),
        .\gpr1.dout_i_reg[21]_71 (\gpr1.dout_i_reg[21]_71 ),
        .\gpr1.dout_i_reg[21]_72 (\gpr1.dout_i_reg[21]_72 ),
        .\gpr1.dout_i_reg[21]_73 (\gpr1.dout_i_reg[21]_73 ),
        .\gpr1.dout_i_reg[21]_74 (\gpr1.dout_i_reg[21]_74 ),
        .\gpr1.dout_i_reg[21]_75 (\gpr1.dout_i_reg[21]_75 ),
        .\gpr1.dout_i_reg[21]_76 (\gpr1.dout_i_reg[21]_76 ),
        .\gpr1.dout_i_reg[21]_77 (\gpr1.dout_i_reg[21]_77 ),
        .\gpr1.dout_i_reg[21]_78 (\gpr1.dout_i_reg[21]_78 ),
        .\gpr1.dout_i_reg[21]_79 (\gpr1.dout_i_reg[21]_79 ),
        .\gpr1.dout_i_reg[21]_8 (\gpr1.dout_i_reg[21]_8 ),
        .\gpr1.dout_i_reg[21]_80 (\gpr1.dout_i_reg[21]_80 ),
        .\gpr1.dout_i_reg[21]_81 (\gpr1.dout_i_reg[21]_81 ),
        .\gpr1.dout_i_reg[21]_82 (\gpr1.dout_i_reg[21]_82 ),
        .\gpr1.dout_i_reg[21]_83 (\gpr1.dout_i_reg[21]_83 ),
        .\gpr1.dout_i_reg[21]_84 (\gpr1.dout_i_reg[21]_84 ),
        .\gpr1.dout_i_reg[21]_85 (\gpr1.dout_i_reg[21]_85 ),
        .\gpr1.dout_i_reg[21]_86 (\gpr1.dout_i_reg[21]_86 ),
        .\gpr1.dout_i_reg[21]_87 (\gpr1.dout_i_reg[21]_87 ),
        .\gpr1.dout_i_reg[21]_88 (\gpr1.dout_i_reg[21]_88 ),
        .\gpr1.dout_i_reg[21]_89 (\gpr1.dout_i_reg[21]_89 ),
        .\gpr1.dout_i_reg[21]_9 (\gpr1.dout_i_reg[21]_9 ),
        .\gpr1.dout_i_reg[21]_90 (\gpr1.dout_i_reg[21]_90 ),
        .\gpr1.dout_i_reg[21]_91 (\gpr1.dout_i_reg[21]_91 ),
        .\gpr1.dout_i_reg[21]_92 (\gpr1.dout_i_reg[21]_92 ),
        .\gpr1.dout_i_reg[21]_93 (\gpr1.dout_i_reg[21]_93 ),
        .\gpr1.dout_i_reg[21]_94 (\gpr1.dout_i_reg[21]_94 ),
        .\gpr1.dout_i_reg[21]_95 (\gpr1.dout_i_reg[21]_95 ),
        .\gpr1.dout_i_reg[21]_96 (\gpr1.dout_i_reg[21]_96 ),
        .\gpr1.dout_i_reg[21]_97 (\gpr1.dout_i_reg[21]_97 ),
        .\gpr1.dout_i_reg[21]_98 (\gpr1.dout_i_reg[21]_98 ),
        .\gpr1.dout_i_reg[21]_99 (\gpr1.dout_i_reg[21]_99 ),
        .\gpr1.dout_i_reg[3] (\gpr1.dout_i_reg[3] ),
        .\gpr1.dout_i_reg[3]_0 (\gpr1.dout_i_reg[3]_0 ),
        .\gpr1.dout_i_reg[6] (\gpr1.dout_i_reg[6] ),
        .\gpr1.dout_i_reg[6]_0 (\gpr1.dout_i_reg[6]_0 ),
        .\gpr1.dout_i_reg[9] (\gpr1.dout_i_reg[9] ),
        .\gpr1.dout_i_reg[9]_0 (\gpr1.dout_i_reg[9]_0 ),
        .\grxd.rx_len_wr_en_reg (\gwss.wsts_n_7 ),
        .\grxd.rx_len_wr_en_reg_0 (\gwss.wsts_n_6 ),
        .\grxd.rx_len_wr_en_reg_1 (\gwss.wsts_n_3 ),
        .\grxd.rx_len_wr_en_reg_2 (\gwss.wsts_n_5 ),
        .\grxd.rx_len_wr_en_reg_3 (\gwss.wsts_n_4 ),
        .out(\gwss.wsts_n_0 ),
        .p_17_out(p_17_out),
        .ram_full_fb_i_reg(ram_empty_i_reg),
        .rx_len_wr_en(rx_len_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .sig_str_rst_reg(sig_str_rst_reg));
endmodule

(* ORIG_REF_NAME = "wr_pf_ss" *) 
module red_pitaya_ps_1_data_fifo_0_wr_pf_ss
   (p_8_out,
    \sig_register_array_reg[0][11] ,
    p_3_out,
    D,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_reg[11] ,
    \gc0.count_d1_reg[14] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    s_axi_aclk,
    out,
    ram_wr_en_i,
    ram_rd_en_i,
    sig_rxd_prog_full_d1);
  output p_8_out;
  output \sig_register_array_reg[0][11] ;
  input p_3_out;
  input [13:0]D;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [3:0]\gcc0.gc0.count_reg[11] ;
  input [2:0]\gc0.count_d1_reg[14] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input s_axi_aclk;
  input out;
  input ram_wr_en_i;
  input ram_rd_en_i;
  input sig_rxd_prog_full_d1;

  wire [13:0]D;
  wire [3:0]S;
  wire [2:0]\gc0.count_d1_reg[14] ;
  wire [3:0]\gcc0.gc0.count_reg[11] ;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire \gpfs.prog_full_i_i_2_n_0 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \gpfs.prog_full_i_i_4_n_0 ;
  wire \gpfs.prog_full_i_i_5_n_0 ;
  wire \gpfs.prog_full_i_i_6_n_0 ;
  wire \gpfs.prog_full_i_i_7_n_0 ;
  wire \gpfs.prog_full_i_i_8_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire out;
  wire p_3_out;
  wire p_8_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire s_axi_aclk;
  wire \sig_register_array_reg[0][11] ;
  wire sig_rxd_prog_full_d1;
  wire [3:2]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__2_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__2_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__2_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \gpfs.prog_full_i_i_1 
       (.I0(\gpfs.prog_full_i_i_2_n_0 ),
        .I1(\gpfs.prog_full_i_i_3_n_0 ),
        .I2(\gpfs.prog_full_i_i_4_n_0 ),
        .I3(\gpfs.prog_full_i_i_5_n_0 ),
        .I4(p_8_out),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \gpfs.prog_full_i_i_2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11] ),
        .O(\gpfs.prog_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gpfs.prog_full_i_i_3 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15] ),
        .I1(ram_rd_en_i),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14] ),
        .I4(out),
        .I5(ram_wr_en_i),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \gpfs.prog_full_i_i_4 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .O(\gpfs.prog_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \gpfs.prog_full_i_i_5 
       (.I0(\gpfs.prog_full_i_i_6_n_0 ),
        .I1(\gpfs.prog_full_i_i_7_n_0 ),
        .I2(\gpfs.prog_full_i_i_8_n_0 ),
        .I3(out),
        .O(\gpfs.prog_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gpfs.prog_full_i_i_6 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .O(\gpfs.prog_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00020200)) 
    \gpfs.prog_full_i_i_7 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I3(ram_wr_en_i),
        .I4(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gpfs.prog_full_i_i_8 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14] ),
        .O(\gpfs.prog_full_i_i_8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1_n_0 ),
        .Q(p_8_out),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(D[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(D[11:8]),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(\gcc0.gc0.count_reg[11] ));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({NLW_plusOp_carry__2_CO_UNCONNECTED[3:2],plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[13:12]}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3],plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b0,\gc0.count_d1_reg[14] }));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_register_array[0][11]_i_3 
       (.I0(p_8_out),
        .I1(sig_rxd_prog_full_d1),
        .O(\sig_register_array_reg[0][11] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss
   (\grxd.fg_rxd_wr_length_reg[21] ,
    rx_str_wr_en,
    p_3_out,
    rd_pntr_inv_pad,
    ram_full_i_reg_0,
    p_19_out,
    cntr_en,
    ENA_I_31,
    axi_str_rxd_tready,
    \sig_register_array_reg[0][5] ,
    \greg.ram_wr_en_i_reg ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \grxd.rx_len_wr_en_reg ,
    \grxd.fg_rxd_wr_length_reg[2] ,
    v1_reg_32,
    v1_reg_33,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    s_axi_aclk,
    O,
    \grxd.fg_rxd_wr_length_reg[2]_0 ,
    rx_len_wr_en,
    axi_str_rxd_tvalid,
    axi_str_rxd_tlast,
    s_axi_aresetn,
    Axi_Str_TxD_AReset,
    empty_fwft_fb_o_i_reg,
    out,
    \gaxi_full_sm.r_valid_r1_reg ,
    ENA_dly_D_65,
    rx_fg_len_empty_d1,
    empty_fwft_i_reg,
    \grxd.fg_rxd_wr_length_reg[2]_1 ,
    p_3_in);
  output \grxd.fg_rxd_wr_length_reg[21] ;
  output rx_str_wr_en;
  output p_3_out;
  output [0:0]rd_pntr_inv_pad;
  output ram_full_i_reg_0;
  output p_19_out;
  output cntr_en;
  output ENA_I_31;
  output axi_str_rxd_tready;
  output \sig_register_array_reg[0][5] ;
  output \greg.ram_wr_en_i_reg ;
  output [1:0]WEA;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  output \grxd.rx_len_wr_en_reg ;
  output \grxd.fg_rxd_wr_length_reg[2] ;
  input [7:0]v1_reg_32;
  input [7:0]v1_reg_33;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input s_axi_aclk;
  input [0:0]O;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  input rx_len_wr_en;
  input axi_str_rxd_tvalid;
  input axi_str_rxd_tlast;
  input s_axi_aresetn;
  input Axi_Str_TxD_AReset;
  input empty_fwft_fb_o_i_reg;
  input out;
  input \gaxi_full_sm.r_valid_r1_reg ;
  input ENA_dly_D_65;
  input rx_fg_len_empty_d1;
  input empty_fwft_i_reg;
  input [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  input p_3_in;

  wire Axi_Str_TxD_AReset;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire ENA_I_31;
  wire ENA_dly_D_65;
  wire [0:0]O;
  wire [1:0]WEA;
  wire axi_str_rxd_tlast;
  wire axi_str_rxd_tready;
  wire axi_str_rxd_tvalid;
  wire c0_n_0;
  wire cntr_en;
  wire comp1;
  wire empty_fwft_fb_o_i_reg;
  wire empty_fwft_i_reg;
  wire \gaxi_full_sm.r_valid_r1_reg ;
  wire \greg.ram_wr_en_i_reg ;
  wire \grxd.fg_rxd_wr_length[2]_i_2_n_0 ;
  wire \grxd.fg_rxd_wr_length_reg[21] ;
  wire \grxd.fg_rxd_wr_length_reg[2] ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_0 ;
  wire [0:0]\grxd.fg_rxd_wr_length_reg[2]_1 ;
  wire \grxd.rx_len_wr_en_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire out;
  wire p_19_out;
  wire p_3_in;
  wire p_3_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire [0:0]rd_pntr_inv_pad;
  wire rx_fg_len_empty_d1;
  wire rx_len_wr_en;
  wire rx_str_wr_en;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \sig_register_array_reg[0][5] ;
  wire [7:0]v1_reg_32;
  wire [7:0]v1_reg_33;

  LUT4 #(
    .INIT(16'hABAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31 
       (.I0(ENA_dly_D_65),
        .I1(ram_full_fb_i),
        .I2(ram_full_i),
        .I3(axi_str_rxd_tvalid),
        .O(ENA_I_31));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(WEA[0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(WEA[1]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__10 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__5 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__7 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__8 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]));
  LUT3 #(
    .INIT(8'h10)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__9 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]));
  LUT3 #(
    .INIT(8'hFD)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4 
       (.I0(axi_str_rxd_tvalid),
        .I1(ram_full_i),
        .I2(ram_full_fb_i),
        .O(ram_full_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_str_rxd_tready_INST_0
       (.I0(ram_full_i),
        .O(axi_str_rxd_tready));
  red_pitaya_ps_1_data_fifo_0_compare c0
       (.comp1(comp1),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\grstd1.grst_full.grst_f.rst_d3_reg (out),
        .out(ram_full_fb_i),
        .ram_full_i_reg(c0_n_0),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .v1_reg_32(v1_reg_32));
  red_pitaya_ps_1_data_fifo_0_compare_3 c1
       (.comp1(comp1),
        .v1_reg_33(v1_reg_33));
  LUT4 #(
    .INIT(16'h5655)) 
    \count[0]_i_1 
       (.I0(\gaxi_full_sm.r_valid_r1_reg ),
        .I1(ram_full_fb_i),
        .I2(ram_full_i),
        .I3(axi_str_rxd_tvalid),
        .O(cntr_en));
  LUT3 #(
    .INIT(8'h10)) 
    \gcc0.gc0.count_d1[14]_i_2 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(p_19_out));
  LUT3 #(
    .INIT(8'h10)) 
    \greg.ram_wr_en_i_i_1 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .O(\greg.ram_wr_en_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAFFFF)) 
    \grxd.fg_rxd_wr_length[21]_i_1 
       (.I0(rx_len_wr_en),
        .I1(axi_str_rxd_tvalid),
        .I2(ram_full_i),
        .I3(axi_str_rxd_tlast),
        .I4(s_axi_aresetn),
        .I5(Axi_Str_TxD_AReset),
        .O(\grxd.fg_rxd_wr_length_reg[21] ));
  LUT2 #(
    .INIT(4'h2)) 
    \grxd.fg_rxd_wr_length[21]_i_2 
       (.I0(axi_str_rxd_tvalid),
        .I1(ram_full_i),
        .O(rx_str_wr_en));
  LUT6 #(
    .INIT(64'h00000000FFBA008A)) 
    \grxd.fg_rxd_wr_length[2]_i_1 
       (.I0(\grxd.fg_rxd_wr_length_reg[2]_1 ),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tvalid),
        .I3(rx_len_wr_en),
        .I4(\grxd.fg_rxd_wr_length[2]_i_2_n_0 ),
        .I5(p_3_in),
        .O(\grxd.fg_rxd_wr_length_reg[2] ));
  LUT6 #(
    .INIT(64'h0000AA000000FC00)) 
    \grxd.fg_rxd_wr_length[2]_i_2 
       (.I0(O),
        .I1(\grxd.fg_rxd_wr_length_reg[2]_0 ),
        .I2(rx_len_wr_en),
        .I3(axi_str_rxd_tvalid),
        .I4(ram_full_i),
        .I5(axi_str_rxd_tlast),
        .O(\grxd.fg_rxd_wr_length[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \grxd.rx_len_wr_en_i_1 
       (.I0(axi_str_rxd_tvalid),
        .I1(ram_full_i),
        .I2(axi_str_rxd_tlast),
        .I3(s_axi_aresetn),
        .I4(Axi_Str_TxD_AReset),
        .O(\grxd.rx_len_wr_en_reg ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT4 #(
    .INIT(16'h0200)) 
    plusOp_carry_i_1
       (.I0(empty_fwft_fb_o_i_reg),
        .I1(ram_full_fb_i),
        .I2(ram_full_i),
        .I3(axi_str_rxd_tvalid),
        .O(p_3_out));
  LUT4 #(
    .INIT(16'hABAA)) 
    plusOp_carry_i_1__0
       (.I0(empty_fwft_fb_o_i_reg),
        .I1(ram_full_fb_i),
        .I2(ram_full_i),
        .I3(axi_str_rxd_tvalid),
        .O(rd_pntr_inv_pad));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ));
  LUT5 #(
    .INIT(32'h0000AAEA)) 
    \sig_register_array[0][5]_i_3 
       (.I0(rx_fg_len_empty_d1),
        .I1(axi_str_rxd_tvalid),
        .I2(axi_str_rxd_tlast),
        .I3(ram_full_i),
        .I4(empty_fwft_i_reg),
        .O(\sig_register_array_reg[0][5] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0
   (out,
    p_17_out,
    ram_empty_i_reg,
    \gpr1.dout_i_reg[21] ,
    \gpr1.dout_i_reg[21]_0 ,
    \gpr1.dout_i_reg[21]_1 ,
    \gpr1.dout_i_reg[21]_2 ,
    \gpr1.dout_i_reg[21]_3 ,
    v1_reg,
    v1_reg_0,
    s_axi_aclk,
    ram_empty_fb_i_reg,
    rx_len_wr_en,
    sig_str_rst_reg,
    Q);
  output out;
  output p_17_out;
  output ram_empty_i_reg;
  output \gpr1.dout_i_reg[21] ;
  output \gpr1.dout_i_reg[21]_0 ;
  output \gpr1.dout_i_reg[21]_1 ;
  output \gpr1.dout_i_reg[21]_2 ;
  output \gpr1.dout_i_reg[21]_3 ;
  input [6:0]v1_reg;
  input [6:0]v1_reg_0;
  input s_axi_aclk;
  input ram_empty_fb_i_reg;
  input rx_len_wr_en;
  input sig_str_rst_reg;
  input [4:0]Q;

  wire [4:0]Q;
  wire c0_n_0;
  wire comp1;
  wire \gpr1.dout_i_reg[21] ;
  wire \gpr1.dout_i_reg[21]_0 ;
  wire \gpr1.dout_i_reg[21]_1 ;
  wire \gpr1.dout_i_reg[21]_2 ;
  wire \gpr1.dout_i_reg[21]_3 ;
  wire p_17_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rx_len_wr_en;
  wire s_axi_aclk;
  wire sig_str_rst_reg;
  wire [6:0]v1_reg;
  wire [6:0]v1_reg_0;

  assign out = ram_full_fb_i;
  LUT3 #(
    .INIT(8'hDF)) 
    RAM_reg_1088_1151_0_2_i_2
       (.I0(rx_len_wr_en),
        .I1(ram_full_fb_i),
        .I2(Q[2]),
        .O(\gpr1.dout_i_reg[21]_1 ));
  LUT3 #(
    .INIT(8'hDF)) 
    RAM_reg_2112_2175_0_2_i_2
       (.I0(rx_len_wr_en),
        .I1(ram_full_fb_i),
        .I2(Q[3]),
        .O(\gpr1.dout_i_reg[21]_2 ));
  LUT3 #(
    .INIT(8'hDF)) 
    RAM_reg_320_383_0_2_i_2
       (.I0(rx_len_wr_en),
        .I1(ram_full_fb_i),
        .I2(Q[0]),
        .O(\gpr1.dout_i_reg[21] ));
  LUT3 #(
    .INIT(8'hDF)) 
    RAM_reg_4096_4159_0_2_i_2
       (.I0(rx_len_wr_en),
        .I1(ram_full_fb_i),
        .I2(Q[4]),
        .O(\gpr1.dout_i_reg[21]_3 ));
  LUT3 #(
    .INIT(8'hDF)) 
    RAM_reg_512_575_0_2_i_2
       (.I0(rx_len_wr_en),
        .I1(ram_full_fb_i),
        .I2(Q[1]),
        .O(\gpr1.dout_i_reg[21]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    RAM_reg_64_127_0_2_i_3
       (.I0(ram_full_fb_i),
        .I1(rx_len_wr_en),
        .O(ram_empty_i_reg));
  red_pitaya_ps_1_data_fifo_0_compare__parameterized0 c0
       (.comp1(comp1),
        .out(ram_full_fb_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_i_reg(c0_n_0),
        .rx_len_wr_en(rx_len_wr_en),
        .sig_str_rst_reg(sig_str_rst_reg),
        .v1_reg(v1_reg));
  red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0 c1
       (.comp1(comp1),
        .v1_reg_0(v1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[12]_i_1 
       (.I0(rx_len_wr_en),
        .I1(ram_full_fb_i),
        .O(p_17_out));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
