v 20100214 2
N 24300 46100 23800 46100 4
N 23800 45700 24300 45700 4
N 21800 44500 21800 44900 4
N 21800 44500 24300 44500 4
N 24200 46100 24200 46800 4
N 24200 46800 28000 46800 4
N 21800 46100 21200 46100 4
N 21200 44100 21200 46100 4
N 21200 44100 26700 44100 4
N 26700 44100 26700 45700 4
N 21800 45700 21400 45700 4
N 21400 45700 21400 44300 4
N 26300 45700 26700 45700 4
N 21400 44300 26500 44300 4
N 26300 46100 28000 46100 4
C 23900 45300 1 0 0 vcc-1.sym
N 24300 45300 24100 45300 4
C 21400 45300 1 0 0 vcc-1.sym
N 21800 45300 21600 45300 4
N 21800 44900 21000 44900 4
N 26500 44300 26500 46100 4
T 21900 46900 9 10 1 0 0 0 1
CLOCK GENERATOR
C 28000 46700 1 0 0 output-2.sym
{
T 28900 46900 5 10 0 0 0 0 1
net=Q:1
T 28200 47400 5 10 0 0 0 0 1
device=none
T 28900 46800 5 10 1 1 0 1 1
value=Q
}
C 28000 46000 1 0 0 output-2.sym
{
T 28900 46200 5 10 0 0 0 0 1
net=E:1
T 28200 46700 5 10 0 0 0 0 1
device=none
T 28900 46100 5 10 1 1 0 1 1
value=E
}
C 7300 40100 1 0 0 input-2.sym
{
T 7300 40300 5 10 0 0 0 0 1
net=E:1
T 7900 40800 5 10 0 0 0 0 1
device=none
T 7800 40200 5 10 1 1 0 7 1
value=E
}
C 7300 39800 1 0 0 input-2.sym
{
T 7300 40000 5 10 0 0 0 0 1
net=Q:1
T 7900 40500 5 10 0 0 0 0 1
device=none
T 7800 39900 5 10 1 1 0 7 1
value=Q
}
C 19800 44400 1 0 0 EMBEDDEDosc-4.sym
[
P 21000 44900 20600 44900 1 0 0
{
T 20650 44950 5 10 1 1 0 0 1
pinnumber=8
T 20650 44950 5 10 0 0 0 0 1
pinseq=8
}
T 19800 44400 9 10 1 0 0 0 1
OSC
B 19800 44600 800 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 19800 46200 5 10 0 0 0 0 1
device=OSC
T 19800 45300 8 10 0 1 0 0 1
refdes=U?
T 19800 46000 8 10 0 0 0 0 1
net=GND:7
T 19800 45800 8 10 0 0 0 0 1
net=Vcc:14
T 19800 45600 8 10 0 0 0 0 1
footprint=DIP14
L 19900 44800 20000 44800 3 0 0 0 -1 -1
L 20000 44800 20000 45000 3 0 0 0 -1 -1
L 20000 45000 20200 45000 3 0 0 0 -1 -1
L 20200 45000 20200 44800 3 0 0 0 -1 -1
L 20200 44800 20400 44800 3 0 0 0 -1 -1
L 20400 44800 20400 45000 3 0 0 0 -1 -1
L 20500 45000 20400 45000 3 0 0 0 -1 -1
]
{
T 19800 46200 5 10 0 0 0 0 1
device=OSC
T 19800 45300 5 10 1 1 0 0 1
refdes=X1
T 19800 45600 5 10 0 0 0 0 1
footprint=DIP14
T 20200 45300 5 10 1 1 0 0 1
value=8MHz
}
C 8000 42900 1 270 0 capacitor-2.sym
{
T 8700 42700 5 10 0 0 270 0 1
device=POL_CAPACITOR
T 8400 42500 5 10 1 1 0 0 1
refdes=C6
T 8900 42700 5 10 0 0 270 0 1
symversion=0.1
T 8400 42300 5 10 1 1 0 0 1
value=10uF
T 11700 41700 5 10 0 1 0 0 1
footprint=RCY100
}
C 8100 41700 1 0 0 gnd-1.sym
C 8700 33400 1 0 0 EMBEDDED6809e.sym
[
P 8700 39000 8900 39000 1 0 0
{
T 8900 39050 5 8 1 1 0 6 1
pinnumber=2
T 8900 38950 5 8 0 1 0 8 1
pinseq=1
T 9050 39000 9 8 1 1 0 1 1
pinlabel=\_NMI\_
T 9050 39000 5 8 0 1 0 2 1
pintype=in
}
V 8950 39000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 8700 38400 8900 38400 1 0 0
{
T 8900 38450 5 8 1 1 0 6 1
pinnumber=3
T 8900 38350 5 8 0 1 0 8 1
pinseq=2
T 9050 38400 9 8 1 1 0 1 1
pinlabel=\_IRQ\_
T 9050 38400 5 8 0 1 0 2 1
pintype=in
}
V 8950 38400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 8700 37800 8900 37800 1 0 0
{
T 8900 37850 5 8 1 1 0 6 1
pinnumber=4
T 8900 37750 5 8 0 1 0 8 1
pinseq=3
T 9050 37800 9 8 1 1 0 1 1
pinlabel=\_FIRQ\_
T 9050 37800 5 8 0 1 0 2 1
pintype=in
}
V 8950 37800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11300 33900 11000 33900 1 0 0
{
T 11100 33950 5 8 1 1 0 0 1
pinnumber=5
T 11100 33850 5 8 0 1 0 2 1
pinseq=4
T 10950 33900 9 8 1 1 0 7 1
pinlabel=BS
T 10950 33900 5 8 0 1 0 8 1
pintype=out
}
P 11300 33600 11000 33600 1 0 0
{
T 11100 33650 5 8 1 1 0 0 1
pinnumber=6
T 11100 33550 5 8 0 1 0 2 1
pinseq=5
T 10950 33600 9 8 1 1 0 7 1
pinlabel=BA
T 10950 33600 5 8 0 1 0 8 1
pintype=out
}
P 11300 42900 11000 42900 1 0 0
{
T 11100 42950 5 8 1 1 0 0 1
pinnumber=8
T 11100 42850 5 8 0 1 0 2 1
pinseq=6
T 10950 42900 9 8 1 1 0 7 1
pinlabel=A0
T 10950 42900 5 8 0 1 0 8 1
pintype=out
}
P 11300 42600 11000 42600 1 0 0
{
T 11100 42650 5 8 1 1 0 0 1
pinnumber=9
T 11100 42550 5 8 0 1 0 2 1
pinseq=7
T 10950 42600 9 8 1 1 0 7 1
pinlabel=A1
T 10950 42600 5 8 0 1 0 8 1
pintype=out
}
P 11300 42300 11000 42300 1 0 0
{
T 11100 42350 5 8 1 1 0 0 1
pinnumber=10
T 11100 42250 5 8 0 1 0 2 1
pinseq=8
T 10950 42300 9 8 1 1 0 7 1
pinlabel=A2
T 10950 42300 5 8 0 1 0 8 1
pintype=out
}
P 11300 42000 11000 42000 1 0 0
{
T 11100 42050 5 8 1 1 0 0 1
pinnumber=11
T 11100 41950 5 8 0 1 0 2 1
pinseq=9
T 10950 42000 9 8 1 1 0 7 1
pinlabel=A3
T 10950 42000 5 8 0 1 0 8 1
pintype=out
}
P 11300 41700 11000 41700 1 0 0
{
T 11100 41750 5 8 1 1 0 0 1
pinnumber=12
T 11100 41650 5 8 0 1 0 2 1
pinseq=10
T 10950 41700 9 8 1 1 0 7 1
pinlabel=A4
T 10950 41700 5 8 0 1 0 8 1
pintype=out
}
P 11300 41400 11000 41400 1 0 0
{
T 11100 41450 5 8 1 1 0 0 1
pinnumber=13
T 11100 41350 5 8 0 1 0 2 1
pinseq=11
T 10950 41400 9 8 1 1 0 7 1
pinlabel=A5
T 10950 41400 5 8 0 1 0 8 1
pintype=out
}
P 11300 41100 11000 41100 1 0 0
{
T 11100 41150 5 8 1 1 0 0 1
pinnumber=14
T 11100 41050 5 8 0 1 0 2 1
pinseq=12
T 10950 41100 9 8 1 1 0 7 1
pinlabel=A6
T 10950 41100 5 8 0 1 0 8 1
pintype=out
}
P 11300 40800 11000 40800 1 0 0
{
T 11100 40850 5 8 1 1 0 0 1
pinnumber=15
T 11100 40750 5 8 0 1 0 2 1
pinseq=13
T 10950 40800 9 8 1 1 0 7 1
pinlabel=A7
T 10950 40800 5 8 0 1 0 8 1
pintype=out
}
P 11300 40500 11000 40500 1 0 0
{
T 11100 40550 5 8 1 1 0 0 1
pinnumber=16
T 11100 40450 5 8 0 1 0 2 1
pinseq=14
T 10950 40500 9 8 1 1 0 7 1
pinlabel=A8
T 10950 40500 5 8 0 1 0 8 1
pintype=out
}
P 11300 40200 11000 40200 1 0 0
{
T 11100 40250 5 8 1 1 0 0 1
pinnumber=17
T 11100 40150 5 8 0 1 0 2 1
pinseq=15
T 10950 40200 9 8 1 1 0 7 1
pinlabel=A9
T 10950 40200 5 8 0 1 0 8 1
pintype=out
}
P 11300 39900 11000 39900 1 0 0
{
T 11100 39950 5 8 1 1 0 0 1
pinnumber=18
T 11100 39850 5 8 0 1 0 2 1
pinseq=16
T 10950 39900 9 8 1 1 0 7 1
pinlabel=A10
T 10950 39900 5 8 0 1 0 8 1
pintype=out
}
P 11300 39600 11000 39600 1 0 0
{
T 11100 39650 5 8 1 1 0 0 1
pinnumber=19
T 11100 39550 5 8 0 1 0 2 1
pinseq=17
T 10950 39600 9 8 1 1 0 7 1
pinlabel=A11
T 10950 39600 5 8 0 1 0 8 1
pintype=out
}
P 11300 39300 11000 39300 1 0 0
{
T 11100 39350 5 8 1 1 0 0 1
pinnumber=20
T 11100 39250 5 8 0 1 0 2 1
pinseq=18
T 10950 39300 9 8 1 1 0 7 1
pinlabel=A12
T 10950 39300 5 8 0 1 0 8 1
pintype=out
}
P 11300 39000 11000 39000 1 0 0
{
T 11100 39050 5 8 1 1 0 0 1
pinnumber=21
T 11100 38950 5 8 0 1 0 2 1
pinseq=19
T 10950 39000 9 8 1 1 0 7 1
pinlabel=A13
T 10950 39000 5 8 0 1 0 8 1
pintype=out
}
P 11300 38700 11000 38700 1 0 0
{
T 11100 38750 5 8 1 1 0 0 1
pinnumber=22
T 11100 38650 5 8 0 1 0 2 1
pinseq=20
T 10950 38700 9 8 1 1 0 7 1
pinlabel=A14
T 10950 38700 5 8 0 1 0 8 1
pintype=out
}
P 11300 38400 11000 38400 1 0 0
{
T 11100 38450 5 8 1 1 0 0 1
pinnumber=23
T 11100 38350 5 8 0 1 0 2 1
pinseq=21
T 10950 38400 9 8 1 1 0 7 1
pinlabel=A15
T 10950 38400 5 8 0 1 0 8 1
pintype=out
}
P 11300 35700 11000 35700 1 0 0
{
T 11100 35750 5 8 1 1 0 0 1
pinnumber=24
T 11100 35650 5 8 0 1 0 2 1
pinseq=22
T 10950 35700 9 8 1 1 0 7 1
pinlabel=D7
T 10950 35700 5 8 0 1 0 8 1
pintype=io
}
P 11300 36000 11000 36000 1 0 0
{
T 11100 36050 5 8 1 1 0 0 1
pinnumber=25
T 11100 35950 5 8 0 1 0 2 1
pinseq=23
T 10950 36000 9 8 1 1 0 7 1
pinlabel=D6
T 10950 36000 5 8 0 1 0 8 1
pintype=io
}
P 11300 36300 11000 36300 1 0 0
{
T 11100 36350 5 8 1 1 0 0 1
pinnumber=26
T 11100 36250 5 8 0 1 0 2 1
pinseq=24
T 10950 36300 9 8 1 1 0 7 1
pinlabel=D5
T 10950 36300 5 8 0 1 0 8 1
pintype=io
}
P 11300 36600 11000 36600 1 0 0
{
T 11100 36650 5 8 1 1 0 0 1
pinnumber=27
T 11100 36550 5 8 0 1 0 2 1
pinseq=25
T 10950 36600 9 8 1 1 0 7 1
pinlabel=D4
T 10950 36600 5 8 0 1 0 8 1
pintype=io
}
P 11300 36900 11000 36900 1 0 0
{
T 11100 36950 5 8 1 1 0 0 1
pinnumber=28
T 11100 36850 5 8 0 1 0 2 1
pinseq=26
T 10950 36900 9 8 1 1 0 7 1
pinlabel=D3
T 10950 36900 5 8 0 1 0 8 1
pintype=io
}
P 11300 37200 11000 37200 1 0 0
{
T 11100 37250 5 8 1 1 0 0 1
pinnumber=29
T 11100 37150 5 8 0 1 0 2 1
pinseq=27
T 10950 37200 9 8 1 1 0 7 1
pinlabel=D2
T 10950 37200 5 8 0 1 0 8 1
pintype=io
}
P 11300 37500 11000 37500 1 0 0
{
T 11100 37550 5 8 1 1 0 0 1
pinnumber=30
T 11100 37450 5 8 0 1 0 2 1
pinseq=28
T 10950 37500 9 8 1 1 0 7 1
pinlabel=D1
T 10950 37500 5 8 0 1 0 8 1
pintype=io
}
P 11300 37800 11000 37800 1 0 0
{
T 11100 37850 5 8 1 1 0 0 1
pinnumber=31
T 11100 37750 5 8 0 1 0 2 1
pinseq=29
T 10950 37800 9 8 1 1 0 7 1
pinlabel=D0
T 10950 37800 5 8 0 1 0 8 1
pintype=io
}
P 11300 35100 11000 35100 1 0 0
{
T 11100 35150 5 8 1 1 0 0 1
pinnumber=32
T 11100 35050 5 8 0 1 0 2 1
pinseq=30
T 10950 35100 9 8 1 1 0 7 1
pinlabel=R/\_W\_
T 10950 35100 5 8 0 1 0 8 1
pintype=out
}
P 11300 34800 11000 34800 1 0 0
{
T 11100 34850 5 8 1 1 0 0 1
pinnumber=33
T 11100 34750 5 8 0 1 0 2 1
pinseq=31
T 10950 34800 9 8 1 1 0 7 1
pinlabel=BUSY
T 10950 34800 5 8 0 1 0 8 1
pintype=out
}
P 8700 40200 9000 40200 1 0 0
{
T 8900 40250 5 8 1 1 0 6 1
pinnumber=34
T 8900 40150 5 8 0 1 0 8 1
pinseq=32
T 9125 40200 9 8 1 1 0 1 1
pinlabel=E
T 9125 40200 5 8 0 1 0 2 1
pintype=clk
}
L 9100 40200 9000 40275 3 0 0 0 -1 -1
L 9100 40200 9000 40125 3 0 0 0 -1 -1
P 8700 39900 9000 39900 1 0 0
{
T 8900 39950 5 8 1 1 0 6 1
pinnumber=35
T 8900 39850 5 8 0 1 0 8 1
pinseq=33
T 9125 39900 9 8 1 1 0 1 1
pinlabel=Q
T 9125 39900 5 8 0 1 0 2 1
pintype=clk
}
L 9100 39900 9000 39975 3 0 0 0 -1 -1
L 9100 39900 9000 39825 3 0 0 0 -1 -1
P 11300 34500 11000 34500 1 0 0
{
T 11100 34550 5 8 1 1 0 0 1
pinnumber=36
T 11100 34450 5 8 0 1 0 2 1
pinseq=34
T 10950 34500 9 8 1 1 0 7 1
pinlabel=AVMA
T 10950 34500 5 8 0 1 0 8 1
pintype=out
}
P 8700 42900 8900 42900 1 0 0
{
T 8900 42950 5 8 1 1 0 6 1
pinnumber=37
T 8900 42850 5 8 0 1 0 8 1
pinseq=35
T 9050 42900 9 8 1 1 0 1 1
pinlabel=\_RESET\_
T 9050 42900 5 8 0 1 0 2 1
pintype=in
}
V 8950 42900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11300 34200 11000 34200 1 0 0
{
T 11100 34250 5 8 1 1 0 0 1
pinnumber=38
T 11100 34150 5 8 0 1 0 2 1
pinseq=36
T 10950 34200 9 8 1 1 0 7 1
pinlabel=LIC
T 10950 34200 5 8 0 1 0 8 1
pintype=out
}
P 8700 40800 9000 40800 1 0 0
{
T 8900 40850 5 8 1 1 0 6 1
pinnumber=39
T 8900 40750 5 8 0 1 0 8 1
pinseq=37
T 9050 40800 9 8 1 1 0 1 1
pinlabel=TSC
T 9050 40800 5 8 0 1 0 2 1
pintype=in
}
P 8700 41400 8900 41400 1 0 0
{
T 8900 41450 5 8 1 1 0 6 1
pinnumber=40
T 8900 41350 5 8 0 1 0 8 1
pinseq=38
T 9050 41400 9 8 1 1 0 1 1
pinlabel=\_HALT\_
T 9050 41400 5 8 0 1 0 2 1
pintype=in
}
V 8950 41400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 9000 33400 2000 9700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 11000 43300 8 10 0 1 0 6 1
refdes=U?
T 9000 43200 9 10 1 0 0 0 1
MC6809E
T 9000 43200 5 10 0 0 0 0 1
device=MC6809E
T 9000 43400 5 10 0 0 0 0 1
footprint=DIP40
T 9000 43600 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 9000 43800 5 10 0 0 0 0 1
documentation=http://www.classiccmp.org/dunfield/r/6809e.pdf
T 9000 44000 5 10 0 0 0 0 1
description=8-bit microprocessor
T 9000 44200 5 10 0 0 0 0 1
numslots=0
T 9000 44400 5 10 0 0 0 0 1
dist-license=
T 9000 44600 5 10 0 0 0 0 1
use-license=
T 9000 44800 5 10 0 0 0 0 1
net=Vcc:7
T 9000 45000 5 10 0 0 0 0 1
net=GND:1
]
{
T 11000 43200 5 10 1 1 0 6 1
refdes=U4
T 9000 43200 5 10 0 0 0 0 1
device=MC68B09E
T 9000 43400 5 10 0 0 0 0 1
footprint=DIP40
}
N 7300 42900 8700 42900 4
C 5700 41300 1 0 0 input-2.sym
{
T 5700 41500 5 10 0 0 0 0 1
net=HALT:1
T 6300 42000 5 10 0 0 0 0 1
device=none
T 6200 41400 5 10 1 1 0 7 1
value=\_HALT\_
}
U 12000 33300 12000 43300 10 -1
N 11300 42900 11800 42900 4
C 11800 35700 1 270 1 busripper-1.sym
{
T 12200 35700 5 8 0 0 90 2 1
device=none
T 11800 35700 5 10 0 0 0 0 1
net=D7:1
}
N 11300 42600 11800 42600 4
C 11800 36000 1 270 1 busripper-1.sym
{
T 12200 36000 5 8 0 0 90 2 1
device=none
T 11800 36000 5 10 0 0 0 0 1
net=D6:1
}
N 11300 42300 11800 42300 4
C 11800 36300 1 270 1 busripper-1.sym
{
T 12200 36300 5 8 0 0 90 2 1
device=none
T 11800 36300 5 10 0 0 0 0 1
net=D5:1
}
N 11300 42000 11800 42000 4
C 11800 36600 1 270 1 busripper-1.sym
{
T 12200 36600 5 8 0 0 90 2 1
device=none
T 11800 36600 5 10 0 0 0 0 1
net=D4:1
}
N 11300 41700 11800 41700 4
C 11800 36900 1 270 1 busripper-1.sym
{
T 12200 36900 5 8 0 0 90 2 1
device=none
T 11800 36900 5 10 0 0 0 0 1
net=D3:1
}
N 11300 41400 11800 41400 4
C 11800 37200 1 270 1 busripper-1.sym
{
T 12200 37200 5 8 0 0 90 2 1
device=none
T 11800 37200 5 10 0 0 0 0 1
net=D2:1
}
N 11300 41100 11800 41100 4
C 11800 37500 1 270 1 busripper-1.sym
{
T 12200 37500 5 8 0 0 90 2 1
device=none
T 11800 37500 5 10 0 0 0 0 1
net=D1:1
}
N 11300 40800 11800 40800 4
C 11800 37800 1 270 1 busripper-1.sym
{
T 12200 37800 5 8 0 0 90 2 1
device=none
T 11800 37800 5 10 0 0 0 0 1
net=D0:1
}
N 11300 40500 11800 40500 4
N 11300 40200 11800 40200 4
C 11800 38400 1 270 1 busripper-1.sym
{
T 12200 38400 5 8 0 0 90 2 1
device=none
T 11800 38400 5 10 0 0 0 0 1
net=A15:1
}
N 11300 39900 11800 39900 4
C 11800 38700 1 270 1 busripper-1.sym
{
T 12200 38700 5 8 0 0 90 2 1
device=none
T 11800 38700 5 10 0 0 0 0 1
net=A14:1
}
N 11300 39600 11800 39600 4
C 11800 39000 1 270 1 busripper-1.sym
{
T 12200 39000 5 8 0 0 90 2 1
device=none
T 11800 39000 5 10 0 0 0 0 1
net=A13:1
}
N 11300 39300 11800 39300 4
C 11800 39300 1 270 1 busripper-1.sym
{
T 12200 39300 5 8 0 0 90 2 1
device=none
T 11800 39300 5 10 0 0 0 0 1
net=A12:1
}
N 11300 39000 11800 39000 4
C 11800 39600 1 270 1 busripper-1.sym
{
T 12200 39600 5 8 0 0 90 2 1
device=none
T 11800 39600 5 10 0 0 0 0 1
net=A11:1
}
N 11300 38700 11800 38700 4
C 11800 39900 1 270 1 busripper-1.sym
{
T 12200 39900 5 8 0 0 90 2 1
device=none
T 11800 39900 5 10 0 0 0 0 1
net=A10:1
}
C 11800 40200 1 270 1 busripper-1.sym
{
T 12200 40200 5 8 0 0 90 2 1
device=none
T 11800 40200 5 10 0 0 0 0 1
net=A9:1
}
N 11300 37800 11800 37800 4
C 11800 40800 1 270 1 busripper-1.sym
{
T 12200 40800 5 8 0 0 90 2 1
device=none
T 11800 40800 5 10 0 0 0 0 1
net=A7:1
}
N 11300 37500 11800 37500 4
C 11800 41100 1 270 1 busripper-1.sym
{
T 12200 41100 5 8 0 0 90 2 1
device=none
T 11800 41100 5 10 0 0 0 0 1
net=A6:1
}
N 11300 37200 11800 37200 4
C 11800 41400 1 270 1 busripper-1.sym
{
T 12200 41400 5 8 0 0 90 2 1
device=none
T 11800 41400 5 10 0 0 0 0 1
net=A5:1
}
N 11300 36900 11800 36900 4
C 11800 41700 1 270 1 busripper-1.sym
{
T 12200 41700 5 8 0 0 90 2 1
device=none
T 11800 41700 5 10 0 0 0 0 1
net=A4:1
}
N 11300 36600 11800 36600 4
C 11800 42000 1 270 1 busripper-1.sym
{
T 12200 42000 5 8 0 0 90 2 1
device=none
T 11800 42000 5 10 0 0 0 0 1
net=A3:1
}
N 11300 36300 11800 36300 4
C 11800 42300 1 270 1 busripper-1.sym
{
T 12200 42300 5 8 0 0 90 2 1
device=none
T 11800 42300 5 10 0 0 0 0 1
net=A2:1
}
N 11300 36000 11800 36000 4
C 11800 42600 1 270 1 busripper-1.sym
{
T 12200 42600 5 8 0 0 90 2 1
device=none
T 11800 42600 5 10 0 0 0 0 1
net=A1:1
}
N 11300 35700 11800 35700 4
C 11800 42900 1 270 1 busripper-1.sym
{
T 12200 42900 5 8 0 0 90 2 1
device=none
T 11800 42900 5 10 0 0 0 0 1
net=A0:1
}
N 11300 35100 11800 35100 4
C 11800 40500 1 270 1 busripper-1.sym
{
T 12200 40500 5 8 0 0 90 2 1
device=none
T 11800 40500 5 10 0 0 0 0 1
net=A8:1
}
C 11300 34700 1 0 0 nc-right-1.sym
{
T 11400 35200 5 10 0 0 0 0 1
value=NoConnection
T 11400 35400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 11300 34400 1 0 0 nc-right-1.sym
{
T 11400 34900 5 10 0 0 0 0 1
value=NoConnection
T 11400 35100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 11300 34100 1 0 0 nc-right-1.sym
{
T 11400 34600 5 10 0 0 0 0 1
value=NoConnection
T 11400 34800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 12300 33800 1 0 0 output-2.sym
{
T 13200 34000 5 10 0 0 0 0 1
net=BS:1
T 12500 34500 5 10 0 0 0 0 1
device=none
T 13200 33900 5 10 1 1 0 1 1
value=BS
}
C 12300 33500 1 0 0 output-2.sym
{
T 13200 33700 5 10 0 0 0 0 1
net=BA:1
T 12500 34200 5 10 0 0 0 0 1
device=none
T 13200 33600 5 10 1 1 0 1 1
value=BA
}
U 12000 43300 12500 43800 10 0
U 12500 43800 48600 43800 10 0
U 27200 43800 27200 40900 10 -1
N 26900 42800 27000 42800 4
N 26900 42500 27000 42500 4
N 26900 42200 27000 42200 4
N 26900 41900 27000 41900 4
N 26900 41600 27000 41600 4
N 26900 41300 27000 41300 4
N 26900 41000 27000 41000 4
N 26900 40700 27000 40700 4
C 27000 40700 1 270 1 busripper-1.sym
{
T 27400 40700 5 8 0 0 90 2 1
device=none
T 27000 40700 5 10 0 0 0 0 1
net=D7:1
}
C 27000 41000 1 270 1 busripper-1.sym
{
T 27400 41000 5 8 0 0 90 2 1
device=none
T 27000 41000 5 10 0 0 0 0 1
net=D6:1
}
C 27000 41300 1 270 1 busripper-1.sym
{
T 27400 41300 5 8 0 0 90 2 1
device=none
T 27000 41300 5 10 0 0 0 0 1
net=D5:1
}
C 27000 41600 1 270 1 busripper-1.sym
{
T 27400 41600 5 8 0 0 90 2 1
device=none
T 27000 41600 5 10 0 0 0 0 1
net=D4:1
}
C 27000 41900 1 270 1 busripper-1.sym
{
T 27400 41900 5 8 0 0 90 2 1
device=none
T 27000 41900 5 10 0 0 0 0 1
net=D3:1
}
C 27000 42200 1 270 1 busripper-1.sym
{
T 27400 42200 5 8 0 0 90 2 1
device=none
T 27000 42200 5 10 0 0 0 0 1
net=D2:1
}
C 27000 42500 1 270 1 busripper-1.sym
{
T 27400 42500 5 8 0 0 90 2 1
device=none
T 27000 42500 5 10 0 0 0 0 1
net=D1:1
}
C 27000 42800 1 270 1 busripper-1.sym
{
T 27400 42800 5 8 0 0 90 2 1
device=none
T 27000 42800 5 10 0 0 0 0 1
net=D0:1
}
C 29000 37400 1 0 0 EMBEDDED28C64-1.sym
[
P 29000 38500 29300 38500 1 0 0
{
T 29200 38550 5 8 1 1 0 6 1
pinnumber=1
T 29200 38450 5 8 0 1 0 8 1
pinseq=1
T 29350 38500 9 8 1 1 0 0 1
pinlabel=RDY/\_BUSY\_
T 29350 38500 5 8 0 1 0 2 1
pintype=in
}
P 29000 39200 29300 39200 1 0 0
{
T 29200 39250 5 8 1 1 0 6 1
pinnumber=2
T 29200 39150 5 8 0 1 0 8 1
pinseq=2
T 29350 39200 9 8 1 1 0 0 1
pinlabel=A12
T 29350 39200 5 8 0 1 0 2 1
pintype=in
}
P 29000 40700 29300 40700 1 0 0
{
T 29200 40750 5 8 1 1 0 6 1
pinnumber=3
T 29200 40650 5 8 0 1 0 8 1
pinseq=3
T 29350 40700 9 8 1 1 0 0 1
pinlabel=A7
T 29350 40700 5 8 0 1 0 2 1
pintype=in
}
P 29000 41000 29300 41000 1 0 0
{
T 29200 41050 5 8 1 1 0 6 1
pinnumber=4
T 29200 40950 5 8 0 1 0 8 1
pinseq=4
T 29350 41000 9 8 1 1 0 0 1
pinlabel=A6
T 29350 41000 5 8 0 1 0 2 1
pintype=in
}
P 29000 41300 29300 41300 1 0 0
{
T 29200 41350 5 8 1 1 0 6 1
pinnumber=5
T 29200 41250 5 8 0 1 0 8 1
pinseq=5
T 29350 41300 9 8 1 1 0 0 1
pinlabel=A5
T 29350 41300 5 8 0 1 0 2 1
pintype=in
}
P 29000 41600 29300 41600 1 0 0
{
T 29200 41650 5 8 1 1 0 6 1
pinnumber=6
T 29200 41550 5 8 0 1 0 8 1
pinseq=6
T 29350 41600 9 8 1 1 0 0 1
pinlabel=A4
T 29350 41600 5 8 0 1 0 2 1
pintype=in
}
P 29000 41900 29300 41900 1 0 0
{
T 29200 41950 5 8 1 1 0 6 1
pinnumber=7
T 29200 41850 5 8 0 1 0 8 1
pinseq=7
T 29350 41900 9 8 1 1 0 0 1
pinlabel=A3
T 29350 41900 5 8 0 1 0 2 1
pintype=in
}
P 29000 42200 29300 42200 1 0 0
{
T 29200 42250 5 8 1 1 0 6 1
pinnumber=8
T 29200 42150 5 8 0 1 0 8 1
pinseq=8
T 29350 42200 9 8 1 1 0 0 1
pinlabel=A2
T 29350 42200 5 8 0 1 0 2 1
pintype=in
}
P 29000 42500 29300 42500 1 0 0
{
T 29200 42550 5 8 1 1 0 6 1
pinnumber=9
T 29200 42450 5 8 0 1 0 8 1
pinseq=9
T 29350 42500 9 8 1 1 0 0 1
pinlabel=A1
T 29350 42500 5 8 0 1 0 2 1
pintype=in
}
P 29000 42800 29300 42800 1 0 0
{
T 29200 42850 5 8 1 1 0 6 1
pinnumber=10
T 29200 42750 5 8 0 1 0 8 1
pinseq=10
T 29350 42800 9 8 1 1 0 0 1
pinlabel=A0
T 29350 42800 5 8 0 1 0 2 1
pintype=in
}
P 31300 42800 31600 42800 1 0 1
{
T 31400 42850 5 8 1 1 0 0 1
pinnumber=11
T 31400 42750 5 8 0 1 0 2 1
pinseq=11
T 31250 42800 9 8 1 1 0 6 1
pinlabel=D0
T 31250 42800 5 8 0 1 0 8 1
pintype=io
}
P 31300 42500 31600 42500 1 0 1
{
T 31400 42550 5 8 1 1 0 0 1
pinnumber=12
T 31400 42450 5 8 0 1 0 2 1
pinseq=12
T 31250 42500 9 8 1 1 0 6 1
pinlabel=D1
T 31250 42500 5 8 0 1 0 8 1
pintype=io
}
P 31300 42200 31600 42200 1 0 1
{
T 31400 42250 5 8 1 1 0 0 1
pinnumber=13
T 31400 42150 5 8 0 1 0 2 1
pinseq=13
T 31250 42200 9 8 1 1 0 6 1
pinlabel=D2
T 31250 42200 5 8 0 1 0 8 1
pintype=io
}
P 29000 38200 29200 38200 1 0 0
{
T 29200 38250 5 8 1 1 0 6 1
pinnumber=27
T 29200 38150 5 8 0 1 0 8 1
pinseq=27
T 29350 38200 9 8 1 1 0 0 1
pinlabel=\_WE\_
T 29350 38200 5 8 0 1 0 2 1
pintype=in
}
P 29000 40400 29300 40400 1 0 0
{
T 29200 40450 5 8 1 1 0 6 1
pinnumber=25
T 29200 40350 5 8 0 1 0 8 1
pinseq=25
T 29350 40400 9 8 1 1 0 0 1
pinlabel=A8
T 29350 40400 5 8 0 1 0 2 1
pintype=in
}
P 29000 40100 29300 40100 1 0 0
{
T 29200 40150 5 8 1 1 0 6 1
pinnumber=24
T 29200 40050 5 8 0 1 0 8 1
pinseq=24
T 29350 40100 9 8 1 1 0 0 1
pinlabel=A9
T 29350 40100 5 8 0 1 0 2 1
pintype=in
}
P 29000 39500 29300 39500 1 0 0
{
T 29200 39550 5 8 1 1 0 6 1
pinnumber=23
T 29200 39450 5 8 0 1 0 8 1
pinseq=23
T 29350 39500 9 8 1 1 0 0 1
pinlabel=A11
T 29350 39500 5 8 0 1 0 2 1
pintype=in
}
V 29250 37900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 29000 37900 29200 37900 1 0 0
{
T 29200 37950 5 8 1 1 0 6 1
pinnumber=22
T 29200 37850 5 8 0 1 0 8 1
pinseq=22
T 29350 37900 9 8 1 1 0 0 1
pinlabel=\_OE\_
T 29350 37900 5 8 0 1 0 2 1
pintype=in
}
P 29000 39800 29300 39800 1 0 0
{
T 29200 39850 5 8 1 1 0 6 1
pinnumber=21
T 29200 39750 5 8 0 1 0 8 1
pinseq=21
T 29350 39800 9 8 1 1 0 0 1
pinlabel=A10
T 29350 39800 5 8 0 1 0 2 1
pintype=in
}
V 29250 37610 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 29000 37600 29200 37600 1 0 0
{
T 29200 37650 5 8 1 1 0 6 1
pinnumber=20
T 29200 37550 5 8 0 1 0 8 1
pinseq=20
T 29350 37600 9 8 1 1 0 0 1
pinlabel=\_CS\_
T 29350 37600 5 8 0 1 0 2 1
pintype=in
}
P 31300 40700 31600 40700 1 0 1
{
T 31400 40750 5 8 1 1 0 0 1
pinnumber=19
T 31400 40650 5 8 0 1 0 2 1
pinseq=19
T 31250 40700 9 8 1 1 0 6 1
pinlabel=D7
T 31250 40700 5 8 0 1 0 8 1
pintype=io
}
P 31300 41000 31600 41000 1 0 1
{
T 31400 41050 5 8 1 1 0 0 1
pinnumber=18
T 31400 40950 5 8 0 1 0 2 1
pinseq=18
T 31250 41000 9 8 1 1 0 6 1
pinlabel=D6
T 31250 41000 5 8 0 1 0 8 1
pintype=io
}
P 31300 41300 31600 41300 1 0 1
{
T 31400 41350 5 8 1 1 0 0 1
pinnumber=17
T 31400 41250 5 8 0 1 0 2 1
pinseq=17
T 31250 41300 9 8 1 1 0 6 1
pinlabel=D5
T 31250 41300 5 8 0 1 0 8 1
pintype=io
}
P 31300 41600 31600 41600 1 0 1
{
T 31400 41650 5 8 1 1 0 0 1
pinnumber=16
T 31400 41550 5 8 0 1 0 2 1
pinseq=16
T 31250 41600 9 8 1 1 0 6 1
pinlabel=D4
T 31250 41600 5 8 0 1 0 8 1
pintype=io
}
P 31300 41900 31600 41900 1 0 1
{
T 31400 41950 5 8 1 1 0 0 1
pinnumber=15
T 31400 41850 5 8 0 1 0 2 1
pinseq=15
T 31250 41900 9 8 1 1 0 6 1
pinlabel=D3
T 31250 41900 5 8 0 1 0 8 1
pintype=io
}
B 29300 37400 2000 5700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 29300 43350 5 10 0 0 0 0 1
device=28C64
T 31300 43200 8 10 0 1 0 6 1
refdes=U?
T 29300 43750 5 10 0 0 0 0 1
footprint=DIP28
T 29300 44350 5 10 0 0 0 0 1
description=8K x 8 parallel EEPROM
T 29300 43550 5 10 0 0 0 0 1
numslots=0
T 29300 44550 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 29300 43950 5 10 0 0 0 0 1
net=Vcc:28
T 29300 44150 5 10 0 0 0 0 1
net=GND:14
T 29300 43150 9 10 1 0 0 0 1
28C64
V 29250 38200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 29300 43350 5 10 1 1 0 0 1
device=AT28C64B
T 31300 43200 5 10 1 1 0 6 1
refdes=U9
T 29300 43750 5 10 0 0 0 0 1
footprint=DIP28
}
N 29000 42800 28900 42800 4
N 29000 42500 28900 42500 4
N 29000 42200 28900 42200 4
N 29000 41900 28900 41900 4
N 29000 41600 28900 41600 4
N 29000 41300 28900 41300 4
N 29000 41000 28900 41000 4
N 29000 40700 28900 40700 4
N 29000 40400 28900 40400 4
N 29000 40100 28900 40100 4
N 29000 39800 28900 39800 4
N 29000 39500 28900 39500 4
N 29000 39200 28900 39200 4
C 28900 39200 1 90 0 busripper-1.sym
{
T 28500 39200 5 8 0 0 90 0 1
device=none
T 28900 39200 5 10 0 0 0 6 1
net=A12:1
}
C 28900 39500 1 90 0 busripper-1.sym
{
T 28500 39500 5 8 0 0 90 0 1
device=none
T 28900 39500 5 10 0 0 0 6 1
net=A11:1
}
C 28900 39800 1 90 0 busripper-1.sym
{
T 28500 39800 5 8 0 0 90 0 1
device=none
T 28900 39800 5 10 0 0 0 6 1
net=A10:1
}
C 28900 40100 1 90 0 busripper-1.sym
{
T 28500 40100 5 8 0 0 90 0 1
device=none
T 28900 40100 5 10 0 0 0 6 1
net=A9:1
}
C 28900 40700 1 90 0 busripper-1.sym
{
T 28500 40700 5 8 0 0 90 0 1
device=none
T 28900 40700 5 10 0 0 0 6 1
net=A7:1
}
C 28900 41000 1 90 0 busripper-1.sym
{
T 28500 41000 5 8 0 0 90 0 1
device=none
T 28900 41000 5 10 0 0 0 6 1
net=A6:1
}
C 28900 41300 1 90 0 busripper-1.sym
{
T 28500 41300 5 8 0 0 90 0 1
device=none
T 28900 41300 5 10 0 0 0 6 1
net=A5:1
}
C 28900 41600 1 90 0 busripper-1.sym
{
T 28500 41600 5 8 0 0 90 0 1
device=none
T 28900 41600 5 10 0 0 0 6 1
net=A4:1
}
C 28900 41900 1 90 0 busripper-1.sym
{
T 28500 41900 5 8 0 0 90 0 1
device=none
T 28900 41900 5 10 0 0 0 6 1
net=A3:1
}
C 28900 42200 1 90 0 busripper-1.sym
{
T 28500 42200 5 8 0 0 90 0 1
device=none
T 28900 42200 5 10 0 0 0 6 1
net=A2:1
}
C 28900 42500 1 90 0 busripper-1.sym
{
T 28500 42500 5 8 0 0 90 0 1
device=none
T 28900 42500 5 10 0 0 0 6 1
net=A1:1
}
C 28900 42800 1 90 0 busripper-1.sym
{
T 28500 42800 5 8 0 0 90 0 1
device=none
T 28900 42800 5 10 0 0 0 6 1
net=A0:1
}
C 28900 40400 1 90 0 busripper-1.sym
{
T 28500 40400 5 8 0 0 90 0 1
device=none
T 28900 40400 5 10 0 0 0 6 1
net=A8:1
}
U 28700 43800 28700 39400 10 -1
U 31900 43800 31900 40900 10 -1
N 31600 42800 31700 42800 4
N 31600 42500 31700 42500 4
N 31600 42200 31700 42200 4
N 31600 41900 31700 41900 4
N 31600 41600 31700 41600 4
N 31600 41300 31700 41300 4
N 31600 41000 31700 41000 4
N 31600 40700 31700 40700 4
C 31700 40700 1 270 1 busripper-1.sym
{
T 32100 40700 5 8 0 0 90 2 1
device=none
T 31700 40700 5 10 0 0 0 0 1
net=D7:1
}
C 31700 41000 1 270 1 busripper-1.sym
{
T 32100 41000 5 8 0 0 90 2 1
device=none
T 31700 41000 5 10 0 0 0 0 1
net=D6:1
}
C 31700 41300 1 270 1 busripper-1.sym
{
T 32100 41300 5 8 0 0 90 2 1
device=none
T 31700 41300 5 10 0 0 0 0 1
net=D5:1
}
C 31700 41600 1 270 1 busripper-1.sym
{
T 32100 41600 5 8 0 0 90 2 1
device=none
T 31700 41600 5 10 0 0 0 0 1
net=D4:1
}
C 31700 41900 1 270 1 busripper-1.sym
{
T 32100 41900 5 8 0 0 90 2 1
device=none
T 31700 41900 5 10 0 0 0 0 1
net=D3:1
}
C 31700 42200 1 270 1 busripper-1.sym
{
T 32100 42200 5 8 0 0 90 2 1
device=none
T 31700 42200 5 10 0 0 0 0 1
net=D2:1
}
C 31700 42500 1 270 1 busripper-1.sym
{
T 32100 42500 5 8 0 0 90 2 1
device=none
T 31700 42500 5 10 0 0 0 0 1
net=D1:1
}
C 31700 42800 1 270 1 busripper-1.sym
{
T 32100 42800 5 8 0 0 90 2 1
device=none
T 31700 42800 5 10 0 0 0 0 1
net=D0:1
}
C 28500 38400 1 0 0 nc-left-1.sym
{
T 28500 38800 5 10 0 0 0 0 1
value=NoConnection
T 28500 39200 5 10 0 0 0 0 1
device=DRC_Directive
}
T 25600 40400 9 10 1 0 0 3 1
512K x 8
T 25600 40200 9 10 1 0 0 3 1
SRAM
T 30300 40400 9 10 1 0 0 3 1
8K x 8
T 30300 40200 9 10 1 0 0 3 1
EEPROM
N 28300 38200 29000 38200 4
N 29000 37900 28700 37900 4
N 28700 37900 28700 37000 4
T 27400 39300 9 10 1 0 0 0 2
EEPROM
PROTECT
C 11800 35100 1 270 1 busripper-1.sym
{
T 12200 35100 5 8 0 0 90 2 1
device=none
T 11800 35100 5 10 0 0 0 0 1
net=RW:1
}
C 6300 38900 1 0 0 input-1.sym
{
T 6300 39200 5 10 0 0 0 7 1
device=none
T 6200 39000 5 10 1 1 0 7 1
value=\_NMI\_
T 6500 39000 5 10 0 1 270 7 1
net=NMI:1
}
C 6300 38300 1 0 0 input-1.sym
{
T 6300 38600 5 10 0 0 0 0 1
device=none
T 6200 38400 5 10 1 1 0 7 1
value=\_IRQ\_
T 6400 38200 5 10 0 1 90 0 1
net=IRQ:1
}
C 6300 37700 1 0 0 input-1.sym
{
T 6300 38000 5 10 0 0 0 0 1
device=none
T 6200 37800 5 10 1 1 0 7 1
value=\_FIRQ\_
T 6400 37600 5 10 0 1 90 0 1
net=FIRQ:1
}
N 8700 39000 7100 39000 4
N 8700 38400 7100 38400 4
N 8700 37800 7100 37800 4
C 42100 45600 1 0 1 input-1.sym
{
T 42100 45900 5 10 0 0 0 6 1
device=none
T 42200 45700 5 10 1 1 0 1 1
value=\_RESET\_
T 41900 45700 5 10 0 1 270 2 1
net=RESET:1
}
N 8200 42900 8200 43600 4
T 15700 43400 9 10 1 0 0 3 1
ADDRESS DECODER
C 27100 36600 1 0 0 input-2.sym
{
T 27100 36800 5 10 0 0 0 0 1
net=ROMSEL:1
T 27700 37300 5 10 0 0 0 0 1
device=none
T 27600 36700 5 10 1 1 0 7 1
value=\_ROMSEL\_
}
C 24300 36100 1 0 0 628512-1.sym
{
T 26700 43100 5 10 0 0 0 0 1
device=628512
T 26600 43200 5 10 1 1 0 6 1
refdes=U8
T 26700 43900 5 10 0 0 0 0 1
footprint=DIP32
}
C 21200 34500 1 0 0 input-2.sym
{
T 21200 34700 5 10 0 0 0 0 1
net=RAMSEL:1
T 21800 35200 5 10 0 0 0 0 1
device=none
T 21700 34600 5 10 1 1 0 7 1
value=\_RAMSEL\_
}
T 27000 23100 9 10 1 0 0 0 1
A15
T 27500 23100 9 10 1 0 0 0 1
A14
T 28000 23100 9 10 1 0 0 0 1
UPPER ADDR BITS
T 27600 22800 9 10 1 0 0 0 1
0
T 27100 22400 9 10 1 0 0 0 1
1
T 27100 22800 9 10 1 0 0 0 1
0
T 27600 22600 9 10 1 0 0 0 1
1
T 27100 22600 9 10 1 0 0 0 1
0
T 27600 22400 9 10 1 0 0 0 1
0
T 27100 22200 9 10 1 0 0 0 1
1
T 27600 22200 9 10 1 0 0 0 1
1
T 28100 22800 9 10 1 0 0 0 1
00000000
T 28100 22600 9 10 1 0 0 0 1
00000001
T 28100 22400 9 10 1 0 0 0 1
bank reg. value
T 28100 22200 9 10 1 0 0 0 1
don't care
L 26900 23000 29700 23000 3 0 0 0 -1 -1
L 27900 23300 27900 22100 3 0 0 0 -1 -1
B 26900 22100 2800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15700 37100 9 10 1 0 0 4 1
FIXED RAM
T 15700 36500 9 10 1 0 0 4 1
FIXED RAM
T 15700 35900 9 10 1 0 0 4 1
PAGED RAM
T 15700 35350 9 10 1 0 0 4 1
I/O
T 15700 35050 9 10 1 0 0 4 1
ROM
B 15100 36700 1200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 15100 36100 1200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 15100 35500 1200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 15100 35200 1200 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 15100 34900 1200 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 16350 37300 9 10 1 0 0 1 1
0000
T 16350 36100 9 10 1 0 0 1 1
8000
T 16350 36700 9 10 1 0 0 1 1
4000
T 16350 35500 9 10 1 0 0 1 1
C000
T 16350 35200 9 10 1 0 0 1 1
E000
T 15700 36900 9 10 1 0 0 4 1
(BANK 0)
T 15700 36300 9 10 1 0 0 4 1
(BANK 1)
T 15700 35700 9 10 1 0 0 4 1
(BANK 0-31)
T 15050 37000 9 10 1 0 0 7 1
16K
T 15050 36400 9 10 1 0 0 7 1
16K
T 15050 35800 9 10 1 0 0 7 1
16K
T 15050 35350 9 10 1 0 0 7 1
8K
T 15050 35050 9 10 1 0 0 7 1
8K
T 16350 34900 9 10 1 0 0 1 1
FFFF
T 15700 37500 9 10 1 0 0 3 1
MEMORY MAP
C 21800 44700 1 0 0 7473-1.sym
{
T 23900 46440 5 10 0 0 0 0 1
device=74HC73
T 23900 46240 5 10 0 0 0 0 1
footprint=DIP14
T 23500 46500 5 10 1 1 0 6 1
refdes=U3
}
C 24300 44700 1 0 0 7473-1.sym
{
T 26400 46440 5 10 0 0 0 0 1
device=74HC73
T 26400 46240 5 10 0 0 0 0 1
footprint=DIP14
T 26000 46500 5 10 1 1 0 6 1
refdes=U3
T 25500 45700 5 10 0 1 0 0 1
slot=2
}
N 24300 44500 24300 44900 4
N 7100 41400 8700 41400 4
C 11700 29400 1 0 0 74138-1.sym
{
T 12000 32250 5 10 0 0 0 0 1
device=74HC138
T 13400 32100 5 10 1 1 0 6 1
refdes=U10
T 12000 32650 5 10 0 0 0 0 1
footprint=DIP16
}
C 9800 29800 1 0 0 input-2.sym
{
T 9800 30000 5 10 0 0 0 0 1
net=IOSEL:1
T 10400 30500 5 10 0 0 0 0 1
device=none
T 10300 29900 5 10 1 1 0 7 1
value=\_IOSEL\_
}
C 11600 29300 1 0 0 gnd-1.sym
C 11500 30200 1 0 0 vcc-1.sym
C 9800 31000 1 0 0 input-2.sym
{
T 9800 31200 5 10 0 0 0 0 1
net=A12:1
T 10400 31700 5 10 0 0 0 0 1
device=none
T 10300 31100 5 10 1 1 0 7 1
value=A12
}
C 9800 31300 1 0 0 input-2.sym
{
T 9800 31500 5 10 0 0 0 0 1
net=A11:1
T 10400 32000 5 10 0 0 0 0 1
device=none
T 10300 31400 5 10 1 1 0 7 1
value=A11
}
C 9800 31600 1 0 0 input-2.sym
{
T 9800 31800 5 10 0 0 0 0 1
net=A10:1
T 10400 32300 5 10 0 0 0 0 1
device=none
T 10300 31700 5 10 1 1 0 7 1
value=A10
}
N 12300 33900 11300 33900 4
N 12300 33600 11300 33600 4
U 12000 33300 12500 32800 10 0
U 12500 32800 34400 32800 10 0
T 13600 32400 9 10 1 0 0 3 1
I/O DECODER
C 38400 30300 1 0 0 pc16500d-1.sym
{
T 39800 31100 5 10 0 0 0 0 1
device=16C550
T 39600 41700 5 10 0 0 0 0 1
footprint=DIP40
T 42000 42800 5 10 1 1 0 0 1
refdes=U16
}
C 40400 29700 1 0 0 gnd-1.sym
C 40200 43000 1 0 0 vcc-1.sym
C 36800 34100 1 90 0 busripper-1.sym
{
T 36400 34100 5 8 0 0 90 0 1
device=none
T 36800 34100 5 10 0 0 0 6 1
net=D7:1
}
C 36800 34500 1 90 0 busripper-1.sym
{
T 36400 34500 5 8 0 0 90 0 1
device=none
T 36800 34500 5 10 0 0 0 6 1
net=D6:1
}
C 36800 34900 1 90 0 busripper-1.sym
{
T 36400 34900 5 8 0 0 90 0 1
device=none
T 36800 34900 5 10 0 0 0 6 1
net=D5:1
}
C 36800 35300 1 90 0 busripper-1.sym
{
T 36400 35300 5 8 0 0 90 0 1
device=none
T 36800 35300 5 10 0 0 0 6 1
net=D4:1
}
C 36800 35700 1 90 0 busripper-1.sym
{
T 36400 35700 5 8 0 0 90 0 1
device=none
T 36800 35700 5 10 0 0 0 6 1
net=D3:1
}
C 36800 36100 1 90 0 busripper-1.sym
{
T 36400 36100 5 8 0 0 90 0 1
device=none
T 36800 36100 5 10 0 0 0 6 1
net=D2:1
}
C 36800 36500 1 90 0 busripper-1.sym
{
T 36400 36500 5 8 0 0 90 0 1
device=none
T 36800 36500 5 10 0 0 0 6 1
net=D1:1
}
C 36800 36900 1 90 0 busripper-1.sym
{
T 36400 36900 5 8 0 0 90 0 1
device=none
T 36800 36900 5 10 0 0 0 6 1
net=D0:1
}
C 36800 37500 1 90 0 busripper-1.sym
{
T 36400 37500 5 8 0 0 90 0 1
device=none
T 36800 37500 5 10 0 0 0 6 1
net=A2:1
}
C 36800 37900 1 90 0 busripper-1.sym
{
T 36400 37900 5 8 0 0 90 0 1
device=none
T 36800 37900 5 10 0 0 0 6 1
net=A1:1
}
C 36800 38300 1 90 0 busripper-1.sym
{
T 36400 38300 5 8 0 0 90 0 1
device=none
T 36800 38300 5 10 0 0 0 6 1
net=A0:1
}
U 36600 34300 36600 43800 10 0
N 36800 34100 38500 34100 4
N 36800 34500 38500 34500 4
N 36800 34900 38500 34900 4
N 36800 35300 38500 35300 4
N 36800 35700 38500 35700 4
N 36800 36100 38500 36100 4
N 36800 36500 38500 36500 4
N 36800 36900 38500 36900 4
N 36800 37500 38500 37500 4
N 36800 37900 38500 37900 4
N 36800 38300 38500 38300 4
T 40400 43500 9 10 1 0 0 3 1
SERIAL PORT
C 37100 41400 1 0 0 input-2.sym
{
T 37100 41600 5 10 0 0 0 0 1
net=UARTSEL:1
T 37700 42100 5 10 0 0 0 0 1
device=none
T 37600 41500 5 10 1 1 0 7 1
value=\_UARTSEL\_
}
N 38500 41900 38500 42600 4
C 38300 42600 1 0 0 vcc-1.sym
C 37100 40400 1 0 0 input-2.sym
{
T 37100 40600 5 10 0 0 0 0 1
net=RD:1
T 37700 41100 5 10 0 0 0 0 1
device=none
T 37600 40500 5 10 1 1 0 7 1
value=\_RD\_
}
C 37100 39400 1 0 0 input-2.sym
{
T 37100 39600 5 10 0 0 0 0 1
net=WR:1
T 37700 40100 5 10 0 0 0 0 1
device=none
T 37600 39500 5 10 1 1 0 7 1
value=\_WR\_
}
C 38400 38600 1 0 0 gnd-1.sym
C 37700 32900 1 90 0 crystal-1.sym
{
T 37200 33100 5 10 0 0 90 0 1
device=CRYSTAL
T 37400 33300 5 10 1 1 0 6 1
refdes=X2
T 37000 33100 5 10 0 0 90 0 1
symversion=0.1
T 37400 33100 5 10 1 1 0 6 1
value=1.8432MHz
T 37600 33200 5 10 0 1 0 0 1
footprint=CRYSTAL 300
}
C 42600 36000 1 0 0 nc-right-1.sym
{
T 42700 36500 5 10 0 0 0 0 1
value=NoConnection
T 42700 36700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 42600 33000 1 0 0 nc-right-1.sym
{
T 42700 33500 5 10 0 0 0 0 1
value=NoConnection
T 42700 33700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 42600 32600 1 0 0 nc-right-1.sym
{
T 42700 33100 5 10 0 0 0 0 1
value=NoConnection
T 42700 33300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 42600 34300 1 0 0 nc-right-1.sym
{
T 42700 34800 5 10 0 0 0 0 1
value=NoConnection
T 42700 35000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 42600 40800 1 0 0 nc-right-1.sym
{
T 42700 41300 5 10 0 0 0 0 1
value=NoConnection
T 42700 41500 5 10 0 0 0 0 1
device=DRC_Directive
}
N 42600 41600 43200 41600 4
N 43200 41600 43200 30300 4
N 43200 30300 37900 30300 4
N 37900 30300 37900 32500 4
N 37900 32500 38500 32500 4
N 40500 30000 40500 30400 4
C 36400 32800 1 90 0 resistor-1.sym
{
T 36000 33100 5 10 0 0 90 0 1
device=RESISTOR
T 36100 33300 5 10 1 1 0 6 1
refdes=R10
T 36100 33100 5 10 1 1 0 6 1
value=1M
T 36400 32800 5 10 0 1 0 0 1
footprint=ACY300
}
N 38500 33100 38500 32800 4
N 38500 33500 38500 33700 4
N 35700 33700 38500 33700 4
N 37600 33700 37600 33600 4
C 37600 32700 1 0 0 resistor-1.sym
{
T 37900 33100 5 10 0 0 0 0 1
device=RESISTOR
T 37800 33000 5 10 1 1 0 0 1
refdes=R11
T 38100 33000 5 10 1 1 0 0 1
value=1.5k
T 37600 32700 5 10 0 1 0 0 1
footprint=ACY300
}
N 37600 32800 37600 32900 4
N 37600 32800 36300 32800 4
C 35900 31900 1 90 0 capacitor-1.sym
{
T 35200 32100 5 10 0 0 90 0 1
device=CAPACITOR
T 35400 32500 5 10 1 1 0 6 1
refdes=C8
T 35000 32100 5 10 0 0 90 0 1
symversion=0.1
T 35400 32300 5 10 1 1 0 6 1
value=27pF
T 35900 31900 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 36500 31900 1 90 0 capacitor-1.sym
{
T 35800 32100 5 10 0 0 90 0 1
device=CAPACITOR
T 36600 32500 5 10 1 1 0 0 1
refdes=C9
T 35600 32100 5 10 0 0 90 0 1
symversion=0.1
T 36600 32300 5 10 1 1 0 0 1
value=47pF
T 36500 31900 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
N 35700 33700 35700 32800 4
C 36200 31600 1 0 0 gnd-1.sym
C 35600 31600 1 0 0 gnd-1.sym
C 47600 37300 1 180 0 connector6-1.sym
{
T 45800 35500 5 10 0 0 180 0 1
device=CONNECTOR_6
T 47500 35300 5 10 1 1 180 0 1
refdes=J2
T 47400 35800 5 10 0 1 0 0 1
footprint=JUMPER6
}
C 45800 35300 1 0 0 gnd-1.sym
T 46200 35600 9 10 1 0 0 0 1
GND
T 46200 35900 9 10 1 0 0 0 1
CTS
T 46200 36200 9 10 1 0 0 0 1
5V
T 46200 36500 9 10 1 0 0 0 1
TX
T 46200 36800 9 10 1 0 0 0 1
RX
T 46200 37100 9 10 1 0 0 0 1
RTS
T 46500 37500 9 10 1 0 0 0 1
FTDI CONNECTOR
C 45400 36100 1 0 0 nc-left-1.sym
{
T 45400 36500 5 10 0 0 0 0 1
value=NoConnection
T 45400 36900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 42600 35700 44800 35700 4
N 44800 35700 44800 36800 4
N 45100 36500 45100 30100 4
N 45100 30100 37700 30100 4
N 37700 30100 37700 31900 4
N 37700 31900 38500 31900 4
C 38300 39600 1 0 0 gnd-1.sym
C 38300 40600 1 0 0 gnd-1.sym
N 38400 40900 38500 40900 4
N 38400 39900 38500 39900 4
C 39000 45300 1 180 1 leddual-2.sym
{
T 39800 44700 5 10 0 0 180 6 1
device=LED
T 39200 45500 5 10 1 1 180 6 1
refdes=D5
T 39800 44500 5 10 0 0 180 6 1
symversion=0.1
T 39500 45000 5 10 0 1 0 6 1
value=TRICOLOR, T1
T 39600 45100 5 10 0 1 0 0 1
footprint=BILED3.fp
}
C 39300 44300 1 0 0 gnd-1.sym
C 38100 45000 1 0 0 resistor-1.sym
{
T 38400 45400 5 10 0 0 0 0 1
device=RESISTOR
T 38200 45300 5 10 1 1 0 0 1
refdes=R2
T 38600 45300 5 10 1 1 0 0 1
value=1.5k
T 38400 45100 5 10 0 1 0 0 1
footprint=ACY300
}
C 38100 45600 1 0 0 resistor-1.sym
{
T 38400 46000 5 10 0 0 0 0 1
device=RESISTOR
T 38200 45900 5 10 1 1 0 0 1
refdes=R1
T 38600 45900 5 10 1 1 0 0 1
value=330
T 38800 45800 5 10 0 1 0 0 1
footprint=ACY300
}
N 39000 45700 39900 45700 4
N 39900 45700 39900 45100 4
T 38900 44700 9 10 1 0 0 0 1
GRN
T 39700 44700 9 10 1 0 0 0 1
RED
T 42700 38600 9 10 1 0 0 0 1
GRN
T 42700 39000 9 10 1 0 0 0 1
RED
C 35300 30800 1 0 0 input-1.sym
{
T 35300 31100 5 10 0 0 0 0 1
device=none
T 35200 30900 5 10 1 1 0 7 1
value=\_RESET\_
T 35500 30900 5 10 0 1 270 0 1
net=RESET:1
}
C 42600 37600 1 0 0 nc-right-1.sym
{
T 42700 38100 5 10 0 0 0 0 1
value=NoConnection
T 42700 38300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45400 37000 1 0 0 nc-left-1.sym
{
T 45400 37400 5 10 0 0 0 0 1
value=NoConnection
T 45400 37800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45400 35800 1 0 0 nc-left-1.sym
{
T 45400 36200 5 10 0 0 0 0 1
value=NoConnection
T 45400 36600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 8200 43500 1 0 0 output-1.sym
{
T 8300 43800 5 10 0 0 0 0 1
device=OUTPUT
T 9100 43600 5 10 1 1 0 1 1
value=\_RESET\_
T 8900 43600 5 10 0 1 0 0 1
net=RESET:1
}
T 16300 30100 9 10 1 0 0 1 2
EXPANSION
SLOTS
T 15500 31600 9 10 1 0 0 0 1
C000
T 15500 31400 9 10 1 0 0 1 1
C400
T 15500 31100 9 10 1 0 0 1 1
C800
T 15500 30800 9 10 1 0 0 1 1
CC00
T 15500 30500 9 10 1 0 0 1 1
D000
T 15500 30200 9 10 1 0 0 1 1
D400
T 15500 29900 9 10 1 0 0 1 1
D800
T 15500 29600 9 10 1 0 0 1 1
DC00
T 19500 45600 9 10 1 0 0 0 2
USE 8MHz OSC.
FOR 2MHz 68B09E
T 19500 46100 9 10 1 0 0 0 2
USE 4MHz OSC.
FOR 1MHz 6809E
C 68200 33400 1 0 0 74541-1.sym
{
T 68500 36550 5 10 0 0 0 0 1
device=74HC541
T 69900 36400 5 10 1 1 0 6 1
refdes=U28
T 68500 36750 5 10 0 0 0 0 1
footprint=DIP20
}
C 68200 29700 1 0 0 74541-1.sym
{
T 68500 32850 5 10 0 0 0 0 1
device=74HC541
T 69900 32700 5 10 1 1 0 6 1
refdes=U29
T 68500 33050 5 10 0 0 0 0 1
footprint=DIP20
}
C 70200 37100 1 0 1 74245-1.sym
{
T 69900 40450 5 10 0 0 0 6 1
device=74HC245
T 68500 40300 5 10 1 1 0 0 1
refdes=U27
T 69900 40650 5 10 0 0 0 6 1
footprint=DIP20
}
C 69100 33100 1 0 0 gnd-1.sym
N 68800 33400 69600 33400 4
N 68800 29700 69600 29700 4
C 69100 29400 1 0 0 gnd-1.sym
C 67400 36000 1 0 0 input-1.sym
{
T 67400 36300 5 10 0 1 0 0 1
device=none
T 67300 36100 5 10 1 1 0 7 1
value=A0
T 67600 36100 5 10 0 1 270 0 1
net=A0:1
}
C 67400 35700 1 0 0 input-1.sym
{
T 67400 36000 5 10 0 1 0 0 1
device=none
T 67300 35800 5 10 1 1 0 7 1
value=A1
T 67600 35800 5 10 0 1 270 0 1
net=A1:1
}
C 67400 35400 1 0 0 input-1.sym
{
T 67400 35700 5 10 0 1 0 0 1
device=none
T 67300 35500 5 10 1 1 0 7 1
value=A2
T 67600 35500 5 10 0 1 270 0 1
net=A2:1
}
C 67400 35100 1 0 0 input-1.sym
{
T 67400 35400 5 10 0 1 0 0 1
device=none
T 67300 35200 5 10 1 1 0 7 1
value=A3
T 67600 35200 5 10 0 1 270 0 1
net=A3:1
}
C 67400 34800 1 0 0 input-1.sym
{
T 67400 35100 5 10 0 1 0 0 1
device=none
T 67300 34900 5 10 1 1 0 7 1
value=A4
T 67600 34900 5 10 0 1 270 0 1
net=A4:1
}
C 67400 34500 1 0 0 input-1.sym
{
T 67400 34800 5 10 0 1 0 0 1
device=none
T 67300 34600 5 10 1 1 0 7 1
value=A5
T 67600 34600 5 10 0 1 270 0 1
net=A5:1
}
C 67400 34200 1 0 0 input-1.sym
{
T 67400 34500 5 10 0 1 0 0 1
device=none
T 67300 34300 5 10 1 1 0 7 1
value=A6
T 67600 34300 5 10 0 1 270 0 1
net=A6:1
}
C 67400 33900 1 0 0 input-1.sym
{
T 67400 34200 5 10 0 1 0 0 1
device=none
T 67600 34000 5 10 0 1 270 0 1
net=A7:1
T 67300 34000 5 10 1 1 0 7 1
value=A7
}
C 67400 32300 1 0 0 input-1.sym
{
T 67400 32600 5 10 0 1 0 0 1
device=none
T 67300 32400 5 10 1 1 0 7 1
value=A8
T 67600 32400 5 10 0 1 270 0 1
net=A8:1
}
C 67400 32000 1 0 0 input-1.sym
{
T 67400 32300 5 10 0 1 0 0 1
device=none
T 67300 32100 5 10 1 1 0 7 1
value=A9
T 67600 32100 5 10 0 1 270 0 1
net=A9:1
}
C 67400 37700 1 0 0 input-1.sym
{
T 67400 38000 5 10 0 1 0 0 1
device=none
T 67300 37800 5 10 1 1 0 7 1
value=D0
T 67500 37600 5 10 0 1 90 0 1
net=D0:1
}
C 67400 38000 1 0 0 input-1.sym
{
T 67400 38300 5 10 0 1 0 0 1
device=none
T 67300 38100 5 10 1 1 0 7 1
value=D1
T 67500 37900 5 10 0 1 90 0 1
net=D1:1
}
C 67400 38300 1 0 0 input-1.sym
{
T 67400 38600 5 10 0 1 0 0 1
device=none
T 67300 38400 5 10 1 1 0 7 1
value=D2
T 67500 38200 5 10 0 1 90 0 1
net=D2:1
}
C 67400 38600 1 0 0 input-1.sym
{
T 67400 38900 5 10 0 1 0 0 1
device=none
T 67300 38700 5 10 1 1 0 7 1
value=D3
T 67500 38500 5 10 0 1 90 0 1
net=D3:1
}
C 67400 38900 1 0 0 input-1.sym
{
T 67400 39200 5 10 0 1 0 0 1
device=none
T 67300 39000 5 10 1 1 0 7 1
value=D4
T 67500 38800 5 10 0 1 90 0 1
net=D4:1
}
C 67400 39200 1 0 0 input-1.sym
{
T 67400 39500 5 10 0 1 0 0 1
device=none
T 67300 39300 5 10 1 1 0 7 1
value=D5
T 67500 39100 5 10 0 1 90 0 1
net=D5:1
}
C 67400 39500 1 0 0 input-1.sym
{
T 67400 39800 5 10 0 1 0 0 1
device=none
T 67300 39600 5 10 1 1 0 7 1
value=D6
T 67500 39400 5 10 0 1 90 0 1
net=D6:1
}
C 67400 39800 1 0 0 input-1.sym
{
T 67400 40100 5 10 0 1 0 0 1
device=none
T 67300 39900 5 10 1 1 0 7 1
value=D7
T 67500 39700 5 10 0 1 90 0 1
net=D7:1
}
C 67400 30800 1 0 0 input-1.sym
{
T 67400 31100 5 10 0 1 0 0 1
device=none
T 67300 30900 5 10 1 1 0 7 1
value=R/\_W\_
T 67500 30700 5 10 0 1 90 0 1
net=RW:1
}
C 67400 30200 1 0 0 input-1.sym
{
T 67400 30500 5 10 0 1 0 0 1
device=none
T 67300 30300 5 10 1 1 0 7 1
value=\_WR\_
T 67500 30100 5 10 0 1 90 0 1
net=WR:1
}
C 67400 30500 1 0 0 input-1.sym
{
T 67400 30800 5 10 0 1 0 0 1
device=none
T 67300 30600 5 10 1 1 0 7 1
value=\_RD\_
T 67500 30400 5 10 0 1 90 0 1
net=RD:1
}
C 67400 31100 1 0 0 input-1.sym
{
T 67400 31400 5 10 0 1 0 0 1
device=none
T 67300 31200 5 10 1 1 0 7 1
value=E
T 67500 31000 5 10 0 1 90 0 1
net=E:1
}
C 74200 32400 1 0 1 input-1.sym
{
T 74200 32700 5 10 0 0 0 6 1
device=none
T 74300 32500 5 10 1 1 0 1 1
value=\_RESET\_
T 74000 32500 5 10 0 1 270 2 1
net=RESET:1
}
C 71000 37100 1 0 1 input-1.sym
{
T 71000 37400 5 10 0 1 0 6 1
device=none
T 71100 37200 5 10 1 1 0 1 1
value=R/\_W\_
T 70900 37000 5 10 0 1 90 2 1
net=RW:1
}
T 72200 40500 9 10 1 0 0 3 1
BUS BUFFERS AND EXPANSION INTERFACE
N 70200 36100 72000 36100 4
{
T 70600 36200 5 10 0 1 0 0 1
netname=B_A0
}
N 70200 35800 72000 35800 4
{
T 70900 35800 5 10 0 1 0 0 1
netname=B_A1
}
N 70200 35500 71400 35500 4
{
T 70800 35500 5 10 0 1 0 0 1
netname=B_A2
}
N 72000 35700 72000 35800 4
N 71200 34900 72000 34900 4
N 71400 35500 71400 35300 4
N 71000 34500 72000 34500 4
N 70800 34100 72000 34100 4
N 70600 33700 72000 33700 4
N 70400 33300 72000 33300 4
N 70400 33300 70400 34000 4
N 70400 34000 70200 34000 4
{
T 70300 34000 5 10 0 1 0 0 1
netname=B_A7
}
N 70200 34300 70600 34300 4
{
T 70500 34300 5 10 0 1 0 0 1
netname=B_A6
}
N 70600 34300 70600 33700 4
N 70200 34600 70800 34600 4
{
T 70600 34800 5 10 0 1 0 0 1
netname=B_A5
}
N 70800 34600 70800 34100 4
N 70200 34900 71000 34900 4
{
T 70500 34900 5 10 0 1 0 0 1
netname=B_A4
}
N 71000 34900 71000 34500 4
N 70200 35200 71200 35200 4
{
T 70600 35200 5 10 0 1 0 0 1
netname=B_A3
}
N 71200 35200 71200 34900 4
N 70400 32900 72000 32900 4
N 70600 32500 72000 32500 4
N 70200 31800 70800 31800 4
{
T 70400 31800 5 10 0 1 0 0 1
netname=B_E
}
N 70800 32100 70800 31800 4
N 70200 31500 71000 31500 4
{
T 70400 31500 5 10 0 1 0 0 1
netname=B_RW
}
N 71000 31700 71000 31500 4
N 70200 31200 72000 31200 4
{
T 70700 31200 5 10 0 1 0 0 1
netname=B_RD
}
N 72000 31300 72000 31200 4
N 70200 30900 72000 30900 4
{
T 70500 31000 5 10 0 1 0 0 1
netname=B_WR
}
N 70200 32100 70600 32100 4
{
T 70600 32100 5 10 0 1 0 0 1
netname=B_A9
}
N 70600 32100 70600 32500 4
N 70200 32400 70400 32400 4
{
T 70300 32300 5 10 0 1 0 0 1
netname=B_A8
}
N 70400 32400 70400 32900 4
N 74100 35700 74100 37800 4
N 73400 35700 74100 35700 4
N 73400 35300 74200 35300 4
N 73400 34900 74300 34900 4
N 73400 34500 74400 34500 4
N 73400 34100 74500 34100 4
N 73400 33700 74600 33700 4
N 73400 33300 74700 33300 4
N 73400 32900 74800 32900 4
N 74100 37800 70200 37800 4
{
T 71400 37700 5 10 0 1 0 0 1
netname=B_D0
}
N 70200 38100 74200 38100 4
{
T 71800 38100 5 10 0 1 0 0 1
netname=B_D1
}
N 74200 38100 74200 35300 4
N 70200 38400 74300 38400 4
{
T 71000 38400 5 10 0 1 0 0 1
netname=B_D2
}
N 74300 38400 74300 34900 4
N 70200 38700 74400 38700 4
{
T 71600 38800 5 10 0 1 0 0 1
netname=B_D3
}
N 74400 38700 74400 34500 4
N 70200 39000 74500 39000 4
{
T 71800 39000 5 10 0 1 0 0 1
netname=B_D4
}
N 74500 39000 74500 34100 4
N 70200 39300 74600 39300 4
{
T 72300 39400 5 10 0 1 0 0 1
netname=B_D5
}
N 74600 39300 74600 33700 4
N 70200 39600 74700 39600 4
{
T 72700 39600 5 10 0 1 0 0 1
netname=B_D6
}
N 74700 39600 74700 33300 4
N 70200 39900 74800 39900 4
{
T 72100 39900 5 10 0 1 0 0 1
netname=B_D7
}
N 74800 39900 74800 32900 4
C 71900 28200 1 0 0 gnd-1.sym
N 72000 30500 72000 30600 4
N 70200 30600 72000 30600 4
{
T 71300 30600 5 10 0 1 0 0 1
netname=B_RESET
}
C 73400 32200 1 180 1 output-1.sym
{
T 73500 31900 5 10 0 0 180 6 1
device=OUTPUT
T 73900 32100 5 10 0 1 0 6 1
net=FIRQ:1
T 74300 32100 5 10 1 1 0 1 1
value=\_FIRQ\_
}
C 73400 31800 1 180 1 output-1.sym
{
T 73500 31500 5 10 0 0 180 6 1
device=OUTPUT
T 74300 31700 5 10 1 1 0 1 1
value=\_IRQ\_
T 74000 31600 5 10 0 1 0 6 1
net=IRQ:1
}
C 74200 31200 1 0 1 input-1.sym
{
T 74200 31500 5 10 0 0 0 6 1
device=INPUT
T 74300 31300 5 10 1 1 0 1 1
value=\_EXT1SEL\_
T 73100 29900 5 10 0 1 0 6 1
net=EXT1SEL:1
}
T 72500 36100 9 10 1 0 0 4 1
A0
T 72500 35700 9 10 1 0 0 4 1
A1
T 72500 35300 9 10 1 0 0 4 1
A2
T 72500 34900 9 10 1 0 0 4 1
A3
T 72500 34500 9 10 1 0 0 4 1
A4
T 72500 34100 9 10 1 0 0 4 1
A5
T 72500 33700 9 10 1 0 0 4 1
A6
T 72500 33300 9 10 1 0 0 4 1
A7
T 72500 32900 9 10 1 0 0 4 1
A8
T 72500 32500 9 10 1 0 0 4 1
A9
T 72500 31300 9 10 1 0 0 4 1
E
T 72500 30900 9 10 1 0 0 4 1
R/\_W\_
T 72500 30500 9 10 1 0 0 4 1
\_RD\_
T 72500 30100 9 10 1 0 0 4 1
\_WR\_
T 72500 28500 9 10 1 0 0 4 1
GND
T 72900 35700 9 10 1 0 0 4 1
D0
T 72900 35300 9 10 1 0 0 4 1
D1
T 72900 34900 9 10 1 0 0 4 1
D2
T 72900 34500 9 10 1 0 0 4 1
D3
T 72900 34100 9 10 1 0 0 4 1
D4
T 72900 33700 9 10 1 0 0 4 1
D5
T 72900 33300 9 10 1 0 0 4 1
D6
T 72900 32900 9 10 1 0 0 4 1
D7
T 72900 32500 9 7 1 0 0 4 1
\_RESET\_
T 72900 32100 9 8 1 0 0 4 1
\_FIRQ\_
T 72900 31700 9 10 1 0 0 4 1
\_IRQ\_
T 72900 31300 9 8 1 0 0 4 1
\_SEL1\_
T 72900 36100 9 10 1 0 0 4 1
5V
C 73200 36100 1 0 0 vcc-1.sym
N 29000 36700 29000 37600 4
B 27300 37900 1100 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 14400 28200 1 0 0 output-2.sym
{
T 15300 28400 5 10 0 0 0 0 1
net=EXTIOSEL:1
T 14600 28900 5 10 0 0 0 0 1
device=none
T 15300 28300 5 10 1 1 0 1 1
value=\_EXTIOSEL\_
}
N 11200 29900 11700 29900 4
N 11200 31100 11700 31100 4
N 11500 28100 11500 31100 4
N 11300 29900 11300 28700 4
L 16100 30600 16200 30600 3 0 0 0 -1 -1
L 16200 30600 16200 29500 3 0 0 0 -1 -1
L 16200 29500 16100 29500 3 0 0 0 -1 -1
C 18300 25100 1 0 0 EMBEDDED6522-1.sym
[
P 20900 31800 20600 31800 1 0 0
{
T 20700 31850 5 8 1 1 0 0 1
pinnumber=2
T 20700 31750 5 8 0 1 0 2 1
pinseq=1
T 20550 31800 9 8 1 1 0 6 1
pinlabel=PA0
T 20550 31800 5 8 0 1 0 8 1
pintype=io
}
P 20900 31500 20600 31500 1 0 0
{
T 20700 31550 5 8 1 1 0 0 1
pinnumber=3
T 20700 31450 5 8 0 1 0 2 1
pinseq=2
T 20550 31500 9 8 1 1 0 6 1
pinlabel=PA1
T 20550 31500 5 8 0 1 0 8 1
pintype=io
}
P 20900 31200 20600 31200 1 0 0
{
T 20700 31250 5 8 1 1 0 0 1
pinnumber=4
T 20700 31150 5 8 0 1 0 2 1
pinseq=3
T 20550 31200 9 8 1 1 0 6 1
pinlabel=PA2
T 20550 31200 5 8 0 1 0 8 1
pintype=io
}
P 20900 30900 20600 30900 1 0 0
{
T 20700 30950 5 8 1 1 0 0 1
pinnumber=5
T 20700 30850 5 8 0 1 0 2 1
pinseq=4
T 20550 30900 9 8 1 1 0 6 1
pinlabel=PA3
T 20550 30900 5 8 0 1 0 8 1
pintype=io
}
P 20900 30600 20600 30600 1 0 0
{
T 20700 30650 5 8 1 1 0 0 1
pinnumber=6
T 20700 30550 5 8 0 1 0 2 1
pinseq=5
T 20550 30600 9 8 1 1 0 6 1
pinlabel=PA4
T 20550 30600 5 8 0 1 0 8 1
pintype=io
}
P 20900 30300 20600 30300 1 0 0
{
T 20700 30350 5 8 1 1 0 0 1
pinnumber=7
T 20700 30250 5 8 0 1 0 2 1
pinseq=6
T 20550 30300 9 8 1 1 0 6 1
pinlabel=PA5
T 20550 30300 5 8 0 1 0 8 1
pintype=io
}
P 20900 30000 20600 30000 1 0 0
{
T 20700 30050 5 8 1 1 0 0 1
pinnumber=8
T 20700 29950 5 8 0 1 0 2 1
pinseq=7
T 20550 30000 9 8 1 1 0 6 1
pinlabel=PA6
T 20550 30000 5 8 0 1 0 8 1
pintype=io
}
P 20900 29700 20600 29700 1 0 0
{
T 20700 29750 5 8 1 1 0 0 1
pinnumber=9
T 20700 29650 5 8 0 1 0 2 1
pinseq=8
T 20550 29700 9 8 1 1 0 6 1
pinlabel=PA7
T 20550 29700 5 8 0 1 0 8 1
pintype=io
}
P 20900 28500 20600 28500 1 0 0
{
T 20700 28550 5 8 1 1 0 0 1
pinnumber=10
T 20700 28450 5 8 0 1 0 2 1
pinseq=9
T 20550 28500 9 8 1 1 0 6 1
pinlabel=PB0
T 20550 28500 5 8 0 1 0 8 1
pintype=io
}
P 20900 28200 20600 28200 1 0 0
{
T 20700 28250 5 8 1 1 0 0 1
pinnumber=11
T 20700 28150 5 8 0 1 0 2 1
pinseq=10
T 20550 28200 9 8 1 1 0 6 1
pinlabel=PB1
T 20550 28200 5 8 0 1 0 8 1
pintype=io
}
P 20900 27900 20600 27900 1 0 0
{
T 20700 27950 5 8 1 1 0 0 1
pinnumber=12
T 20700 27850 5 8 0 1 0 2 1
pinseq=11
T 20550 27900 9 8 1 1 0 6 1
pinlabel=PB2
T 20550 27900 5 8 0 1 0 8 1
pintype=io
}
P 20900 27600 20600 27600 1 0 0
{
T 20700 27650 5 8 1 1 0 0 1
pinnumber=13
T 20700 27550 5 8 0 1 0 2 1
pinseq=12
T 20550 27600 9 8 1 1 0 6 1
pinlabel=PB3
T 20550 27600 5 8 0 1 0 8 1
pintype=io
}
P 20900 27300 20600 27300 1 0 0
{
T 20700 27350 5 8 1 1 0 0 1
pinnumber=14
T 20700 27250 5 8 0 1 0 2 1
pinseq=13
T 20550 27300 9 8 1 1 0 6 1
pinlabel=PB4
T 20550 27300 5 8 0 1 0 8 1
pintype=io
}
P 20900 27000 20600 27000 1 0 0
{
T 20700 27050 5 8 1 1 0 0 1
pinnumber=15
T 20700 26950 5 8 0 1 0 2 1
pinseq=14
T 20550 27000 9 8 1 1 0 6 1
pinlabel=PB5
T 20550 27000 5 8 0 1 0 8 1
pintype=io
}
P 20900 26700 20600 26700 1 0 0
{
T 20700 26750 5 8 1 1 0 0 1
pinnumber=16
T 20700 26650 5 8 0 1 0 2 1
pinseq=15
T 20550 26700 9 8 1 1 0 6 1
pinlabel=PB6
T 20550 26700 5 8 0 1 0 8 1
pintype=io
}
P 20900 26400 20600 26400 1 0 0
{
T 20700 26450 5 8 1 1 0 0 1
pinnumber=17
T 20700 26350 5 8 0 1 0 2 1
pinseq=16
T 20550 26400 9 8 1 1 0 6 1
pinlabel=PB7
T 20550 26400 5 8 0 1 0 8 1
pintype=io
}
P 20900 26100 20600 26100 1 0 0
{
T 20700 26150 5 8 1 1 0 0 1
pinnumber=18
T 20700 26050 5 8 0 1 0 2 1
pinseq=17
T 20550 26100 9 8 1 1 0 6 1
pinlabel=CB1
T 20550 26100 5 8 0 1 0 8 1
pintype=io
}
P 20900 25800 20600 25800 1 0 0
{
T 20700 25850 5 8 1 1 0 0 1
pinnumber=19
T 20700 25750 5 8 0 1 0 2 1
pinseq=18
T 20550 25800 9 8 1 1 0 6 1
pinlabel=CB2
T 20550 25800 5 8 0 1 0 8 1
pintype=io
}
P 20900 25200 20700 25200 1 0 0
{
T 20700 25250 5 8 1 1 0 0 1
pinnumber=21
T 20700 25150 5 8 0 1 0 2 1
pinseq=19
T 20550 25200 9 8 1 1 0 6 1
pinlabel=\_IRQ\_
T 20550 25200 5 8 0 1 0 8 1
pintype=out
}
V 20650 25200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18300 27000 18600 27000 1 0 0
{
T 18500 27050 5 8 1 1 0 6 1
pinnumber=22
T 18500 26950 5 8 0 1 0 8 1
pinseq=20
T 18650 27000 9 8 1 1 0 0 1
pinlabel=R/\_W\_
T 18650 27000 5 8 0 1 0 2 1
pintype=in
}
P 18300 27600 18500 27600 1 0 0
{
T 18500 27650 5 8 1 1 0 6 1
pinnumber=23
T 18500 27550 5 8 0 1 0 8 1
pinseq=21
T 18650 27600 9 8 1 1 0 0 1
pinlabel=\_CS2\_
T 18650 27600 5 8 0 1 0 2 1
pintype=in
}
V 18550 27600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18300 27900 18600 27900 1 0 0
{
T 18500 27950 5 8 1 1 0 6 1
pinnumber=24
T 18500 27850 5 8 0 1 0 8 1
pinseq=22
T 18650 27900 9 8 1 1 0 0 1
pinlabel=CS1
T 18650 27900 5 8 0 1 0 2 1
pintype=in
}
P 18300 26700 18600 26700 1 0 0
{
T 18500 26750 5 8 1 1 0 6 1
pinnumber=25
T 18500 26650 5 8 0 1 0 8 1
pinseq=23
T 18725 26700 9 8 1 1 0 0 1
pinlabel=PHI2
T 18725 26700 5 8 0 1 0 2 1
pintype=in
}
L 18700 26700 18600 26775 3 0 0 0 -1 -1
L 18700 26700 18600 26625 3 0 0 0 -1 -1
P 18300 29700 18600 29700 1 0 0
{
T 18500 29750 5 8 1 1 0 6 1
pinnumber=26
T 18500 29650 5 8 0 1 0 8 1
pinseq=24
T 18650 29700 9 8 1 1 0 0 1
pinlabel=D7
T 18650 29700 5 8 0 1 0 2 1
pintype=io
}
P 18300 30000 18600 30000 1 0 0
{
T 18500 30050 5 8 1 1 0 6 1
pinnumber=27
T 18500 29950 5 8 0 1 0 8 1
pinseq=25
T 18650 30000 9 8 1 1 0 0 1
pinlabel=D6
T 18650 30000 5 8 0 1 0 2 1
pintype=io
}
P 18300 30300 18600 30300 1 0 0
{
T 18500 30350 5 8 1 1 0 6 1
pinnumber=28
T 18500 30250 5 8 0 1 0 8 1
pinseq=26
T 18650 30300 9 8 1 1 0 0 1
pinlabel=D5
T 18650 30300 5 8 0 1 0 2 1
pintype=io
}
P 18300 30600 18600 30600 1 0 0
{
T 18500 30650 5 8 1 1 0 6 1
pinnumber=29
T 18500 30550 5 8 0 1 0 8 1
pinseq=27
T 18650 30600 9 8 1 1 0 0 1
pinlabel=D4
T 18650 30600 5 8 0 1 0 2 1
pintype=io
}
P 18300 30900 18600 30900 1 0 0
{
T 18500 30950 5 8 1 1 0 6 1
pinnumber=30
T 18500 30850 5 8 0 1 0 8 1
pinseq=28
T 18650 30900 9 8 1 1 0 0 1
pinlabel=D3
T 18650 30900 5 8 0 1 0 2 1
pintype=io
}
P 18300 31200 18600 31200 1 0 0
{
T 18500 31250 5 8 1 1 0 6 1
pinnumber=31
T 18500 31150 5 8 0 1 0 8 1
pinseq=29
T 18650 31200 9 8 1 1 0 0 1
pinlabel=D2
T 18650 31200 5 8 0 1 0 2 1
pintype=io
}
P 18300 31500 18600 31500 1 0 0
{
T 18500 31550 5 8 1 1 0 6 1
pinnumber=32
T 18500 31450 5 8 0 1 0 8 1
pinseq=30
T 18650 31500 9 8 1 1 0 0 1
pinlabel=D1
T 18650 31500 5 8 0 1 0 2 1
pintype=io
}
P 18300 31800 18600 31800 1 0 0
{
T 18500 31850 5 8 1 1 0 6 1
pinnumber=33
T 18500 31750 5 8 0 1 0 8 1
pinseq=31
T 18650 31800 9 8 1 1 0 0 1
pinlabel=D0
T 18650 31800 5 8 0 1 0 2 1
pintype=io
}
P 18300 26100 18500 26100 1 0 0
{
T 18500 26150 5 8 1 1 0 6 1
pinnumber=34
T 18500 26050 5 8 0 1 0 8 1
pinseq=32
T 18650 26100 9 8 1 1 0 0 1
pinlabel=\_RESET\_
T 18650 26100 5 8 0 1 0 2 1
pintype=in
}
V 18550 26100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18300 28200 18600 28200 1 0 0
{
T 18500 28250 5 8 1 1 0 6 1
pinnumber=35
T 18500 28150 5 8 0 1 0 8 1
pinseq=33
T 18650 28200 9 8 1 1 0 0 1
pinlabel=RS3
T 18650 28200 5 8 0 1 0 2 1
pintype=in
}
P 18300 28500 18600 28500 1 0 0
{
T 18500 28550 5 8 1 1 0 6 1
pinnumber=36
T 18500 28450 5 8 0 1 0 8 1
pinseq=34
T 18650 28500 9 8 1 1 0 0 1
pinlabel=RS2
T 18650 28500 5 8 0 1 0 2 1
pintype=in
}
P 18300 28800 18600 28800 1 0 0
{
T 18500 28850 5 8 1 1 0 6 1
pinnumber=37
T 18500 28750 5 8 0 1 0 8 1
pinseq=35
T 18650 28800 9 8 1 1 0 0 1
pinlabel=RS1
T 18650 28800 5 8 0 1 0 2 1
pintype=in
}
P 18300 29100 18600 29100 1 0 0
{
T 18500 29150 5 8 1 1 0 6 1
pinnumber=38
T 18500 29050 5 8 0 1 0 8 1
pinseq=36
T 18650 29100 9 8 1 1 0 0 1
pinlabel=RS0
T 18650 29100 5 8 0 1 0 2 1
pintype=in
}
P 20900 29100 20600 29100 1 0 0
{
T 20700 29150 5 8 1 1 0 0 1
pinnumber=39
T 20700 29050 5 8 0 1 0 2 1
pinseq=37
T 20550 29100 9 8 1 1 0 6 1
pinlabel=CA2
T 20550 29100 5 8 0 1 0 8 1
pintype=io
}
P 20900 29400 20600 29400 1 0 0
{
T 20700 29450 5 8 1 1 0 0 1
pinnumber=40
T 20700 29350 5 8 0 1 0 2 1
pinseq=38
T 20550 29400 9 8 1 1 0 6 1
pinlabel=CA1
T 20550 29400 5 8 0 1 0 8 1
pintype=io
}
B 18600 25100 2000 6900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 20600 32100 8 10 0 1 0 6 1
refdes=U?
T 18600 32100 9 10 1 0 0 0 1
6522
T 18600 32000 5 10 0 0 0 0 1
device=6522
T 18600 32200 5 10 0 0 0 0 1
footprint=DIP40
T 18600 32400 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 18600 32600 5 10 0 0 0 0 1
documentation=http://www.westerndesigncenter.com/wdc/documentation/w65c22.pdf
T 18600 32800 5 10 0 0 0 0 1
description=Versatile Interface Adapter
T 18600 33000 5 10 0 0 0 0 1
numslots=0
T 18600 33200 5 10 0 0 0 0 1
net=Vcc:20
T 18600 33400 5 10 0 0 0 0 1
net=GND:1
]
{
T 20600 32100 5 10 1 1 0 6 1
refdes=U11
T 18600 32300 5 10 1 1 0 0 1
device=W65C22S
T 18600 32200 5 10 0 0 0 0 1
footprint=DIP40
}
C 16900 26600 1 0 0 input-2.sym
{
T 16900 26800 5 10 0 0 0 0 1
net=E:1
T 17500 27300 5 10 0 0 0 0 1
device=none
T 17400 26700 5 10 1 1 0 7 1
value=E
}
C 16900 26900 1 0 0 input-2.sym
{
T 16900 27100 5 10 0 0 0 0 1
net=RW:1
T 17500 27600 5 10 0 0 0 0 1
device=none
T 17400 27000 5 10 1 1 0 7 1
value=R/\_W\_
}
N 18300 31800 18200 31800 4
N 18300 31500 18200 31500 4
N 18300 31200 18200 31200 4
N 18300 30900 18200 30900 4
N 18300 30600 18200 30600 4
N 18300 30300 18200 30300 4
N 18300 30000 18200 30000 4
N 18300 29700 18200 29700 4
C 18200 29700 1 90 0 busripper-1.sym
{
T 17800 29700 5 8 0 0 90 0 1
device=none
T 18200 29700 5 10 0 0 0 6 1
net=D7:1
}
C 18200 30000 1 90 0 busripper-1.sym
{
T 17800 30000 5 8 0 0 90 0 1
device=none
T 18200 30000 5 10 0 0 0 6 1
net=D6:1
}
C 18200 30300 1 90 0 busripper-1.sym
{
T 17800 30300 5 8 0 0 90 0 1
device=none
T 18200 30300 5 10 0 0 0 6 1
net=D5:1
}
C 18200 30600 1 90 0 busripper-1.sym
{
T 17800 30600 5 8 0 0 90 0 1
device=none
T 18200 30600 5 10 0 0 0 6 1
net=D4:1
}
C 18200 30900 1 90 0 busripper-1.sym
{
T 17800 30900 5 8 0 0 90 0 1
device=none
T 18200 30900 5 10 0 0 0 6 1
net=D3:1
}
C 18200 31200 1 90 0 busripper-1.sym
{
T 17800 31200 5 8 0 0 90 0 1
device=none
T 18200 31200 5 10 0 0 0 6 1
net=D2:1
}
C 18200 31500 1 90 0 busripper-1.sym
{
T 17800 31500 5 8 0 0 90 0 1
device=none
T 18200 31500 5 10 0 0 0 6 1
net=D1:1
}
C 18200 31800 1 90 0 busripper-1.sym
{
T 17800 31800 5 8 0 0 90 0 1
device=none
T 18200 31800 5 10 0 0 0 6 1
net=D0:1
}
N 18300 29100 18200 29100 4
N 18300 28800 18200 28800 4
N 18300 28500 18200 28500 4
N 18300 28200 18200 28200 4
C 18200 28200 1 90 0 busripper-1.sym
{
T 17800 28200 5 8 0 0 90 0 1
device=none
T 18200 28200 5 10 0 0 0 6 1
net=A3:1
}
C 18200 28500 1 90 0 busripper-1.sym
{
T 17800 28500 5 8 0 0 90 0 1
device=none
T 18200 28500 5 10 0 0 0 6 1
net=A2:1
}
C 18200 28800 1 90 0 busripper-1.sym
{
T 17800 28800 5 8 0 0 90 0 1
device=none
T 18200 28800 5 10 0 0 0 6 1
net=A1:1
}
C 18200 29100 1 90 0 busripper-1.sym
{
T 17800 29100 5 8 0 0 90 0 1
device=none
T 18200 29100 5 10 0 0 0 6 1
net=A0:1
}
U 18000 32800 18000 28400 10 -1
C 17600 27900 1 0 0 vcc-1.sym
N 18300 27900 17800 27900 4
C 16900 27500 1 0 0 input-2.sym
{
T 16900 27700 5 10 0 0 0 0 1
net=VIASEL:1
T 17500 28200 5 10 0 0 0 0 1
device=none
T 17400 27600 5 10 1 1 0 7 1
value=\_VIASEL\_
}
C 16900 26000 1 0 0 input-2.sym
{
T 16900 26200 5 10 0 0 0 0 1
net=RESET:1
T 17500 26700 5 10 0 0 0 0 1
device=none
T 17400 26100 5 10 1 1 0 7 1
value=\_RESET\_
}
C 21800 25000 1 0 1 diode-1.sym
{
T 21200 25500 5 10 1 1 0 6 1
refdes=D7
T 21300 25500 5 10 1 1 0 0 1
device=1N4148
T 21800 25000 5 10 0 1 0 0 1
footprint=DIODE_A300.fp
}
C 21800 25100 1 0 0 output-2.sym
{
T 22700 25300 5 10 0 0 0 0 1
net=FIRQ:1
T 22000 25800 5 10 0 0 0 0 1
device=none
T 22700 25200 5 10 1 1 0 1 1
value=\_FIRQ\_
}
C 21100 42800 1 0 0 vcc-1.sym
T 20600 42800 9 10 1 0 0 4 1
Vcc
T 20200 38400 9 10 1 0 0 4 1
A0
T 20200 38800 9 10 1 0 0 4 1
A1
T 20200 39200 9 10 1 0 0 4 1
A2
T 20200 39600 9 10 1 0 0 4 1
A3
T 20200 40000 9 10 1 0 0 4 1
A4
T 20200 40400 9 10 1 0 0 4 1
A5
T 20200 40800 9 10 1 0 0 4 1
A6
T 20200 41200 9 10 1 0 0 4 1
A7
T 20600 40800 9 10 1 0 0 4 1
A8
T 20600 40400 9 10 1 0 0 4 1
A9
T 20600 39200 9 10 1 0 0 4 1
A10
T 20600 40000 9 10 1 0 0 4 1
A11
T 20200 41600 9 10 1 0 0 4 1
A12
T 20600 41200 9 10 1 0 0 4 1
A13
C 19400 36100 1 0 0 gnd-1.sym
T 20200 36400 9 10 1 0 0 4 1
GND
T 20200 42000 9 10 1 0 0 4 1
B0
T 20600 42400 9 10 1 0 0 4 1
B1
T 20200 42400 9 10 1 0 0 4 1
B2
T 20600 42000 9 10 1 0 0 4 1
B3
T 20200 42800 9 10 1 0 0 4 1
B4
T 20200 36800 9 10 1 0 0 4 1
B5
T 20600 39600 9 10 1 0 0 4 1
B6
T 20600 36400 9 10 1 0 0 4 1
B7
N 24300 42800 24200 42800 4
N 24300 42500 24200 42500 4
N 24300 42200 24200 42200 4
N 24300 41900 24200 41900 4
N 24300 41600 24200 41600 4
N 24300 41300 24200 41300 4
N 24300 41000 24200 41000 4
N 24300 40700 24200 40700 4
N 24300 40400 24200 40400 4
N 24300 40100 24200 40100 4
N 24300 39800 24200 39800 4
N 24300 39500 24200 39500 4
N 24300 39200 24200 39200 4
C 24200 39200 1 90 0 busripper-1.sym
{
T 23800 39200 5 8 0 0 90 0 1
device=none
T 24200 39200 5 10 0 0 0 6 1
net=A12:1
}
C 24200 39800 1 90 0 busripper-1.sym
{
T 23800 39800 5 8 0 0 90 0 1
device=none
T 24200 39800 5 10 0 0 0 6 1
net=A10:1
}
C 24200 40100 1 90 0 busripper-1.sym
{
T 23800 40100 5 8 0 0 90 0 1
device=none
T 24200 40100 5 10 0 0 0 6 1
net=A9:1
}
C 24200 40700 1 90 0 busripper-1.sym
{
T 23800 40700 5 8 0 0 90 0 1
device=none
T 24200 40700 5 10 0 0 0 6 1
net=A7:1
}
C 24200 41000 1 90 0 busripper-1.sym
{
T 23800 41000 5 8 0 0 90 0 1
device=none
T 24200 41000 5 10 0 0 0 6 1
net=A6:1
}
C 24200 41300 1 90 0 busripper-1.sym
{
T 23800 41300 5 8 0 0 90 0 1
device=none
T 24200 41300 5 10 0 0 0 6 1
net=A5:1
}
C 24200 41600 1 90 0 busripper-1.sym
{
T 23800 41600 5 8 0 0 90 0 1
device=none
T 24200 41600 5 10 0 0 0 6 1
net=A4:1
}
C 24200 41900 1 90 0 busripper-1.sym
{
T 23800 41900 5 8 0 0 90 0 1
device=none
T 24200 41900 5 10 0 0 0 6 1
net=A3:1
}
C 24200 42200 1 90 0 busripper-1.sym
{
T 23800 42200 5 8 0 0 90 0 1
device=none
T 24200 42200 5 10 0 0 0 6 1
net=A2:1
}
C 24200 42500 1 90 0 busripper-1.sym
{
T 23800 42500 5 8 0 0 90 0 1
device=none
T 24200 42500 5 10 0 0 0 6 1
net=A1:1
}
C 24200 42800 1 90 0 busripper-1.sym
{
T 23800 42800 5 8 0 0 90 0 1
device=none
T 24200 42800 5 10 0 0 0 6 1
net=A0:1
}
C 24200 40400 1 90 0 busripper-1.sym
{
T 23800 40400 5 8 0 0 90 0 1
device=none
T 24200 40400 5 10 0 0 0 6 1
net=A8:1
}
U 24000 43800 24000 39100 10 -1
C 24200 39500 1 90 0 busripper-1.sym
{
T 23800 39500 5 8 0 0 90 0 1
device=none
T 24200 39500 5 10 0 0 0 6 1
net=A11:1
}
N 24300 38900 24200 38900 4
C 24200 38900 1 90 0 busripper-1.sym
{
T 23800 38900 5 8 0 0 90 0 1
device=none
T 24200 38900 5 10 0 0 0 6 1
net=A13:1
}
T 20600 41600 9 10 1 0 0 4 1
\_WE\_
T 20600 38400 9 10 1 0 0 4 1
D7
T 20600 38000 9 10 1 0 0 4 1
D6
T 20600 37600 9 10 1 0 0 4 1
D5
T 20600 37200 9 10 1 0 0 4 1
D4
T 20600 36800 9 10 1 0 0 4 1
D3
T 20200 37200 9 10 1 0 0 4 1
D2
T 20200 37600 9 10 1 0 0 4 1
D1
T 20200 38000 9 10 1 0 0 4 1
D0
T 20600 38800 9 10 1 0 0 4 1
\_SEL\_
T 20400 43500 9 10 1 0 0 3 1
RAM EXPANSION
T 20400 43300 9 10 1 0 0 3 1
(UP TO 4MB)
C 29100 31600 1 0 0 output-2.sym
{
T 30000 31800 5 10 0 0 0 0 1
net=B0:1
T 29300 32300 5 10 0 0 0 0 1
device=none
T 30000 31700 5 10 1 1 0 1 1
value=B0
}
C 29100 30800 1 0 0 output-2.sym
{
T 30000 31000 5 10 0 0 0 0 1
net=B1:1
T 29300 31500 5 10 0 0 0 0 1
device=none
T 30000 30900 5 10 1 1 0 1 1
value=B1
}
C 29100 30000 1 0 0 output-2.sym
{
T 30000 30200 5 10 0 0 0 0 1
net=B2:1
T 29300 30700 5 10 0 0 0 0 1
device=none
T 30000 30100 5 10 1 1 0 1 1
value=B2
}
C 29100 29200 1 0 0 output-2.sym
{
T 30000 29400 5 10 0 0 0 0 1
net=B3:1
T 29300 29900 5 10 0 0 0 0 1
device=none
T 30000 29300 5 10 1 1 0 1 1
value=B3
}
C 29100 27100 1 0 0 output-2.sym
{
T 30000 27300 5 10 0 0 0 0 1
net=B4:1
T 29300 27800 5 10 0 0 0 0 1
device=none
T 30000 27200 5 10 1 1 0 1 1
value=B4
}
C 29100 26000 1 0 0 output-2.sym
{
T 30000 26200 5 10 0 0 0 0 1
net=B5:1
T 29300 26700 5 10 0 0 0 0 1
device=none
T 30000 26100 5 10 1 1 0 1 1
value=B5
}
C 29100 24900 1 0 0 output-2.sym
{
T 30000 25100 5 10 0 0 0 0 1
net=B6:1
T 29300 25600 5 10 0 0 0 0 1
device=none
T 30000 25000 5 10 1 1 0 1 1
value=B6
}
C 29100 23800 1 0 0 output-2.sym
{
T 30000 24000 5 10 0 0 0 0 1
net=B7:1
T 29300 24500 5 10 0 0 0 0 1
device=none
T 30000 23900 5 10 1 1 0 1 1
value=B7
}
C 18300 42700 1 0 0 input-2.sym
{
T 18300 42900 5 10 0 0 0 0 1
net=B4:1
T 18900 43400 5 10 0 0 0 0 1
device=none
T 18800 42800 5 10 1 1 0 7 1
value=B4
}
C 22900 37300 1 0 0 input-2.sym
{
T 22900 37500 5 10 0 0 0 0 1
net=B4:1
T 23500 38000 5 10 0 0 0 0 1
device=none
T 23400 37400 5 10 1 1 0 7 1
value=B4
}
C 18300 42300 1 0 0 input-2.sym
{
T 18300 42500 5 10 0 0 0 0 1
net=B2:1
T 18900 43000 5 10 0 0 0 0 1
device=none
T 18800 42400 5 10 1 1 0 7 1
value=B2
}
C 22900 37900 1 0 0 input-2.sym
{
T 22900 38100 5 10 0 0 0 0 1
net=B2:1
T 23500 38600 5 10 0 0 0 0 1
device=none
T 23400 38000 5 10 1 1 0 7 1
value=B2
}
C 18300 41900 1 0 0 input-2.sym
{
T 18300 42100 5 10 0 0 0 0 1
net=B0:1
T 18900 42600 5 10 0 0 0 0 1
device=none
T 18800 42000 5 10 1 1 0 7 1
value=B0
}
C 22900 38500 1 0 0 input-2.sym
{
T 22900 38700 5 10 0 0 0 0 1
net=B0:1
T 23500 39200 5 10 0 0 0 0 1
device=none
T 23400 38600 5 10 1 1 0 7 1
value=B0
}
C 22500 42300 1 0 1 input-2.sym
{
T 22500 42500 5 10 0 0 0 6 1
net=B1:1
T 21900 43000 5 10 0 0 0 6 1
device=none
T 22000 42400 5 10 1 1 0 1 1
value=B1
}
C 22900 38200 1 0 0 input-2.sym
{
T 22900 38400 5 10 0 0 0 0 1
net=B1:1
T 23500 38900 5 10 0 0 0 0 1
device=none
T 23400 38300 5 10 1 1 0 7 1
value=B1
}
C 22500 41900 1 0 1 input-2.sym
{
T 22500 42100 5 10 0 0 0 6 1
net=B3:1
T 21900 42600 5 10 0 0 0 6 1
device=none
T 22000 42000 5 10 1 1 0 1 1
value=B3
}
C 22900 37600 1 0 0 input-2.sym
{
T 22900 37800 5 10 0 0 0 0 1
net=B3:1
T 23500 38300 5 10 0 0 0 0 1
device=none
T 23400 37700 5 10 1 1 0 7 1
value=B3
}
C 22500 36300 1 0 1 input-2.sym
{
T 22000 36400 5 10 1 1 0 1 1
value=B7
T 22500 36500 5 10 0 0 0 6 1
net=B7:1
T 21900 37000 5 10 0 0 0 6 1
device=none
}
C 22500 39500 1 0 1 input-2.sym
{
T 22000 39600 5 10 1 1 0 1 1
value=B6
T 22500 39700 5 10 0 0 0 6 1
net=B6:1
T 21900 40200 5 10 0 0 0 6 1
device=none
}
C 18300 36700 1 0 0 input-2.sym
{
T 18800 36800 5 10 1 1 0 7 1
value=B5
T 18300 36900 5 10 0 0 0 0 1
net=B5:1
T 18900 37400 5 10 0 0 0 0 1
device=none
}
N 19700 38400 18700 38400 4
N 19700 38800 18700 38800 4
N 19700 39200 18700 39200 4
N 19700 39600 18700 39600 4
N 19700 40000 18700 40000 4
N 19700 40400 18700 40400 4
N 19700 40800 18700 40800 4
N 19700 41200 18700 41200 4
N 21100 40800 22200 40800 4
N 21100 40400 22200 40400 4
N 21100 39200 22200 39200 4
N 21100 40000 22200 40000 4
N 19700 41600 18700 41600 4
C 18700 41600 1 90 0 busripper-1.sym
{
T 18300 41600 5 8 0 0 90 0 1
device=none
T 18700 41600 5 10 0 0 0 6 1
net=A12:1
}
C 22200 39200 1 270 1 busripper-1.sym
{
T 22600 39200 5 8 0 0 90 2 1
device=none
T 22200 39200 5 10 0 0 0 0 1
net=A10:1
}
C 22200 40400 1 270 1 busripper-1.sym
{
T 22600 40400 5 8 0 0 90 2 1
device=none
T 22200 40400 5 10 0 0 0 0 1
net=A9:1
}
C 18700 41200 1 90 0 busripper-1.sym
{
T 18300 41200 5 8 0 0 90 0 1
device=none
T 18700 41200 5 10 0 0 0 6 1
net=A7:1
}
C 18700 40800 1 90 0 busripper-1.sym
{
T 18300 40800 5 8 0 0 90 0 1
device=none
T 18700 40800 5 10 0 0 0 6 1
net=A6:1
}
C 18700 40400 1 90 0 busripper-1.sym
{
T 18300 40400 5 8 0 0 90 0 1
device=none
T 18700 40400 5 10 0 0 0 6 1
net=A5:1
}
C 18700 40000 1 90 0 busripper-1.sym
{
T 18300 40000 5 8 0 0 90 0 1
device=none
T 18700 40000 5 10 0 0 0 6 1
net=A4:1
}
C 18700 39600 1 90 0 busripper-1.sym
{
T 18300 39600 5 8 0 0 90 0 1
device=none
T 18700 39600 5 10 0 0 0 6 1
net=A3:1
}
C 18700 39200 1 90 0 busripper-1.sym
{
T 18300 39200 5 8 0 0 90 0 1
device=none
T 18700 39200 5 10 0 0 0 6 1
net=A2:1
}
C 18700 38800 1 90 0 busripper-1.sym
{
T 18300 38800 5 8 0 0 90 0 1
device=none
T 18700 38800 5 10 0 0 0 6 1
net=A1:1
}
C 18700 38400 1 90 0 busripper-1.sym
{
T 18300 38400 5 8 0 0 90 0 1
device=none
T 18700 38400 5 10 0 0 0 6 1
net=A0:1
}
C 22200 40800 1 270 1 busripper-1.sym
{
T 22600 40800 5 8 0 0 90 2 1
device=none
T 22200 40800 5 10 0 0 0 0 1
net=A8:1
}
C 22200 40000 1 270 1 busripper-1.sym
{
T 22600 40000 5 8 0 0 90 2 1
device=none
T 22200 40000 5 10 0 0 0 0 1
net=A11:1
}
N 21100 41200 22200 41200 4
C 22200 41200 1 270 1 busripper-1.sym
{
T 22600 41200 5 8 0 0 90 2 1
device=none
T 22200 41200 5 10 0 0 0 0 1
net=A13:1
}
U 18500 43800 18500 37400 10 -1
U 22400 43800 22400 37000 10 -1
N 19700 38000 18700 38000 4
N 19700 37600 18700 37600 4
N 19700 37200 18700 37200 4
N 21100 36800 22200 36800 4
N 21100 37200 22200 37200 4
N 21100 37600 22200 37600 4
N 21100 38000 22200 38000 4
N 21100 38400 22200 38400 4
C 22200 38400 1 270 1 busripper-1.sym
{
T 22600 38400 5 8 0 0 90 2 1
device=none
T 22200 38400 5 10 0 0 0 0 1
net=D7:1
}
C 22200 38000 1 270 1 busripper-1.sym
{
T 22600 38000 5 8 0 0 90 2 1
device=none
T 22200 38000 5 10 0 0 0 0 1
net=D6:1
}
C 22200 37600 1 270 1 busripper-1.sym
{
T 22600 37600 5 8 0 0 90 2 1
device=none
T 22200 37600 5 10 0 0 0 0 1
net=D5:1
}
C 22200 37200 1 270 1 busripper-1.sym
{
T 22600 37200 5 8 0 0 90 2 1
device=none
T 22200 37200 5 10 0 0 0 0 1
net=D4:1
}
C 22200 36800 1 270 1 busripper-1.sym
{
T 22600 36800 5 8 0 0 90 2 1
device=none
T 22200 36800 5 10 0 0 0 0 1
net=D3:1
}
C 18700 37200 1 90 0 busripper-1.sym
{
T 18300 37200 5 8 0 0 90 0 1
device=none
T 18700 37200 5 10 0 0 0 6 1
net=D2:1
}
C 18700 37600 1 90 0 busripper-1.sym
{
T 18300 37600 5 8 0 0 90 0 1
device=none
T 18700 37600 5 10 0 0 0 6 1
net=D1:1
}
C 18700 38000 1 90 0 busripper-1.sym
{
T 18300 38000 5 8 0 0 90 0 1
device=none
T 18700 38000 5 10 0 0 0 6 1
net=D0:1
}
C 22500 41500 1 0 1 input-2.sym
{
T 22500 41700 5 10 0 0 0 6 1
net=WR:1
T 21900 42200 5 10 0 0 0 6 1
device=none
T 22000 41600 5 10 1 1 0 1 1
value=\_WR\_
}
N 21300 42800 21100 42800 4
N 19500 36400 19700 36400 4
N 21100 38800 22600 38800 4
N 22600 38800 22600 34600 4
N 22600 34600 23900 34600 4
N 23900 34600 23900 36300 4
N 23900 36300 24300 36300 4
T 19600 28900 9 10 1 0 0 3 1
VERSATILE
T 19600 28700 9 10 1 0 0 3 1
INTERFACE
T 19600 28500 9 10 1 0 0 3 1
ADAPTER
C 27100 26700 1 0 0 7408-1.sym
{
T 27800 27600 5 10 0 0 0 0 1
device=74HC08
T 27400 27600 5 10 1 1 0 0 1
refdes=U13
T 27800 29000 5 10 0 0 0 0 1
footprint=DIP14
T 27100 26700 5 10 0 0 0 0 1
slot=1
}
C 27100 25600 1 0 0 7408-1.sym
{
T 27800 26500 5 10 0 0 0 0 1
device=74HC08
T 27400 26500 5 10 1 1 0 0 1
refdes=U13
T 27800 27900 5 10 0 0 0 0 1
footprint=DIP14
T 27900 26300 5 10 0 1 0 0 1
slot=2
}
C 27100 24500 1 0 0 7408-1.sym
{
T 27800 25400 5 10 0 0 0 0 1
device=74HC08
T 27400 25400 5 10 1 1 0 0 1
refdes=U13
T 27800 26800 5 10 0 0 0 0 1
footprint=DIP14
T 27600 24800 5 10 0 1 0 0 1
slot=4
}
C 27100 23400 1 0 0 7408-1.sym
{
T 27800 24300 5 10 0 0 0 0 1
device=74HC08
T 27400 24300 5 10 1 1 0 0 1
refdes=U13
T 27800 25700 5 10 0 0 0 0 1
footprint=DIP14
T 27600 23900 5 10 0 1 0 0 1
slot=3
}
C 27100 27900 1 0 0 74157-1.sym
{
T 27400 32440 5 10 0 0 0 0 1
device=74HC157
T 27400 32240 5 10 0 0 0 0 1
footprint=DIP16
T 28800 32100 5 10 1 1 0 6 1
refdes=U12
}
N 27100 30900 27000 30900 4
N 27000 30900 27000 28100 4
N 27100 30100 27000 30100 4
N 27100 29300 27000 29300 4
N 27100 28100 27000 28100 4
C 26900 27800 1 0 0 gnd-1.sym
N 20900 30900 25200 30900 4
N 25200 30900 25200 28900 4
N 25200 28900 27100 28900 4
N 20900 31200 25400 31200 4
N 25400 31200 25400 29700 4
N 25400 29700 27100 29700 4
N 25600 30500 27100 30500 4
N 20900 31800 25800 31800 4
N 25800 31300 27100 31300 4
C 25700 31600 1 0 0 input-2.sym
{
T 26200 31700 5 10 1 1 0 7 1
value=A14
T 25700 31800 5 10 0 0 0 0 1
net=A14:1
T 26300 32300 5 10 0 0 0 0 1
device=none
}
C 25300 28400 1 0 0 input-2.sym
{
T 25800 28500 5 10 1 1 0 7 1
value=A15
T 25300 28600 5 10 0 0 0 0 1
net=A15:1
T 25900 29100 5 10 0 0 0 0 1
device=none
}
N 27100 28500 26700 28500 4
N 27100 27400 26800 27400 4
N 26800 24100 26800 28500 4
N 27100 26300 26800 26300 4
N 27100 25200 26800 25200 4
N 27100 24100 26800 24100 4
N 25000 28100 26600 28100 4
N 26600 28100 26600 27000 4
N 26600 27000 27100 27000 4
N 24800 27900 26400 27900 4
N 26400 27900 26400 25900 4
N 26400 25900 27100 25900 4
N 24600 27700 26200 27700 4
N 26200 27700 26200 24800 4
N 26200 24800 27100 24800 4
N 27100 23700 26000 23700 4
N 26000 23700 26000 27500 4
N 26000 27500 24400 27500 4
N 29100 27200 28400 27200 4
N 29100 26100 28400 26100 4
N 29100 25000 28400 25000 4
N 29100 23900 28400 23900 4
T 28100 32300 9 10 1 0 0 3 1
RAM BANK SWITCHING
C 32100 29400 1 0 0 74595-1.sym
{
T 32400 32240 5 10 0 0 0 0 1
device=74HC595
T 33800 32100 5 10 1 1 0 6 1
refdes=U14
T 32400 32450 5 10 0 0 0 0 1
footprint=DIP16
}
C 30700 28500 1 0 0 input-2.sym
{
T 30700 28700 5 10 0 0 0 0 1
net=SRSEL:1
T 31300 29200 5 10 0 0 0 0 1
device=none
T 31200 28600 5 10 1 1 0 7 1
value=\_SRSEL\_
}
U 34400 32800 34400 29800 10 -1
N 34100 31700 34200 31700 4
N 34100 31400 34200 31400 4
N 34100 31100 34200 31100 4
N 34100 30800 34200 30800 4
N 34100 30500 34200 30500 4
N 34100 30200 34200 30200 4
N 34100 29900 34200 29900 4
N 34100 29600 34200 29600 4
C 34200 29600 1 270 1 busripper-1.sym
{
T 34600 29600 5 8 0 0 90 2 1
device=none
T 34200 29600 5 10 0 0 0 0 1
net=D7:1
}
C 34200 29900 1 270 1 busripper-1.sym
{
T 34600 29900 5 8 0 0 90 2 1
device=none
T 34200 29900 5 10 0 0 0 0 1
net=D6:1
}
C 34200 30200 1 270 1 busripper-1.sym
{
T 34600 30200 5 8 0 0 90 2 1
device=none
T 34200 30200 5 10 0 0 0 0 1
net=D5:1
}
C 34200 30500 1 270 1 busripper-1.sym
{
T 34600 30500 5 8 0 0 90 2 1
device=none
T 34200 30500 5 10 0 0 0 0 1
net=D4:1
}
C 34200 30800 1 270 1 busripper-1.sym
{
T 34600 30800 5 8 0 0 90 2 1
device=none
T 34200 30800 5 10 0 0 0 0 1
net=D3:1
}
C 34200 31100 1 270 1 busripper-1.sym
{
T 34600 31100 5 8 0 0 90 2 1
device=none
T 34200 31100 5 10 0 0 0 0 1
net=D2:1
}
C 34200 31400 1 270 1 busripper-1.sym
{
T 34600 31400 5 8 0 0 90 2 1
device=none
T 34200 31400 5 10 0 0 0 0 1
net=D1:1
}
C 34200 31700 1 270 1 busripper-1.sym
{
T 34600 31700 5 8 0 0 90 2 1
device=none
T 34200 31700 5 10 0 0 0 0 1
net=D0:1
}
C 31600 29500 1 0 0 nc-left-1.sym
{
T 31600 29900 5 10 0 0 0 0 1
value=NoConnection
T 31600 30300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 30700 31300 1 0 0 input-2.sym
{
T 30700 31500 5 10 0 0 0 0 1
net=E:1
T 31300 32000 5 10 0 0 0 0 1
device=none
T 31200 31400 5 10 1 1 0 7 1
value=E
}
C 30700 31000 1 0 0 input-2.sym
{
T 30700 31200 5 10 0 0 0 0 1
net=RESET:1
T 31300 31700 5 10 0 0 0 0 1
device=none
T 31200 31100 5 10 1 1 0 7 1
value=\_RESET\_
}
C 30700 30700 1 0 0 input-2.sym
{
T 30700 30900 5 10 0 0 0 0 1
net=SCK_5V:1
T 31300 31400 5 10 0 0 0 0 1
device=none
T 31200 30800 5 10 1 1 0 7 1
value=SCK_5V
}
C 30700 30400 1 0 0 input-2.sym
{
T 30700 30600 5 10 0 0 0 0 1
net=MISO:1
T 31300 31100 5 10 0 0 0 0 1
device=none
T 31200 30500 5 10 1 1 0 7 1
value=MISO
}
T 32200 32300 9 10 1 0 0 3 1
SPI INPUT SHIFT REGISTER
N 25800 31300 25800 31800 4
C 20900 25700 1 0 0 output-2.sym
{
T 21800 25900 5 10 0 0 0 0 1
net=MOSI_5V:1
T 21100 26400 5 10 0 0 0 0 1
device=none
T 21800 25800 5 10 1 1 0 1 1
value=MOSI_5V
}
C 30700 27500 1 0 0 input-2.sym
{
T 30700 27700 5 10 0 0 0 0 1
net=RD:1
T 31300 28200 5 10 0 0 0 0 1
device=none
T 31200 27600 5 10 1 1 0 7 1
value=\_RD\_
}
N 11200 31400 11700 31400 4
N 11200 31700 11700 31700 4
C 21100 43000 1 180 0 header34-1.sym
{
T 20500 36100 5 10 1 1 180 0 1
refdes=J11
T 19500 38400 5 10 0 0 180 0 1
device=HEADER34
T 21100 43000 5 10 0 1 180 0 1
footprint=HEADER34_2
}
T 20400 35800 9 10 1 0 0 3 1
\_SEL\_ SHOULD CONNECT TO \_CS\_ and \_OE\_
T 20400 35600 9 10 1 0 0 3 1
IF RAM EXPANSION IS USED,
T 20400 35400 9 10 1 0 0 3 1
U8 SHOULD BE REMOVED
C 71600 37400 1 0 1 input-2.sym
{
T 71600 37600 5 10 0 0 0 6 1
net=EXTIOSEL:1
T 71000 38100 5 10 0 0 0 6 1
device=none
T 71100 37500 5 10 1 1 0 1 1
value=\_EXTIOSEL\_
}
C 14700 41300 1 0 0 74139-3.sym
{
T 15000 43440 5 10 0 0 0 0 1
device=74HC139
T 15000 43240 5 10 0 0 0 0 1
footprint=DIP16
T 16400 43100 5 10 1 1 0 6 1
refdes=U7
T 14700 41300 5 10 0 0 0 0 1
slot=1
}
N 11300 38400 11800 38400 4
C 12000 41200 1 0 0 input-2.sym
{
T 12500 41300 5 10 1 1 0 7 1
value=A15
T 12000 41400 5 10 0 0 0 0 1
net=A15:1
T 12600 41900 5 10 0 0 0 0 1
device=none
}
C 12000 41600 1 0 0 input-2.sym
{
T 12500 41700 5 10 1 1 0 7 1
value=A14
T 12000 41800 5 10 0 0 0 0 1
net=A14:1
T 12600 42300 5 10 0 0 0 0 1
device=none
}
C 13400 41000 1 0 0 7400-1.sym
{
T 13900 41900 5 10 0 0 0 0 1
device=74HC00
T 13700 41900 5 10 1 1 0 0 1
refdes=U5
T 13900 43250 5 10 0 0 0 0 1
footprint=DIP14
}
C 12000 42600 1 0 0 input-2.sym
{
T 12500 42700 5 10 1 1 0 7 1
value=A13
T 12000 42800 5 10 0 0 0 0 1
net=A13:1
T 12600 43300 5 10 0 0 0 0 1
device=none
}
C 14600 42000 1 0 0 gnd-1.sym
N 14700 42700 13400 42700 4
C 16700 42600 1 0 0 output-2.sym
{
T 17600 42800 5 10 0 0 0 0 1
net=IOSEL:1
T 16900 43300 5 10 0 0 0 0 1
device=none
T 17600 42700 5 10 1 1 0 1 1
value=\_IOSEL\_
}
C 16700 42200 1 0 0 output-2.sym
{
T 17600 42400 5 10 0 0 0 0 1
net=ROMSEL:1
T 16900 42900 5 10 0 0 0 0 1
device=none
T 17600 42300 5 10 1 1 0 1 1
value=\_ROMSEL\_
}
C 16700 40500 1 0 0 output-2.sym
{
T 17600 40700 5 10 0 0 0 0 1
net=RAMSEL:1
T 16900 41200 5 10 0 0 0 0 1
device=none
T 17600 40600 5 10 1 1 0 1 1
value=\_RAMSEL\_
}
C 16700 41400 1 0 0 nc-right-1.sym
{
T 16800 41900 5 10 0 0 0 0 1
value=NoConnection
T 16800 42100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 16700 41800 1 0 0 nc-right-1.sym
{
T 16800 42300 5 10 0 0 0 0 1
value=NoConnection
T 16800 42500 5 10 0 0 0 0 1
device=DRC_Directive
}
N 14700 40600 14700 41500 4
C 14700 38000 1 0 0 74139-3.sym
{
T 15000 40140 5 10 0 0 0 0 1
device=74HC139
T 15000 39940 5 10 0 0 0 0 1
footprint=DIP16
T 16400 39800 5 10 1 1 0 6 1
refdes=U7
T 14700 38000 5 10 0 0 0 0 1
slot=2
}
C 13300 38900 1 0 0 input-2.sym
{
T 13300 39100 5 10 0 0 0 0 1
net=E:1
T 13900 39600 5 10 0 0 0 0 1
device=none
T 13800 39000 5 10 1 1 0 7 1
value=E
}
C 13300 39300 1 0 0 input-2.sym
{
T 13300 39500 5 10 0 0 0 0 1
net=RW:1
T 13900 40000 5 10 0 0 0 0 1
device=none
T 13800 39400 5 10 1 1 0 7 1
value=R/\_W\_
}
C 14600 37900 1 0 0 gnd-1.sym
C 16700 39300 1 0 0 nc-right-1.sym
{
T 16800 39800 5 10 0 0 0 0 1
value=NoConnection
T 16800 40000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 16700 38900 1 0 0 nc-right-1.sym
{
T 16800 39400 5 10 0 0 0 0 1
value=NoConnection
T 16800 39600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 16700 38500 1 0 0 output-2.sym
{
T 17600 38700 5 10 0 0 0 0 1
net=WR:1
T 16900 39200 5 10 0 0 0 0 1
device=none
T 17600 38600 5 10 1 1 0 1 1
value=\_WR\_
}
C 16700 38100 1 0 0 output-2.sym
{
T 17600 38300 5 10 0 0 0 0 1
net=RD:1
T 16900 38800 5 10 0 0 0 0 1
device=none
T 17600 38200 5 10 1 1 0 1 1
value=\_RD\_
}
C 27100 36900 1 0 0 input-2.sym
{
T 27100 37100 5 10 0 0 0 0 1
net=RD:1
T 27700 37600 5 10 0 0 0 0 1
device=none
T 27600 37000 5 10 1 1 0 7 1
value=\_RD\_
}
N 28700 37000 28500 37000 4
N 28500 36700 29000 36700 4
N 16300 40600 16700 40600 4
C 15000 40100 1 0 0 7400-1.sym
{
T 15500 41000 5 10 0 0 0 0 1
device=74HC00
T 15300 41000 5 10 1 1 0 0 1
refdes=U5
T 15500 42350 5 10 0 0 0 0 1
footprint=DIP14
T 15600 40800 5 10 0 1 0 0 1
slot=2
}
N 15000 40800 15000 40400 4
N 15000 40600 14700 40600 4
N 38500 31300 38300 31300 4
N 38300 31300 38300 30900 4
N 38300 30900 37300 30900 4
N 20900 26100 23300 26100 4
N 23300 26100 23300 24800 4
N 23300 24800 18600 24800 4
N 18600 24800 18600 24200 4
C 18800 24100 1 0 0 resistor-1.sym
{
T 19100 24500 5 10 0 0 0 0 1
device=RESISTOR
T 18900 24400 5 10 1 1 0 0 1
refdes=R16
T 19300 24400 5 10 1 1 0 0 1
value=10k
T 18800 24100 5 10 0 1 0 0 1
footprint=ACY300
}
N 18600 24200 18800 24200 4
C 19500 24200 1 270 0 capacitor-1.sym
{
T 20200 24000 5 10 0 0 270 0 1
device=CAPACITOR
T 19400 23900 5 10 1 1 0 6 1
refdes=C14
T 20400 24000 5 10 0 0 270 0 1
symversion=0.1
T 19400 23700 5 10 1 1 0 6 1
value=33pF
T 19500 24200 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 19600 23000 1 0 0 gnd-1.sym
C 20900 24100 1 0 0 output-2.sym
{
T 21800 24300 5 10 0 0 0 0 1
net=SCK_5V:1
T 21100 24800 5 10 0 0 0 0 1
device=none
T 21800 24200 5 10 1 1 0 1 1
value=SCK_5V
}
T 20000 23200 9 10 1 0 0 0 2
CLOCK IS INVERTED AND DELAYED ~300ns
TO CONVERT FROM MODE 3 TO MODE 0
C 13100 27800 1 0 0 7400-1.sym
{
T 13600 28700 5 10 0 0 0 0 1
device=74HC00
T 13400 28700 5 10 1 1 0 0 1
refdes=U5
T 13600 30050 5 10 0 0 0 0 1
footprint=DIP14
T 13700 28500 5 10 0 1 0 0 1
slot=3
}
N 11700 28700 11300 28700 4
N 11500 28100 13100 28100 4
N 13100 28500 12900 28500 4
N 12900 28500 12900 28700 4
C 13700 31600 1 0 0 output-2.sym
{
T 14600 31800 5 10 0 0 0 0 1
net=VIASEL:1
T 13900 32300 5 10 0 0 0 0 1
device=none
T 14600 31700 5 10 1 1 0 1 1
value=\_VIASEL\_
}
C 13700 31300 1 0 0 output-2.sym
{
T 14600 31500 5 10 0 0 0 0 1
net=UARTSEL:1
T 13900 32000 5 10 0 0 0 0 1
device=none
T 14600 31400 5 10 1 1 0 1 1
value=\_UARTSEL\_
}
C 13700 31000 1 0 0 output-2.sym
{
T 14600 31200 5 10 0 0 0 0 1
net=SRSEL:1
T 13900 31700 5 10 0 0 0 0 1
device=none
T 14600 31100 5 10 1 1 0 1 1
value=\_SRSEL\_
}
C 13700 30700 1 0 0 output-2.sym
{
T 14600 30900 5 10 0 0 0 0 1
net=AVSEL:1
T 13900 31400 5 10 0 0 0 0 1
device=none
T 14600 30800 5 10 1 1 0 1 1
value=\_AVSEL\_
}
C 13700 29500 1 0 0 output-2.sym
{
T 14600 29700 5 10 0 0 0 0 1
net=EXT4SEL:1
T 13900 30200 5 10 0 0 0 0 1
device=none
T 14600 29600 5 10 1 1 0 1 1
value=\_EXT4SEL\_
}
C 13700 29800 1 0 0 output-2.sym
{
T 14600 30000 5 10 0 0 0 0 1
net=EXT3SEL:1
T 13900 30500 5 10 0 0 0 0 1
device=none
T 14600 29900 5 10 1 1 0 1 1
value=\_EXT3SEL\_
}
C 13700 30100 1 0 0 output-2.sym
{
T 14600 30300 5 10 0 0 0 0 1
net=EXT2SEL:1
T 13900 30800 5 10 0 0 0 0 1
device=none
T 14600 30200 5 10 1 1 0 1 1
value=\_EXT2SEL\_
}
C 13700 30400 1 0 0 output-2.sym
{
T 14600 30600 5 10 0 0 0 0 1
net=EXT1SEL:1
T 13900 31100 5 10 0 0 0 0 1
device=none
T 14600 30500 5 10 1 1 0 1 1
value=\_EXT1SEL\_
}
C 33600 27600 1 0 0 7400-1.sym
{
T 34100 28500 5 10 0 0 0 0 1
device=74HC00
T 33900 28500 5 10 1 1 0 0 1
refdes=U5
T 34100 29850 5 10 0 0 0 0 1
footprint=DIP14
T 34200 28300 5 10 0 1 0 0 1
slot=4
}
N 33600 27900 33300 27900 4
N 33300 27900 33300 27600 4
N 33600 28300 33300 28300 4
N 33300 28300 33300 28600 4
N 32100 31700 30400 31700 4
N 30400 31700 30400 29200 4
N 30400 29200 35100 29200 4
N 35100 29200 35100 28100 4
N 35100 28100 34900 28100 4
N 20900 31500 25600 31500 4
N 25600 31500 25600 30500 4
N 25000 28100 25000 30600 4
N 25000 30600 20900 30600 4
N 20900 30300 24800 30300 4
N 24800 30300 24800 27900 4
N 20900 30000 24600 30000 4
N 24600 30000 24600 27700 4
N 24400 27500 24400 29700 4
N 24400 29700 20900 29700 4
C 36800 26100 1 0 0 3.3V-plus-1.sym
C 37700 22500 1 0 0 connector11-2.sym
{
T 38400 27400 5 10 1 1 0 6 1
refdes=J7
T 38000 27350 5 10 0 0 0 0 1
device=CONNECTOR_11
T 38000 27550 5 10 0 0 0 0 1
footprint=SIP11
}
C 32600 26000 1 0 0 resistor-1.sym
{
T 32900 26400 5 10 0 0 0 0 1
device=RESISTOR
T 32800 26300 5 10 1 1 0 0 1
refdes=R12
T 33200 26300 5 10 1 1 0 0 1
value=1.8k
T 32600 26000 5 10 0 1 0 0 1
footprint=ACY300
}
C 31200 26000 1 0 0 input-2.sym
{
T 31200 26200 5 10 0 0 0 0 1
net=MOSI_5V:1
T 31800 26700 5 10 0 0 0 0 1
device=none
T 31700 26100 5 10 1 1 0 7 1
value=MOSI_5V
}
C 31200 24800 1 0 0 input-2.sym
{
T 31200 25000 5 10 0 0 0 0 1
net=SCK_5V:1
T 31800 25500 5 10 0 0 0 0 1
device=none
T 31700 24900 5 10 1 1 0 7 1
value=SCK_5V
}
C 31200 23100 1 0 0 input-2.sym
{
T 31200 23300 5 10 0 0 0 0 1
net=SD_SS_5V:1
T 31800 23800 5 10 0 0 0 0 1
device=none
T 31700 23200 5 10 1 1 0 7 1
value=\_SD_SS_5V\_
}
C 34300 25200 1 0 0 gnd-1.sym
C 32600 24800 1 0 0 resistor-1.sym
{
T 32900 25200 5 10 0 0 0 0 1
device=RESISTOR
T 32800 25100 5 10 1 1 0 0 1
refdes=R14
T 33200 25100 5 10 1 1 0 0 1
value=1.8k
T 32600 24800 5 10 0 1 0 0 1
footprint=ACY300
}
C 32600 23100 1 0 0 resistor-1.sym
{
T 32900 23500 5 10 0 0 0 0 1
device=RESISTOR
T 32800 23400 5 10 1 1 0 0 1
refdes=R17
T 33200 23400 5 10 1 1 0 0 1
value=1.8k
T 32600 23100 5 10 0 1 0 0 1
footprint=ACY300
}
C 33500 26000 1 0 0 output-2.sym
{
T 34400 26200 5 10 0 0 0 0 1
net=MOSI:1
T 33700 26700 5 10 0 0 0 0 1
device=none
T 34400 26100 5 10 1 1 0 1 1
value=MOSI
}
C 33500 24800 1 0 0 output-2.sym
{
T 34400 25000 5 10 0 0 0 0 1
net=SCK:1
T 33700 25500 5 10 0 0 0 0 1
device=none
T 34400 24900 5 10 1 1 0 1 1
value=SCK
}
C 33500 23100 1 0 0 output-2.sym
{
T 34400 23300 5 10 0 0 0 0 1
net=SD_SS:1
T 33700 23800 5 10 0 0 0 0 1
device=none
T 34400 23200 5 10 1 1 0 1 1
value=\_SD_SS\_
}
C 33500 25400 1 0 0 resistor-1.sym
{
T 33800 25800 5 10 0 0 0 0 1
device=RESISTOR
T 33700 25700 5 10 1 1 0 0 1
refdes=R13
T 34100 25700 5 10 1 1 0 0 1
value=3.3k
T 33500 25400 5 10 0 1 0 0 1
footprint=ACY300
}
N 33500 26100 33500 25500 4
N 33500 24900 33500 24300 4
C 33500 24200 1 0 0 resistor-1.sym
{
T 33800 24600 5 10 0 0 0 0 1
device=RESISTOR
T 33700 24500 5 10 1 1 0 0 1
refdes=R15
T 34100 24500 5 10 1 1 0 0 1
value=3.3k
T 33500 24200 5 10 0 1 0 0 1
footprint=ACY300
}
C 34300 24000 1 0 0 gnd-1.sym
C 34300 22300 1 0 0 gnd-1.sym
C 33500 22500 1 0 0 resistor-1.sym
{
T 33800 22900 5 10 0 0 0 0 1
device=RESISTOR
T 33700 22800 5 10 1 1 0 0 1
refdes=R18
T 34100 22800 5 10 1 1 0 0 1
value=3.3k
T 33500 22500 5 10 0 1 0 0 1
footprint=ACY300
}
N 33500 23200 33500 22600 4
T 33100 26600 9 10 1 0 0 3 1
5V TO 3.3V CONVERSION
T 37400 27900 9 10 1 0 0 3 1
SPARKFUN SD CARD BREAKOUT BOARD
T 37900 27000 9 10 1 0 0 6 1
CS
T 37900 26600 9 10 1 0 0 6 1
DI
T 37900 26200 9 10 1 0 0 6 1
VCC
T 37900 25800 9 10 1 0 0 6 1
CLK
T 37900 25400 9 10 1 0 0 6 1
GND
T 37900 25000 9 10 1 0 0 6 1
DO
T 37900 24600 9 10 1 0 0 6 1
IRQ
T 37900 24200 9 10 1 0 0 6 1
P9
T 37900 23800 9 10 1 0 0 6 1
CD
T 37900 23400 9 10 1 0 0 6 1
WP
T 37900 23000 9 10 1 0 0 6 1
COM
N 37700 22900 37100 22900 4
N 37100 22900 37100 25300 4
N 37700 25300 37100 25300 4
C 37000 22600 1 0 0 gnd-1.sym
N 37700 26100 37000 26100 4
C 37200 24000 1 0 0 nc-left-1.sym
{
T 37200 24400 5 10 0 0 0 0 1
value=NoConnection
T 37200 24800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 35400 25600 1 0 0 input-2.sym
{
T 35400 25800 5 10 0 0 0 0 1
net=SCK:1
T 36000 26300 5 10 0 0 0 0 1
device=none
T 35900 25700 5 10 1 1 0 7 1
value=SCK
}
C 35400 26400 1 0 0 input-2.sym
{
T 35400 26600 5 10 0 0 0 0 1
net=MOSI:1
T 36000 27100 5 10 0 0 0 0 1
device=none
T 35900 26500 5 10 1 1 0 7 1
value=MOSI
}
N 36800 26500 37700 26500 4
N 36800 25700 37700 25700 4
C 36800 25000 1 180 0 output-2.sym
{
T 35900 24800 5 10 0 0 180 0 1
net=MISO:1
T 36600 24300 5 10 0 0 180 0 1
device=none
T 35900 24900 5 10 1 1 180 1 1
value=MISO
}
N 37700 24900 36800 24900 4
C 35400 26800 1 0 0 input-2.sym
{
T 35400 27000 5 10 0 0 0 0 1
net=SD_SS:1
T 36000 27500 5 10 0 0 0 0 1
device=none
T 35900 26900 5 10 1 1 0 7 1
value=\_SD_SS\_
}
N 37700 26900 36800 26900 4
C 37200 24400 1 0 0 nc-left-1.sym
{
T 37200 24800 5 10 0 0 0 0 1
value=NoConnection
T 37200 25200 5 10 0 0 0 0 1
device=DRC_Directive
}
T 37400 27700 9 10 1 0 0 3 1
(BOB-00204)
T 41400 28000 9 10 1 0 0 3 1
SD CARD SLOT
C 39100 26800 1 0 0 input-2.sym
{
T 39100 27000 5 10 0 0 0 0 1
net=SD_SS:1
T 39700 27500 5 10 0 0 0 0 1
device=none
T 39600 26900 5 10 1 1 0 7 1
value=\_SD_SS\_
}
N 41400 26900 40500 26900 4
C 39100 26400 1 0 0 input-2.sym
{
T 39100 26600 5 10 0 0 0 0 1
net=MOSI:1
T 39700 27100 5 10 0 0 0 0 1
device=none
T 39600 26500 5 10 1 1 0 7 1
value=MOSI
}
N 40500 26500 41400 26500 4
T 41600 27000 9 10 1 0 0 6 1
DAT3/CS
T 41600 26600 9 10 1 0 0 6 1
CMD/DI
T 41600 26200 9 10 1 0 0 6 1
VSS1
T 41600 25800 9 10 1 0 0 6 1
VCC
T 41600 25000 9 10 1 0 0 6 1
VSS2
T 41600 24600 9 10 1 0 0 6 1
DAT0/DO
T 41600 24200 9 10 1 0 0 6 1
DAT1
T 41600 23800 9 10 1 0 0 6 1
DAT2
T 41600 25400 9 10 1 0 0 6 1
CLK
C 39100 25200 1 0 0 input-2.sym
{
T 39100 25400 5 10 0 0 0 0 1
net=SCK:1
T 39700 25900 5 10 0 0 0 0 1
device=none
T 39600 25300 5 10 1 1 0 7 1
value=SCK
}
N 40500 25300 41400 25300 4
N 41400 24500 40500 24500 4
C 40500 24600 1 180 0 output-2.sym
{
T 39600 24400 5 10 0 0 180 0 1
net=MISO:1
T 40300 23900 5 10 0 0 180 0 1
device=none
T 39600 24500 5 10 1 1 180 1 1
value=MISO
}
C 40700 25700 1 0 0 3.3V-plus-1.sym
N 41400 25700 40900 25700 4
C 40800 24000 1 0 0 nc-left-1.sym
{
T 40800 24400 5 10 0 0 0 0 1
value=NoConnection
T 40800 24800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40800 23600 1 0 0 nc-left-1.sym
{
T 40800 24000 5 10 0 0 0 0 1
value=NoConnection
T 40800 24400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40600 21800 1 0 0 gnd-1.sym
N 41400 24900 40700 24900 4
N 40700 22100 40700 26100 4
N 41400 26100 40700 26100 4
N 41300 23700 41400 23700 4
N 41300 24100 41400 24100 4
B 40800 20600 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 20400 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 20200 550 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 20000 550 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 19800 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 19600 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 19400 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40800 19300 500 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 40600 20800 500 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 39200 21100 41200 21100 3 0 0 0 -1 -1
L 41200 21100 41500 20800 3 0 0 0 -1 -1
L 41500 20800 41500 19200 3 0 0 0 -1 -1
L 41500 19200 39200 19200 3 0 0 0 -1 -1
L 39200 19200 39200 21100 3 0 0 0 -1 -1
T 40500 20900 9 10 1 0 0 7 1
9
T 40600 19350 9 10 1 0 0 7 1
8
T 40700 19500 9 10 1 0 0 7 1
7
T 40700 19700 9 10 1 0 0 7 1
6
T 40700 19900 9 10 1 0 0 7 1
5
T 40700 20100 9 10 1 0 0 7 1
4
T 40700 20300 9 10 1 0 0 7 1
3
T 40700 20500 9 10 1 0 0 7 1
2
T 40700 20700 9 10 1 0 0 7 1
1
L 40800 19350 40650 19350 3 0 0 0 -1 -1
C 50500 29900 1 90 0 crystal-1.sym
{
T 50000 30100 5 10 0 0 90 0 1
device=CRYSTAL
T 50200 30300 5 10 1 1 0 6 1
refdes=X3
T 49800 30100 5 10 0 0 90 0 1
symversion=0.1
T 50200 30100 5 10 1 1 0 6 1
value=10.738635MHz
T 50500 29900 5 10 0 1 0 0 1
footprint=CRYSTAL 300
}
C 49900 31500 1 0 0 nc-left-1.sym
{
T 49900 31900 5 10 0 0 0 0 1
value=NoConnection
T 49900 32300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49600 33100 1 0 0 input-1.sym
{
T 49600 33400 5 10 0 0 0 0 1
device=INPUT
T 49500 33200 5 10 1 1 0 7 1
value=A0
T 49000 32200 5 10 0 1 0 0 1
net=A0:1
}
C 49600 32800 1 0 0 input-1.sym
{
T 49600 33100 5 10 0 0 0 0 1
device=INPUT
T 49500 32900 5 10 1 1 0 7 1
value=\_CSW\_
T 49000 31900 5 10 0 1 0 0 1
net=CSW:1
}
C 49600 32500 1 0 0 input-1.sym
{
T 49600 32800 5 10 0 0 0 0 1
device=INPUT
T 49500 32600 5 10 1 1 0 7 1
value=\_CSR\_
T 49000 31600 5 10 0 1 0 0 1
net=CSR:1
}
C 52400 29300 1 0 0 nc-right-1.sym
{
T 52500 29800 5 10 0 0 0 0 1
value=NoConnection
T 52500 30000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 52400 29000 1 0 0 nc-right-1.sym
{
T 52500 29500 5 10 0 0 0 0 1
value=NoConnection
T 52500 29700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49400 29700 1 0 0 capacitor-1.sym
{
T 49600 30400 5 10 0 0 0 0 1
device=CAPACITOR
T 49500 29500 5 10 1 1 0 0 1
refdes=C11
T 49600 30600 5 10 0 0 0 0 1
symversion=0.1
T 49900 29500 5 10 1 1 0 0 1
value=33pF
T 49400 29700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 49400 30400 1 0 0 capacitor-1.sym
{
T 49600 31100 5 10 0 0 0 0 1
device=CAPACITOR
T 49500 30800 5 10 1 1 0 0 1
refdes=C10
T 49600 31300 5 10 0 0 0 0 1
symversion=0.1
T 49900 30800 5 10 1 1 0 0 1
value=33pF
T 49400 30400 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 49200 29600 1 0 0 gnd-1.sym
C 49200 30300 1 0 0 gnd-1.sym
N 49400 29900 49300 29900 4
N 50300 29900 50400 29900 4
N 49400 30600 49300 30600 4
N 50300 30600 50400 30600 4
C 56800 32800 1 0 0 74574-1.sym
{
T 57100 36250 5 10 0 0 0 0 1
device=74HC574
T 58500 36100 5 10 1 1 0 6 1
refdes=U23
T 57100 36450 5 10 0 0 0 0 1
footprint=DIP20
}
C 56800 29300 1 0 0 74574-1.sym
{
T 57100 32750 5 10 0 0 0 0 1
device=74HC574
T 58500 32600 5 10 1 1 0 6 1
refdes=U24
T 57100 32950 5 10 0 0 0 0 1
footprint=DIP20
}
C 56800 25700 1 0 0 74574-1.sym
{
T 57100 29150 5 10 0 0 0 0 1
device=74HC574
T 58500 29000 5 10 1 1 0 6 1
refdes=U25
T 57100 29350 5 10 0 0 0 0 1
footprint=DIP20
}
N 56800 35700 52400 35700 4
N 56800 35400 52400 35400 4
N 56800 35100 52400 35100 4
N 56800 34800 52400 34800 4
N 56800 34500 52400 34500 4
N 56800 34200 52400 34200 4
N 56800 33900 52400 33900 4
N 56800 33600 52400 33600 4
N 56800 32200 55100 32200 4
N 55100 28600 55100 35700 4
N 56800 31900 55000 31900 4
N 55000 28300 55000 35400 4
N 56800 31600 54900 31600 4
N 54900 28000 54900 35100 4
N 56800 31300 54800 31300 4
N 54800 27700 54800 34800 4
N 56800 31000 54700 31000 4
N 54700 27400 54700 34500 4
N 56800 30700 54600 30700 4
N 54600 27100 54600 34200 4
N 56800 30400 54500 30400 4
N 54500 26800 54500 33900 4
N 56800 30100 54400 30100 4
N 54400 26500 54400 33600 4
N 56800 28600 55100 28600 4
N 56800 28300 55000 28300 4
N 56800 28000 54900 28000 4
N 56800 27700 54800 27700 4
N 56800 27400 54700 27400 4
N 56800 27100 54600 27100 4
N 56800 26800 54500 26800 4
N 56800 26500 54400 26500 4
C 52400 33100 1 0 0 output-1.sym
{
T 52500 33400 5 10 0 0 0 0 1
device=OUTPUT
T 53300 33200 5 10 1 1 0 1 1
value=\_RAS\_
T 52900 33200 5 10 0 1 0 0 1
net=RAS:1
}
C 52400 32800 1 0 0 output-1.sym
{
T 52500 33100 5 10 0 0 0 0 1
device=OUTPUT
T 53300 32900 5 10 1 1 0 1 1
value=\_CAS\_
T 52900 32900 5 10 0 1 0 0 1
net=CAS:1
}
C 50400 27600 1 0 0 7404-1.sym
{
T 51000 28500 5 10 0 0 0 0 1
device=74HC04
T 50700 28500 5 10 1 1 0 0 1
refdes=U22
T 51000 31100 5 10 0 0 0 0 1
footprint=DIP14
}
C 49600 28000 1 0 0 input-1.sym
{
T 49600 28300 5 10 0 0 0 0 1
device=INPUT
T 49500 28100 5 10 1 1 0 7 1
value=\_RAS\_
T 49800 28000 5 10 0 1 0 0 1
net=RAS:1
}
C 51500 28000 1 0 0 output-1.sym
{
T 51600 28300 5 10 0 0 0 0 1
device=OUTPUT
T 52400 28100 5 10 1 1 0 1 1
value=ROW
T 52000 28100 5 10 0 1 0 0 1
net=ROW:1
}
C 50400 24800 1 0 0 7404-1.sym
{
T 51000 25700 5 10 0 0 0 0 1
device=74HC04
T 50700 25700 5 10 1 1 0 0 1
refdes=U22
T 51000 28300 5 10 0 0 0 0 1
footprint=DIP14
T 50800 25100 5 10 0 1 0 0 1
slot=6
}
C 49600 25200 1 0 0 input-1.sym
{
T 49600 25500 5 10 0 0 0 0 1
device=INPUT
T 49500 25300 5 10 1 1 0 7 1
value=\_CAS\_
T 49800 25200 5 10 0 1 0 0 1
net=CAS:1
}
C 50400 23500 1 0 0 7404-1.sym
{
T 51000 24400 5 10 0 0 0 0 1
device=74HC04
T 50700 24400 5 10 1 1 0 0 1
refdes=U22
T 51000 27000 5 10 0 0 0 0 1
footprint=DIP14
T 50800 23800 5 10 0 1 0 0 1
slot=5
}
C 50400 22200 1 0 0 7404-1.sym
{
T 51000 23100 5 10 0 0 0 0 1
device=74HC04
T 50700 23100 5 10 1 1 0 0 1
refdes=U22
T 51000 25700 5 10 0 0 0 0 1
footprint=DIP14
T 50800 22500 5 10 0 1 0 0 1
slot=4
}
N 51500 25300 51500 24700 4
N 51500 24700 50400 24700 4
N 50400 24700 50400 24000 4
N 51500 24000 51500 23400 4
N 51500 23400 50400 23400 4
N 50400 23400 50400 22700 4
C 51500 22600 1 0 0 output-1.sym
{
T 51600 22900 5 10 0 0 0 0 1
device=OUTPUT
T 52400 22700 5 10 1 1 0 1 1
value=COL
T 52000 22700 5 10 0 1 0 0 1
net=COL:1
}
C 52400 32500 1 0 0 output-1.sym
{
T 52500 32800 5 10 0 0 0 0 1
device=OUTPUT
T 53300 32600 5 10 1 1 0 1 1
value=V_R/\_W\_
T 52900 32600 5 10 0 1 0 0 1
net=VRW:1
}
C 50400 26200 1 0 0 7404-1.sym
{
T 51000 27100 5 10 0 0 0 0 1
device=74HC04
T 50700 27100 5 10 1 1 0 0 1
refdes=U22
T 51000 29700 5 10 0 0 0 0 1
footprint=DIP14
T 50800 26400 5 10 0 1 0 0 1
slot=2
}
C 49600 26600 1 0 0 input-1.sym
{
T 49600 26900 5 10 0 0 0 0 1
device=INPUT
T 49500 26700 5 10 1 1 0 7 1
value=V_R/\_W\_
T 49800 26600 5 10 0 1 0 0 1
net=VRW:1
}
C 51500 26600 1 0 0 output-1.sym
{
T 51600 26900 5 10 0 0 0 0 1
device=OUTPUT
T 52400 26700 5 10 1 1 0 1 1
value=V_\_RD\_
T 52000 26700 5 10 0 1 0 0 1
net=VRD:1
}
C 56000 26100 1 0 0 input-1.sym
{
T 56000 26400 5 10 0 0 0 0 1
device=INPUT
T 55900 26200 5 10 1 1 0 7 1
value=V_R/\_W\_
T 56200 26100 5 10 0 1 0 0 1
net=VRW:1
}
C 56000 25800 1 0 0 input-1.sym
{
T 56000 26100 5 10 0 0 0 0 1
device=INPUT
T 55900 25900 5 10 1 1 0 7 1
value=V_\_RD\_
T 56200 25800 5 10 0 1 0 0 1
net=VRD:1
}
C 55200 29500 1 0 0 gnd-1.sym
N 55300 29800 56800 29800 4
C 56000 29400 1 0 0 input-1.sym
{
T 56000 29700 5 10 0 0 0 0 1
device=INPUT
T 55900 29500 5 10 1 1 0 7 1
value=COL
T 56200 29400 5 10 0 1 0 0 1
net=COL:1
}
C 56000 32900 1 0 0 input-1.sym
{
T 56000 33200 5 10 0 0 0 0 1
device=INPUT
T 55900 33000 5 10 1 1 0 7 1
value=ROW
T 56200 32900 5 10 0 1 0 0 1
net=ROW:1
}
N 55300 33300 56800 33300 4
C 55200 33000 1 0 0 gnd-1.sym
C 61700 30000 1 0 0 62256-1.sym
{
T 62000 35950 5 10 0 0 0 0 1
device=62256
T 64000 35800 5 10 1 1 0 6 1
refdes=U26
T 62000 36350 5 10 0 0 0 0 1
footprint=DIP28
}
C 58800 35600 1 0 0 nc-right-1.sym
{
T 58900 36100 5 10 0 0 0 0 1
value=NoConnection
T 58900 36300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58800 32100 1 0 0 nc-right-1.sym
{
T 58900 32600 5 10 0 0 0 0 1
value=NoConnection
T 58900 32800 5 10 0 0 0 0 1
device=DRC_Directive
}
N 58800 35400 61700 35400 4
N 58800 35100 61700 35100 4
N 58800 34800 61700 34800 4
N 58800 34500 61700 34500 4
N 58800 34200 61700 34200 4
N 58800 33900 61700 33900 4
N 58800 33600 61700 33600 4
N 58800 31900 59400 31900 4
N 59400 31900 59400 33300 4
N 59400 33300 61700 33300 4
N 58800 31600 59500 31600 4
N 59500 31600 59500 33000 4
N 59500 33000 61700 33000 4
N 58800 31300 59600 31300 4
N 59600 31300 59600 32700 4
N 59600 32700 61700 32700 4
N 58800 31000 59700 31000 4
N 59700 31000 59700 32400 4
N 59700 32400 61700 32400 4
N 58800 30700 59800 30700 4
N 59800 30700 59800 32100 4
N 59800 32100 61700 32100 4
N 58800 30400 59900 30400 4
N 59900 30400 59900 31800 4
N 59900 31800 61700 31800 4
N 58800 30100 60000 30100 4
N 60000 30100 60000 31500 4
N 60000 31500 61700 31500 4
C 60900 30100 1 0 0 input-1.sym
{
T 60900 30400 5 10 0 0 0 0 1
device=INPUT
T 60800 30200 5 10 1 1 0 7 1
value=\_CAS\_
T 61100 30100 5 10 0 1 0 0 1
net=CAS:1
}
C 60900 30400 1 0 0 input-1.sym
{
T 60900 30700 5 10 0 0 0 0 1
device=INPUT
T 60800 30500 5 10 1 1 0 7 1
value=V_\_RD\_
T 61100 30400 5 10 0 1 0 0 1
net=VRD:1
}
C 60900 30700 1 0 0 input-1.sym
{
T 60900 31000 5 10 0 0 0 0 1
device=INPUT
T 60800 30800 5 10 1 1 0 7 1
value=V_R/\_W\_
T 61100 30700 5 10 0 1 0 0 1
net=VRW:1
}
C 58800 26400 1 0 0 output-1.sym
{
T 58900 26700 5 10 0 0 0 0 1
device=OUTPUT
T 59700 26500 5 10 1 1 0 1 1
value=VD0
T 59200 26700 5 10 0 1 0 0 1
net=VD0:1
}
C 58800 26700 1 0 0 output-1.sym
{
T 58900 27000 5 10 0 0 0 0 1
device=OUTPUT
T 59700 26800 5 10 1 1 0 1 1
value=VD1
T 59200 27000 5 10 0 1 0 0 1
net=VD1:1
}
C 58800 27000 1 0 0 output-1.sym
{
T 58900 27300 5 10 0 0 0 0 1
device=OUTPUT
T 59700 27100 5 10 1 1 0 1 1
value=VD2
T 59200 27300 5 10 0 1 0 0 1
net=VD2:1
}
C 58800 27300 1 0 0 output-1.sym
{
T 58900 27600 5 10 0 0 0 0 1
device=OUTPUT
T 59700 27400 5 10 1 1 0 1 1
value=VD3
T 59200 27600 5 10 0 1 0 0 1
net=VD3:1
}
C 58800 27600 1 0 0 output-1.sym
{
T 58900 27900 5 10 0 0 0 0 1
device=OUTPUT
T 59700 27700 5 10 1 1 0 1 1
value=VD4
T 59200 27900 5 10 0 1 0 0 1
net=VD4:1
}
C 58800 27900 1 0 0 output-1.sym
{
T 58900 28200 5 10 0 0 0 0 1
device=OUTPUT
T 59700 28000 5 10 1 1 0 1 1
value=VD5
T 59200 28200 5 10 0 1 0 0 1
net=VD5:1
}
C 58800 28200 1 0 0 output-1.sym
{
T 58900 28500 5 10 0 0 0 0 1
device=OUTPUT
T 59700 28300 5 10 1 1 0 1 1
value=VD6
T 59200 28500 5 10 0 1 0 0 1
net=VD6:1
}
C 58800 28500 1 0 0 output-1.sym
{
T 58900 28800 5 10 0 0 0 0 1
device=OUTPUT
T 59700 28600 5 10 1 1 0 1 1
value=VD7
T 59200 28800 5 10 0 1 0 0 1
net=VD7:1
}
C 64300 35300 1 0 0 output-1.sym
{
T 64400 35600 5 10 0 0 0 0 1
device=OUTPUT
T 65200 35400 5 10 1 1 0 1 1
value=VD0
T 64700 35600 5 10 0 1 0 0 1
net=VD0:1
}
C 64300 35000 1 0 0 output-1.sym
{
T 64400 35300 5 10 0 0 0 0 1
device=OUTPUT
T 65200 35100 5 10 1 1 0 1 1
value=VD1
T 64700 35300 5 10 0 1 0 0 1
net=VD1:1
}
C 64300 34700 1 0 0 output-1.sym
{
T 64400 35000 5 10 0 0 0 0 1
device=OUTPUT
T 65200 34800 5 10 1 1 0 1 1
value=VD2
T 64700 35000 5 10 0 1 0 0 1
net=VD2:1
}
C 64300 34400 1 0 0 output-1.sym
{
T 64400 34700 5 10 0 0 0 0 1
device=OUTPUT
T 65200 34500 5 10 1 1 0 1 1
value=VD3
T 64700 34700 5 10 0 1 0 0 1
net=VD3:1
}
C 64300 34100 1 0 0 output-1.sym
{
T 64400 34400 5 10 0 0 0 0 1
device=OUTPUT
T 65200 34200 5 10 1 1 0 1 1
value=VD4
T 64700 34400 5 10 0 1 0 0 1
net=VD4:1
}
C 64300 33800 1 0 0 output-1.sym
{
T 64400 34100 5 10 0 0 0 0 1
device=OUTPUT
T 65200 33900 5 10 1 1 0 1 1
value=VD5
T 64700 34100 5 10 0 1 0 0 1
net=VD5:1
}
C 64300 33500 1 0 0 output-1.sym
{
T 64400 33800 5 10 0 0 0 0 1
device=OUTPUT
T 65200 33600 5 10 1 1 0 1 1
value=VD6
T 64700 33800 5 10 0 1 0 0 1
net=VD6:1
}
C 64300 33200 1 0 0 output-1.sym
{
T 64400 33500 5 10 0 0 0 0 1
device=OUTPUT
T 65200 33300 5 10 1 1 0 1 1
value=VD7
T 64700 33500 5 10 0 1 0 0 1
net=VD7:1
}
C 53200 32300 1 180 0 input-1.sym
{
T 53200 32000 5 10 0 0 180 0 1
device=INPUT
T 53300 32200 5 10 1 1 0 1 1
value=VD7
T 53000 32200 5 10 0 1 0 0 1
net=VD7:1
}
C 53200 32000 1 180 0 input-1.sym
{
T 53200 31700 5 10 0 0 180 0 1
device=INPUT
T 53300 31900 5 10 1 1 0 1 1
value=VD6
T 53000 31900 5 10 0 1 0 0 1
net=VD6:1
}
C 53200 31700 1 180 0 input-1.sym
{
T 53200 31400 5 10 0 0 180 0 1
device=INPUT
T 53300 31600 5 10 1 1 0 1 1
value=VD5
T 53000 31600 5 10 0 1 0 0 1
net=VD5:1
}
C 53200 31400 1 180 0 input-1.sym
{
T 53200 31100 5 10 0 0 180 0 1
device=INPUT
T 53300 31300 5 10 1 1 0 1 1
value=VD4
T 53000 31300 5 10 0 1 0 0 1
net=VD4:1
}
C 53200 31100 1 180 0 input-1.sym
{
T 53200 30800 5 10 0 0 180 0 1
device=INPUT
T 53300 31000 5 10 1 1 0 1 1
value=VD3
T 53000 31000 5 10 0 1 0 0 1
net=VD3:1
}
C 53200 30800 1 180 0 input-1.sym
{
T 53200 30500 5 10 0 0 180 0 1
device=INPUT
T 53300 30700 5 10 1 1 0 1 1
value=VD2
T 53000 30700 5 10 0 1 0 0 1
net=VD2:1
}
C 53200 30500 1 180 0 input-1.sym
{
T 53200 30200 5 10 0 0 180 0 1
device=INPUT
T 53300 30400 5 10 1 1 0 1 1
value=VD1
T 53000 30400 5 10 0 1 0 0 1
net=VD1:1
}
C 53200 30200 1 180 0 input-1.sym
{
T 53200 29900 5 10 0 0 180 0 1
device=INPUT
T 53300 30100 5 10 1 1 0 1 1
value=VD0
T 53000 30100 5 10 0 1 0 0 1
net=VD0:1
}
C 52400 29600 1 0 0 output-1.sym
{
T 52500 29900 5 10 0 0 0 0 1
device=OUTPUT
T 53300 29700 5 10 1 1 0 1 1
value=COMVID
T 52900 29700 5 10 0 1 0 0 1
net=COMVID:1
}
C 56000 23300 1 0 0 input-1.sym
{
T 56000 23600 5 10 0 0 0 0 1
device=INPUT
T 55900 23400 5 10 1 1 0 7 1
value=COMVID
T 56200 23300 5 10 0 1 0 0 1
net=COMVID:1
}
C 57200 22900 1 270 0 resistor-1.sym
{
T 57600 22600 5 10 0 0 270 0 1
device=RESISTOR
T 57500 22500 5 10 1 1 0 0 1
refdes=R19
T 57500 22300 5 10 1 1 0 0 1
value=470, 5%
T 57200 22900 5 10 0 1 0 0 1
footprint=ACY300
}
N 56800 23400 58300 23400 4
C 57200 21700 1 0 0 gnd-1.sym
N 57300 23400 57300 22900 4
C 58800 22900 1 270 0 resistor-1.sym
{
T 59200 22600 5 10 0 0 270 0 1
device=RESISTOR
T 59100 22500 5 10 1 1 0 0 1
refdes=R20
T 59100 22300 5 10 1 1 0 0 1
value=75
T 58800 22900 5 10 0 1 0 0 1
footprint=ACY300
}
C 58800 21700 1 0 0 gnd-1.sym
C 59100 24000 1 0 0 inductor-1.sym
{
T 59300 24500 5 10 0 0 0 0 1
device=INDUCTOR
T 59300 24500 5 10 1 1 0 0 1
refdes=L1
T 59300 24700 5 10 0 0 0 0 1
symversion=0.1
T 59300 24300 5 10 1 1 0 0 1
value=BEAD
T 59100 24000 5 10 0 1 0 0 1
footprint=ACY300
}
C 58700 23900 1 0 1 capacitor-1.sym
{
T 58500 24600 5 10 0 0 0 6 1
device=CAPACITOR
T 57800 24400 5 10 1 1 0 0 1
refdes=C13
T 58500 24800 5 10 0 0 0 6 1
symversion=0.1
T 58200 24400 5 10 1 1 0 0 1
value=0.1uF
T 58700 23900 5 10 0 1 0 6 1
footprint=ceramic_cap_100.fp
}
N 59100 24100 58700 24100 4
N 58900 23900 58900 24100 4
C 59800 24100 1 0 0 vcc-1.sym
C 57500 23800 1 0 0 gnd-1.sym
N 58900 22900 60000 22900 4
C 60900 22700 1 0 0 capacitor-2.sym
{
T 61100 23400 5 10 0 0 0 0 1
device=POL_CAPACITOR
T 61000 23200 5 10 1 1 0 0 1
refdes=C15
T 61100 23600 5 10 0 0 0 0 1
symversion=0.1
T 61400 23200 5 10 1 1 0 0 1
value=220uF
T 60900 22700 5 10 0 1 0 0 1
footprint=RCY200
}
C 62800 22400 1 0 1 BNC-1.sym
{
T 62450 23050 5 10 0 0 0 6 1
device=RCA
T 62800 23100 5 10 1 1 0 6 1
refdes=J6
T 62800 22400 5 10 0 1 0 0 1
footprint=RCA_KY-006-1-R.fp
}
N 61800 22900 62300 22900 4
C 62600 22100 1 0 0 gnd-1.sym
C 53100 22200 1 0 0 7404-1.sym
{
T 53700 23100 5 10 0 0 0 0 1
device=74HC04
T 53400 23100 5 10 1 1 0 0 1
refdes=U22
T 53700 25700 5 10 0 0 0 0 1
footprint=DIP14
T 53500 22400 5 10 0 1 0 0 1
slot=3
}
C 54200 22600 1 0 0 nc-right-1.sym
{
T 54300 23100 5 10 0 0 0 0 1
value=NoConnection
T 54300 23300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 53000 22400 1 0 0 gnd-1.sym
C 47900 32300 1 180 0 output-1.sym
{
T 47800 32000 5 10 0 0 180 0 1
device=OUTPUT
T 47000 32200 5 10 1 1 0 7 1
value=\_IRQ\_
T 47300 32200 5 10 0 1 0 0 1
net=IRQ:1
}
C 58700 25200 1 180 0 capacitor-2.sym
{
T 58500 24500 5 10 0 0 180 0 1
device=POL_CAPACITOR
T 57900 25300 5 10 1 1 0 0 1
refdes=C12
T 58500 24300 5 10 0 0 180 0 1
symversion=0.1
T 58300 25300 5 10 1 1 0 0 1
value=22uF
T 58700 25200 5 10 0 1 0 0 1
footprint=RCY100
}
N 57600 25000 57600 24100 4
N 58700 25000 58900 25000 4
N 58900 25000 58900 24100 4
N 57600 24100 57800 24100 4
N 57800 25000 57600 25000 4
T 62900 22600 9 10 1 0 0 0 2
COMPOSITE VIDEO OUT
(RCA JACK)
T 57500 36500 9 10 1 0 0 0 1
VIDEO
C 47900 32400 1 180 1 diode-1.sym
{
T 48200 32600 5 10 1 1 180 6 1
device=1N4148
T 47900 32600 5 10 1 1 180 6 1
refdes=D6
T 47900 32400 5 10 0 1 0 0 1
footprint=DIODE_A300.fp
}
C 49600 31800 1 0 0 input-1.sym
{
T 49600 32100 5 10 0 0 0 0 1
device=none
T 49500 31900 5 10 1 1 0 7 1
value=\_RESET\_
T 49800 31900 5 10 0 1 270 0 1
net=RESET:1
}
N 48800 32200 50400 32200 4
N 50400 35700 48800 35700 4
N 50400 35400 48800 35400 4
N 50400 35100 48800 35100 4
N 50400 34800 48800 34800 4
N 50400 34500 48800 34500 4
N 50400 34200 48800 34200 4
N 50400 33900 48800 33900 4
N 50400 33600 48800 33600 4
C 48800 33600 1 90 0 busripper-1.sym
{
T 48400 33600 5 8 0 0 90 0 1
device=none
T 48800 33600 5 10 0 0 0 6 1
net=D7:1
}
C 48800 33900 1 90 0 busripper-1.sym
{
T 48400 33900 5 8 0 0 90 0 1
device=none
T 48800 33900 5 10 0 0 0 6 1
net=D6:1
}
C 48800 34200 1 90 0 busripper-1.sym
{
T 48400 34200 5 8 0 0 90 0 1
device=none
T 48800 34200 5 10 0 0 0 6 1
net=D5:1
}
C 48800 34500 1 90 0 busripper-1.sym
{
T 48400 34500 5 8 0 0 90 0 1
device=none
T 48800 34500 5 10 0 0 0 6 1
net=D4:1
}
C 48800 34800 1 90 0 busripper-1.sym
{
T 48400 34800 5 8 0 0 90 0 1
device=none
T 48800 34800 5 10 0 0 0 6 1
net=D3:1
}
C 48800 35100 1 90 0 busripper-1.sym
{
T 48400 35100 5 8 0 0 90 0 1
device=none
T 48800 35100 5 10 0 0 0 6 1
net=D2:1
}
C 48800 35400 1 90 0 busripper-1.sym
{
T 48400 35400 5 8 0 0 90 0 1
device=none
T 48800 35400 5 10 0 0 0 6 1
net=D1:1
}
C 48800 35700 1 90 0 busripper-1.sym
{
T 48400 35700 5 8 0 0 90 0 1
device=none
T 48800 35700 5 10 0 0 0 6 1
net=D0:1
}
C 50400 37400 1 0 0 EMBEDDEDym2149-1.sym
[
P 52700 37900 52400 37900 1 0 0
{
T 52500 37950 5 8 1 1 0 0 1
pinnumber=3
T 52500 37850 5 8 0 1 0 2 1
pinseq=1
T 52350 37900 9 8 1 1 0 6 1
pinlabel=OUT B
T 52350 37900 5 8 0 1 0 8 1
pintype=out
}
P 52700 38200 52400 38200 1 0 0
{
T 52500 38250 5 8 1 1 0 0 1
pinnumber=4
T 52500 38150 5 8 0 1 0 2 1
pinseq=2
T 52350 38200 9 8 1 1 0 6 1
pinlabel=OUT A
T 52350 38200 5 8 0 1 0 8 1
pintype=out
}
P 52700 38800 52400 38800 1 0 0
{
T 52500 38850 5 8 1 1 0 0 1
pinnumber=6
T 52500 38750 5 8 0 1 0 2 1
pinseq=3
T 52350 38800 9 8 1 1 0 6 1
pinlabel=IOB7
T 52350 38800 5 8 0 1 0 8 1
pintype=io
}
P 52700 39100 52400 39100 1 0 0
{
T 52500 39150 5 8 1 1 0 0 1
pinnumber=7
T 52500 39050 5 8 0 1 0 2 1
pinseq=4
T 52350 39100 9 8 1 1 0 6 1
pinlabel=IOB6
T 52350 39100 5 8 0 1 0 8 1
pintype=io
}
P 52700 39400 52400 39400 1 0 0
{
T 52500 39450 5 8 1 1 0 0 1
pinnumber=8
T 52500 39350 5 8 0 1 0 2 1
pinseq=5
T 52350 39400 9 8 1 1 0 6 1
pinlabel=IOB5
T 52350 39400 5 8 0 1 0 8 1
pintype=io
}
P 52700 39700 52400 39700 1 0 0
{
T 52500 39750 5 8 1 1 0 0 1
pinnumber=9
T 52500 39650 5 8 0 1 0 2 1
pinseq=6
T 52350 39700 9 8 1 1 0 6 1
pinlabel=IOB4
T 52350 39700 5 8 0 1 0 8 1
pintype=io
}
P 52700 40000 52400 40000 1 0 0
{
T 52500 40050 5 8 1 1 0 0 1
pinnumber=10
T 52500 39950 5 8 0 1 0 2 1
pinseq=7
T 52350 40000 9 8 1 1 0 6 1
pinlabel=IOB3
T 52350 40000 5 8 0 1 0 8 1
pintype=io
}
P 52700 40300 52400 40300 1 0 0
{
T 52500 40350 5 8 1 1 0 0 1
pinnumber=11
T 52500 40250 5 8 0 1 0 2 1
pinseq=8
T 52350 40300 9 8 1 1 0 6 1
pinlabel=IOB2
T 52350 40300 5 8 0 1 0 8 1
pintype=io
}
P 52700 40600 52400 40600 1 0 0
{
T 52500 40650 5 8 1 1 0 0 1
pinnumber=12
T 52500 40550 5 8 0 1 0 2 1
pinseq=9
T 52350 40600 9 8 1 1 0 6 1
pinlabel=IOB1
T 52350 40600 5 8 0 1 0 8 1
pintype=io
}
P 52700 40900 52400 40900 1 0 0
{
T 52500 40950 5 8 1 1 0 0 1
pinnumber=13
T 52500 40850 5 8 0 1 0 2 1
pinseq=10
T 52350 40900 9 8 1 1 0 6 1
pinlabel=IOB0
T 52350 40900 5 8 0 1 0 8 1
pintype=io
}
P 52700 41500 52400 41500 1 0 0
{
T 52500 41550 5 8 1 1 0 0 1
pinnumber=14
T 52500 41450 5 8 0 1 0 2 1
pinseq=11
T 52350 41500 9 8 1 1 0 6 1
pinlabel=IOA7
T 52350 41500 5 8 0 1 0 8 1
pintype=io
}
P 52700 41800 52400 41800 1 0 0
{
T 52500 41850 5 8 1 1 0 0 1
pinnumber=15
T 52500 41750 5 8 0 1 0 2 1
pinseq=12
T 52350 41800 9 8 1 1 0 6 1
pinlabel=IOA6
T 52350 41800 5 8 0 1 0 8 1
pintype=io
}
P 52700 42100 52400 42100 1 0 0
{
T 52500 42150 5 8 1 1 0 0 1
pinnumber=16
T 52500 42050 5 8 0 1 0 2 1
pinseq=13
T 52350 42100 9 8 1 1 0 6 1
pinlabel=IOA5
T 52350 42100 5 8 0 1 0 8 1
pintype=io
}
P 52700 42400 52400 42400 1 0 0
{
T 52500 42450 5 8 1 1 0 0 1
pinnumber=17
T 52500 42350 5 8 0 1 0 2 1
pinseq=14
T 52350 42400 9 8 1 1 0 6 1
pinlabel=IOA4
T 52350 42400 5 8 0 1 0 8 1
pintype=io
}
P 52700 42700 52400 42700 1 0 0
{
T 52500 42750 5 8 1 1 0 0 1
pinnumber=18
T 52500 42650 5 8 0 1 0 2 1
pinseq=15
T 52350 42700 9 8 1 1 0 6 1
pinlabel=IOA3
T 52350 42700 5 8 0 1 0 8 1
pintype=io
}
P 52700 43000 52400 43000 1 0 0
{
T 52500 43050 5 8 1 1 0 0 1
pinnumber=19
T 52500 42950 5 8 0 1 0 2 1
pinseq=16
T 52350 43000 9 8 1 1 0 6 1
pinlabel=IOA2
T 52350 43000 5 8 0 1 0 8 1
pintype=io
}
P 52700 43300 52400 43300 1 0 0
{
T 52500 43350 5 8 1 1 0 0 1
pinnumber=20
T 52500 43250 5 8 0 1 0 2 1
pinseq=17
T 52350 43300 9 8 1 1 0 6 1
pinlabel=IOA1
T 52350 43300 5 8 0 1 0 8 1
pintype=io
}
P 52700 43600 52400 43600 1 0 0
{
T 52500 43650 5 8 1 1 0 0 1
pinnumber=21
T 52500 43550 5 8 0 1 0 2 1
pinseq=18
T 52350 43600 9 8 1 1 0 6 1
pinlabel=IOA0
T 52350 43600 5 8 0 1 0 8 1
pintype=io
}
P 50400 38800 50700 38800 1 0 0
{
T 50600 38850 5 8 1 1 0 6 1
pinnumber=22
T 50600 38750 5 8 0 1 0 8 1
pinseq=19
T 50750 38800 9 8 1 1 0 0 1
pinlabel=CLOCK
T 50750 38800 5 8 0 1 0 2 1
pintype=clk
}
P 50400 38500 50600 38500 1 0 0
{
T 50600 38550 5 8 1 1 0 6 1
pinnumber=23
T 50600 38450 5 8 0 1 0 8 1
pinseq=20
T 50750 38500 9 8 1 1 0 0 1
pinlabel=\_RESET\_
T 50750 38500 5 8 0 1 0 2 1
pintype=in
}
V 50650 38500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50400 40600 50600 40600 1 0 0
{
T 50600 40650 5 8 1 1 0 6 1
pinnumber=24
T 50600 40550 5 8 0 1 0 8 1
pinseq=21
T 50750 40600 9 8 1 1 0 0 1
pinlabel=\_A9\_
T 50750 40600 5 8 0 1 0 2 1
pintype=in
}
V 50650 40600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50400 40900 50700 40900 1 0 0
{
T 50600 40950 5 8 1 1 0 6 1
pinnumber=25
T 50600 40850 5 8 0 1 0 8 1
pinseq=22
T 50750 40900 9 8 1 1 0 0 1
pinlabel=A8
T 50750 40900 5 8 0 1 0 2 1
pintype=in
}
P 50400 37600 50700 37600 1 0 0
{
T 50600 37650 5 8 1 1 0 6 1
pinnumber=26
T 50600 37550 5 8 0 1 0 8 1
pinseq=23
T 50750 37600 9 8 1 1 0 0 1
pinlabel=TEST 2/\_SEL\_
T 50750 37600 5 8 0 1 0 2 1
pintype=in
}
P 50400 40000 50700 40000 1 0 0
{
T 50600 40050 5 8 1 1 0 6 1
pinnumber=27
T 50600 39950 5 8 0 1 0 8 1
pinseq=24
T 50750 40000 9 8 1 1 0 0 1
pinlabel=BDIR
T 50750 40000 5 8 0 1 0 2 1
pintype=in
}
P 50400 39400 50700 39400 1 0 0
{
T 50600 39450 5 8 1 1 0 6 1
pinnumber=28
T 50600 39350 5 8 0 1 0 8 1
pinseq=25
T 50750 39400 9 8 1 1 0 0 1
pinlabel=BC2
T 50750 39400 5 8 0 1 0 2 1
pintype=in
}
P 50400 39700 50700 39700 1 0 0
{
T 50600 39750 5 8 1 1 0 6 1
pinnumber=29
T 50600 39650 5 8 0 1 0 8 1
pinseq=26
T 50750 39700 9 8 1 1 0 0 1
pinlabel=BC1
T 50750 39700 5 8 0 1 0 2 1
pintype=in
}
P 50400 41500 50700 41500 1 0 0
{
T 50600 41550 5 8 1 1 0 6 1
pinnumber=30
T 50600 41450 5 8 0 1 0 8 1
pinseq=27
T 50750 41500 9 8 1 1 0 0 1
pinlabel=DA7
T 50750 41500 5 8 0 1 0 2 1
pintype=io
}
P 50400 41800 50700 41800 1 0 0
{
T 50600 41850 5 8 1 1 0 6 1
pinnumber=31
T 50600 41750 5 8 0 1 0 8 1
pinseq=28
T 50750 41800 9 8 1 1 0 0 1
pinlabel=DA6
T 50750 41800 5 8 0 1 0 2 1
pintype=io
}
P 50400 42100 50700 42100 1 0 0
{
T 50600 42150 5 8 1 1 0 6 1
pinnumber=32
T 50600 42050 5 8 0 1 0 8 1
pinseq=29
T 50750 42100 9 8 1 1 0 0 1
pinlabel=DA5
T 50750 42100 5 8 0 1 0 2 1
pintype=io
}
P 50400 42400 50700 42400 1 0 0
{
T 50600 42450 5 8 1 1 0 6 1
pinnumber=33
T 50600 42350 5 8 0 1 0 8 1
pinseq=30
T 50750 42400 9 8 1 1 0 0 1
pinlabel=DA4
T 50750 42400 5 8 0 1 0 2 1
pintype=io
}
P 50400 42700 50700 42700 1 0 0
{
T 50600 42750 5 8 1 1 0 6 1
pinnumber=34
T 50600 42650 5 8 0 1 0 8 1
pinseq=31
T 50750 42700 9 8 1 1 0 0 1
pinlabel=DA3
T 50750 42700 5 8 0 1 0 2 1
pintype=io
}
P 50400 43000 50700 43000 1 0 0
{
T 50600 43050 5 8 1 1 0 6 1
pinnumber=35
T 50600 42950 5 8 0 1 0 8 1
pinseq=32
T 50750 43000 9 8 1 1 0 0 1
pinlabel=DA2
T 50750 43000 5 8 0 1 0 2 1
pintype=io
}
P 50400 43300 50700 43300 1 0 0
{
T 50600 43350 5 8 1 1 0 6 1
pinnumber=36
T 50600 43250 5 8 0 1 0 8 1
pinseq=33
T 50750 43300 9 8 1 1 0 0 1
pinlabel=DA1
T 50750 43300 5 8 0 1 0 2 1
pintype=io
}
P 50400 43600 50700 43600 1 0 0
{
T 50600 43650 5 8 1 1 0 6 1
pinnumber=37
T 50600 43550 5 8 0 1 0 8 1
pinseq=34
T 50750 43600 9 8 1 1 0 0 1
pinlabel=DA0
T 50750 43600 5 8 0 1 0 2 1
pintype=io
}
P 52700 37600 52400 37600 1 0 0
{
T 52500 37650 5 8 1 1 0 0 1
pinnumber=38
T 52500 37550 5 8 0 1 0 2 1
pinseq=35
T 52350 37600 9 8 1 1 0 6 1
pinlabel=OUT C
T 52350 37600 5 8 0 1 0 8 1
pintype=out
}
P 50400 37900 50700 37900 1 0 0
{
T 50600 37950 5 8 1 1 0 6 1
pinnumber=39
T 50600 37850 5 8 0 1 0 8 1
pinseq=36
T 50750 37900 9 8 1 1 0 0 1
pinlabel=TEST 1
T 50750 37900 5 8 0 1 0 2 1
pintype=in
}
B 50700 37400 1700 6500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52400 44000 8 10 0 1 0 6 1
refdes=U?
T 50700 44000 9 10 1 0 0 0 2
YM2149
(AY-3-8910)
T 50700 44500 5 10 0 0 0 0 1
device=YM2149 (AY-3-8910)
T 50700 44700 5 10 0 0 0 0 1
footprint=DIP40
T 50700 44900 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 50700 45100 5 10 0 0 0 0 1
documentation=http://www.ym2149.com/ay8910.pdf
T 50700 45300 5 10 0 0 0 0 1
description=Programmable Sound Generator
T 50700 45500 5 10 0 0 0 0 1
numslots=0
T 50700 45900 5 10 0 0 0 0 1
net=Vcc:40
T 50700 46100 5 10 0 0 0 0 1
net=GND:1
]
{
T 52400 44000 5 10 1 1 0 6 1
refdes=U20
T 50700 44500 5 10 0 0 0 0 1
device=YM2149
T 50700 44700 5 10 0 0 0 0 1
footprint=DIP40
}
C 50200 40900 1 0 0 vcc-1.sym
C 49900 37800 1 0 0 nc-left-1.sym
{
T 49900 38200 5 10 0 0 0 0 1
value=NoConnection
T 49900 38600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49900 37500 1 0 0 nc-left-1.sym
{
T 49900 37900 5 10 0 0 0 0 1
value=NoConnection
T 49900 38300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49600 38700 1 0 0 input-1.sym
{
T 49600 39000 5 10 0 0 0 0 1
device=INPUT
T 49500 38800 5 10 1 1 0 7 1
value=E
T 50100 38700 5 10 0 1 0 0 1
net=E:1
}
C 49600 39900 1 0 0 input-1.sym
{
T 49600 40200 5 10 0 0 0 0 1
device=INPUT
T 49500 40000 5 10 1 1 0 7 1
value=BDIR
T 50100 39900 5 10 0 1 0 0 1
net=BDIR:1
}
C 49600 39600 1 0 0 input-1.sym
{
T 49600 39900 5 10 0 0 0 0 1
device=INPUT
T 49500 39700 5 10 1 1 0 7 1
value=BC1
T 50100 39600 5 10 0 1 0 0 1
net=BC1:1
}
C 48700 39400 1 0 0 vcc-1.sym
N 48900 39400 50400 39400 4
C 54600 38300 1 0 0 resistor-1.sym
{
T 54900 38700 5 10 0 0 0 0 1
device=RESISTOR
T 54700 38600 5 10 1 1 0 0 1
refdes=R6
T 55100 38600 5 10 1 1 0 0 1
value=1k
T 54600 38300 5 10 0 1 0 0 1
footprint=ACY300
}
N 52700 37600 53700 37600 4
N 52700 37900 54600 37900 4
C 54600 37800 1 0 0 resistor-1.sym
{
T 54900 38200 5 10 0 0 0 0 1
device=RESISTOR
T 54700 38100 5 10 1 1 0 0 1
refdes=R7
T 55100 38100 5 10 1 1 0 0 1
value=1k
T 54600 37800 5 10 0 1 0 0 1
footprint=ACY300
}
C 54600 37300 1 0 0 resistor-1.sym
{
T 54900 37700 5 10 0 0 0 0 1
device=RESISTOR
T 54700 37600 5 10 1 1 0 0 1
refdes=R8
T 55100 37600 5 10 1 1 0 0 1
value=1k
T 54600 37300 5 10 0 1 0 0 1
footprint=ACY300
}
N 55500 38400 56100 38400 4
N 55500 37900 55800 37900 4
N 55800 38400 55800 37400 4
N 55500 37400 55800 37400 4
C 56100 38200 1 0 0 capacitor-2.sym
{
T 56300 38900 5 10 0 0 0 0 1
device=POL_CAPACITOR
T 56200 38700 5 10 1 1 0 0 1
refdes=C7
T 56300 39100 5 10 0 0 0 0 1
symversion=0.1
T 56600 38700 5 10 1 1 0 0 1
value=1uF
T 56100 38200 5 10 0 1 0 0 1
footprint=RCY100
}
C 58200 37900 1 0 1 BNC-1.sym
{
T 57850 38550 5 10 0 0 0 6 1
device=RCA
T 58100 38700 5 10 1 1 0 6 1
refdes=J5
T 58200 37900 5 10 0 1 0 0 1
footprint=RCA_KY-006-1-R.fp
}
N 57000 38400 57700 38400 4
C 58000 37600 1 0 0 gnd-1.sym
C 49600 40500 1 0 0 input-1.sym
{
T 49600 40800 5 10 0 0 0 0 1
device=INPUT
T 49500 40600 5 10 1 1 0 7 1
value=\_PSGSEL\_
T 49800 40500 5 10 0 1 0 0 1
net=PSGSEL:1
}
C 58200 42100 1 180 0 DB9-1.sym
{
T 57200 39200 5 10 0 0 180 0 1
device=DB9
T 58000 42200 5 10 1 1 180 0 1
refdes=J9
T 58200 42100 5 10 0 1 0 0 1
footprint=DB9M
}
C 61700 42100 1 180 0 DB9-1.sym
{
T 60700 39200 5 10 0 0 180 0 1
device=DB9
T 61500 42200 5 10 1 1 180 0 1
refdes=J10
T 61700 42100 5 10 0 1 0 0 1
footprint=DB9M
}
C 55000 40600 1 0 0 gnd-1.sym
N 57000 40900 55100 40900 4
C 52700 41700 1 0 0 nc-right-1.sym
{
T 52800 42200 5 10 0 0 0 0 1
value=NoConnection
T 52800 42400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58500 40600 1 0 0 gnd-1.sym
N 60500 40900 58600 40900 4
C 52700 39000 1 0 0 nc-right-1.sym
{
T 52800 39500 5 10 0 0 0 0 1
value=NoConnection
T 52800 39700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 52700 38700 1 0 0 nc-right-1.sym
{
T 52800 39200 5 10 0 0 0 0 1
value=NoConnection
T 52800 39400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 56200 40200 1 0 0 input-1.sym
{
T 56200 40500 5 10 0 0 0 0 1
device=INPUT
T 56100 40300 5 10 1 1 0 7 1
value=PADSELECT
T 56400 40200 5 10 0 1 0 0 1
net=PADSELECT:1
}
C 59700 40200 1 0 0 input-1.sym
{
T 59700 40500 5 10 0 0 0 0 1
device=INPUT
T 59600 40300 5 10 1 1 0 7 1
value=PADSELECT
T 59900 40200 5 10 0 1 0 0 1
net=PADSELECT:1
}
C 57000 39300 1 0 1 output-1.sym
{
T 56900 39600 5 10 0 0 0 6 1
device=OUTPUT
T 56100 39400 5 10 1 1 0 7 1
value=P1 UP
T 56500 39300 5 10 0 1 0 6 1
net=P1_UP:1
}
C 57000 39900 1 0 1 output-1.sym
{
T 56900 40200 5 10 0 0 0 6 1
device=OUTPUT
T 56100 40000 5 10 1 1 0 7 1
value=P1 DOWN
T 56500 39900 5 10 0 1 0 6 1
net=P1_DOWN:1
}
C 57000 40500 1 0 1 output-1.sym
{
T 56900 40800 5 10 0 0 0 6 1
device=OUTPUT
T 56100 40600 5 10 1 1 0 7 1
value=P1 LEFT
T 56500 40500 5 10 0 1 0 6 1
net=P1_LEFT:1
}
C 57000 41100 1 0 1 output-1.sym
{
T 56900 41400 5 10 0 0 0 6 1
device=OUTPUT
T 56100 41200 5 10 1 1 0 7 1
value=P1 RIGHT
T 56500 41100 5 10 0 1 0 6 1
net=P1_RIGHT:1
}
C 57000 39600 1 0 1 output-1.sym
{
T 56900 39900 5 10 0 0 0 6 1
device=OUTPUT
T 56100 39700 5 10 1 1 0 7 1
value=P1 B/A
T 56500 39600 5 10 0 1 0 6 1
net=P1_BA:1
}
C 53500 43500 1 0 1 input-1.sym
{
T 53500 43800 5 10 0 0 0 6 1
device=INPUT
T 53600 43600 5 10 1 1 0 1 1
value=P1 UP
T 59300 44600 5 10 0 1 0 6 1
net=P1_UP:1
}
C 53500 43200 1 0 1 input-1.sym
{
T 53500 43500 5 10 0 0 0 6 1
device=INPUT
T 53600 43300 5 10 1 1 0 1 1
value=P1 DOWN
T 59300 44300 5 10 0 1 0 6 1
net=P1_DOWN:1
}
C 53500 42900 1 0 1 input-1.sym
{
T 53500 43200 5 10 0 0 0 6 1
device=INPUT
T 53600 43000 5 10 1 1 0 1 1
value=P1 LEFT
T 59300 44000 5 10 0 1 0 6 1
net=P1_LEFT:1
}
C 53500 42600 1 0 1 input-1.sym
{
T 53500 42900 5 10 0 0 0 6 1
device=INPUT
T 53600 42700 5 10 1 1 0 1 1
value=P1 RIGHT
T 59300 43700 5 10 0 1 0 6 1
net=P1_RIGHT:1
}
C 53500 42300 1 0 1 input-1.sym
{
T 53500 42600 5 10 0 0 0 6 1
device=INPUT
T 53600 42400 5 10 1 1 0 1 1
value=P1 B/A
T 59300 43400 5 10 0 1 0 6 1
net=P1_BA:1
}
C 60500 39300 1 0 1 output-1.sym
{
T 60400 39600 5 10 0 0 0 6 1
device=OUTPUT
T 59600 39400 5 10 1 1 0 7 1
value=P2 UP
T 60000 39300 5 10 0 1 0 6 1
net=P2_UP:1
}
C 60500 39900 1 0 1 output-1.sym
{
T 60400 40200 5 10 0 0 0 6 1
device=OUTPUT
T 59600 40000 5 10 1 1 0 7 1
value=P2 DOWN
T 60000 39900 5 10 0 1 0 6 1
net=P2_DOWN:1
}
C 60500 40500 1 0 1 output-1.sym
{
T 60400 40800 5 10 0 0 0 6 1
device=OUTPUT
T 59600 40600 5 10 1 1 0 7 1
value=P2 LEFT
T 60000 40500 5 10 0 1 0 6 1
net=P2_LEFT:1
}
C 60500 41100 1 0 1 output-1.sym
{
T 60400 41400 5 10 0 0 0 6 1
device=OUTPUT
T 59600 41200 5 10 1 1 0 7 1
value=P2 RIGHT
T 60000 41100 5 10 0 1 0 6 1
net=P2_RIGHT:1
}
C 60500 39600 1 0 1 output-1.sym
{
T 60400 39900 5 10 0 0 0 6 1
device=OUTPUT
T 59600 39700 5 10 1 1 0 7 1
value=P2 B/A
T 60000 39600 5 10 0 1 0 6 1
net=P2_BA:1
}
C 53500 39900 1 0 1 input-1.sym
{
T 53500 40200 5 10 0 0 0 6 1
device=INPUT
T 53600 40000 5 10 1 1 0 1 1
value=P2 RIGHT
T 59300 41000 5 10 0 1 0 6 1
net=P2_RIGHT:1
}
C 53500 40500 1 0 1 input-1.sym
{
T 53500 40800 5 10 0 0 0 6 1
device=INPUT
T 53600 40600 5 10 1 1 0 1 1
value=P2 DOWN
T 59300 41600 5 10 0 1 0 6 1
net=P2_DOWN:1
}
C 53500 40200 1 0 1 input-1.sym
{
T 53500 40500 5 10 0 0 0 6 1
device=INPUT
T 53600 40300 5 10 1 1 0 1 1
value=P2 LEFT
T 59300 41300 5 10 0 1 0 6 1
net=P2_LEFT:1
}
C 53500 39600 1 0 1 input-1.sym
{
T 53500 39900 5 10 0 0 0 6 1
device=INPUT
T 53600 39700 5 10 1 1 0 1 1
value=P2 B/A 
T 59300 40700 5 10 0 1 0 6 1
net=P2_BA:1
}
C 53500 40800 1 0 1 input-1.sym
{
T 53500 41100 5 10 0 0 0 6 1
device=INPUT
T 53600 40900 5 10 1 1 0 1 1
value=P2 UP
T 59300 41900 5 10 0 1 0 6 1
net=P2_UP:1
}
C 53500 42000 1 0 1 input-1.sym
{
T 53500 42300 5 10 0 0 0 6 1
device=INPUT
T 53600 42100 5 10 1 1 0 1 1
value=P1 C/START
T 59300 43100 5 10 0 1 0 6 1
net=P1_CSTART:1
}
C 53500 39300 1 0 1 input-1.sym
{
T 53500 39600 5 10 0 0 0 6 1
device=INPUT
T 53600 39400 5 10 1 1 0 1 1
value=P2 C/START
T 59300 40400 5 10 0 1 0 6 1
net=P2_CSTART:1
}
N 54600 37400 53700 37400 4
N 53700 37400 53700 37600 4
N 52700 38200 53700 38200 4
N 53700 38200 53700 38400 4
N 53700 38400 54600 38400 4
C 55800 37300 1 0 0 resistor-1.sym
{
T 56100 37700 5 10 0 0 0 0 1
device=RESISTOR
T 55900 37600 5 10 1 1 0 0 1
refdes=R9
T 56300 37600 5 10 1 1 0 0 1
value=4.7k
T 55800 37300 5 10 0 1 0 0 1
footprint=ACY300
}
C 56600 37100 1 0 0 gnd-1.sym
C 43400 25100 1 0 0 input-1.sym
{
T 43400 25400 5 10 0 0 0 0 1
device=INPUT
T 43300 25200 5 10 1 1 0 7 1
value=A0
T 43600 25100 5 10 0 1 0 0 1
net=A0:1
}
C 43400 24300 1 0 0 input-1.sym
{
T 43400 24600 5 10 0 0 0 0 1
device=INPUT
T 43300 24400 5 10 1 1 0 7 1
value=\_PSGSEL\_
T 43600 24300 5 10 0 1 0 0 1
net=PSGSEL:1
}
C 43400 23500 1 0 0 input-1.sym
{
T 43400 23800 5 10 0 0 0 0 1
device=INPUT
T 43300 23600 5 10 1 1 0 7 1
value=\_WR\_
T 43600 23500 5 10 0 1 0 0 1
net=WR:1
}
C 44200 23300 1 0 0 7402-1.sym
{
T 44800 24200 5 10 0 0 0 0 1
device=74HC02
T 44500 24200 5 10 1 1 0 0 1
refdes=U18
T 44800 25600 5 10 0 0 0 0 1
footprint=DIP14
T 44800 23900 5 10 0 1 0 0 1
slot=2
}
C 44200 24500 1 0 0 7402-1.sym
{
T 44800 25400 5 10 0 0 0 0 1
device=74HC02
T 44500 25400 5 10 1 1 0 0 1
refdes=U18
T 44800 26800 5 10 0 0 0 0 1
footprint=DIP14
T 44800 24900 5 10 0 1 0 0 1
slot=1
}
C 45500 23700 1 0 0 output-1.sym
{
T 45600 24000 5 10 0 0 0 0 1
device=OUTPUT
T 46200 23300 5 10 0 1 0 0 1
net=BDIR:1
T 46400 23800 5 10 1 1 0 1 1
value=BDIR
}
N 44200 24000 44200 24800 4
C 45500 24900 1 0 0 output-1.sym
{
T 45600 25200 5 10 0 0 0 0 1
device=OUTPUT
T 46200 24500 5 10 0 1 0 0 1
net=BC1:1
T 46400 25000 5 10 1 1 0 1 1
value=BC1
}
T 58300 38100 9 10 1 0 0 0 2
MONO AUDIO OUT
(RCA JACK)
T 59900 42300 9 10 1 0 0 0 1
CONTROLLER 2 (DE-9 MALE)
T 56400 42300 9 10 1 0 0 0 1
CONTROLLER 1 (DE-9 MALE)
C 56800 41800 1 0 0 vcc-1.sym
C 60300 41800 1 0 0 vcc-1.sym
C 57000 41400 1 0 1 output-1.sym
{
T 56900 41700 5 10 0 0 0 6 1
device=OUTPUT
T 56100 41500 5 10 1 1 0 7 1
value=P1 C/START
T 56500 41400 5 10 0 1 0 6 1
net=P1_CSTART:1
}
C 60500 41400 1 0 1 output-1.sym
{
T 60400 41700 5 10 0 0 0 6 1
device=OUTPUT
T 59600 41500 5 10 1 1 0 7 1
value=P2 C/START
T 60000 41400 5 10 0 1 0 6 1
net=P2_CSTART:1
}
C 48800 41500 1 90 0 busripper-1.sym
{
T 48400 41500 5 8 0 0 90 0 1
device=none
T 48800 41500 5 10 0 0 0 6 1
net=D7:1
}
C 48800 41800 1 90 0 busripper-1.sym
{
T 48400 41800 5 8 0 0 90 0 1
device=none
T 48800 41800 5 10 0 0 0 6 1
net=D6:1
}
C 48800 42100 1 90 0 busripper-1.sym
{
T 48400 42100 5 8 0 0 90 0 1
device=none
T 48800 42100 5 10 0 0 0 6 1
net=D5:1
}
C 48800 42400 1 90 0 busripper-1.sym
{
T 48400 42400 5 8 0 0 90 0 1
device=none
T 48800 42400 5 10 0 0 0 6 1
net=D4:1
}
C 48800 42700 1 90 0 busripper-1.sym
{
T 48400 42700 5 8 0 0 90 0 1
device=none
T 48800 42700 5 10 0 0 0 6 1
net=D3:1
}
C 48800 43000 1 90 0 busripper-1.sym
{
T 48400 43000 5 8 0 0 90 0 1
device=none
T 48800 43000 5 10 0 0 0 6 1
net=D2:1
}
C 48800 43300 1 90 0 busripper-1.sym
{
T 48400 43300 5 8 0 0 90 0 1
device=none
T 48800 43300 5 10 0 0 0 6 1
net=D1:1
}
C 48800 43600 1 90 0 busripper-1.sym
{
T 48400 43600 5 8 0 0 90 0 1
device=none
T 48800 43600 5 10 0 0 0 6 1
net=D0:1
}
N 50400 43600 48800 43600 4
N 50400 43300 48800 43300 4
N 50400 43000 48800 43000 4
N 50400 42700 48800 42700 4
N 50400 42100 48800 42100 4
N 50400 42400 48800 42400 4
N 50400 41800 48800 41800 4
N 50400 41500 48800 41500 4
C 49600 38400 1 0 0 input-1.sym
{
T 49600 38700 5 10 0 0 0 0 1
device=none
T 49500 38500 5 10 1 1 0 7 1
value=\_RESET\_
T 49800 38500 5 10 0 1 270 0 1
net=RESET:1
}
T 51400 44500 9 10 1 0 0 0 1
AUDIO
C 60900 31100 1 0 0 input-1.sym
{
T 60900 31400 5 10 0 0 0 0 1
device=INPUT
T 60800 31200 5 10 1 1 0 7 1
value=VBANK
T 61100 31100 5 10 0 1 0 0 1
net=VBANK:1
}
U 48600 43800 48600 33800 10 0
T 45300 29600 9 10 1 0 0 3 1
AUDIO/VIDEO ADDRESS DECODING
C 44200 27500 1 0 0 74139-2.sym
{
T 44500 29450 5 10 0 0 0 0 1
device=74HC139
T 45900 29300 5 10 1 1 0 6 1
refdes=U17
T 44500 30450 5 10 0 0 0 0 1
footprint=DIP16
}
C 44200 25600 1 0 0 74139-2.sym
{
T 44500 27550 5 10 0 0 0 0 1
device=74HC139
T 45900 27400 5 10 1 1 0 6 1
refdes=U17
T 44500 28550 5 10 0 0 0 0 1
footprint=DIP16
T 44400 27500 5 10 0 1 0 0 1
slot=2
}
C 43400 28800 1 0 0 input-1.sym
{
T 43400 29100 5 10 0 0 0 0 1
device=INPUT
T 43300 28900 5 10 1 1 0 7 1
value=\_AVSEL\_
T 43600 28800 5 10 0 1 0 0 1
net=AVSEL:1
}
C 43400 28500 1 0 0 input-1.sym
{
T 43400 28800 5 10 0 0 0 0 1
device=INPUT
T 43300 28600 5 10 1 1 0 7 1
value=A1
T 42800 27600 5 10 0 1 0 0 1
net=A1:1
}
C 43400 28200 1 0 0 input-1.sym
{
T 43400 28500 5 10 0 0 0 0 1
device=INPUT
T 43300 28300 5 10 1 1 0 7 1
value=A2
T 42800 27300 5 10 0 1 0 0 1
net=A2:1
}
C 46200 28800 1 0 0 output-2.sym
{
T 47100 29000 5 10 0 0 0 0 1
net=VDPSEL:1
T 46400 29500 5 10 0 0 0 0 1
device=none
T 47100 28900 5 10 1 1 0 1 1
value=\_VDPSEL\_
}
C 46200 28500 1 0 0 output-2.sym
{
T 47100 28700 5 10 0 0 0 0 1
net=PSGSEL:1
T 46400 29200 5 10 0 0 0 0 1
device=none
T 47100 28600 5 10 1 1 0 1 1
value=\_PSGSEL\_
}
C 46200 28200 1 0 0 output-2.sym
{
T 47100 28400 5 10 0 0 0 0 1
net=FF1SEL:1
T 46400 28900 5 10 0 0 0 0 1
device=none
T 47100 28300 5 10 1 1 0 1 1
value=\_FF1SEL\_
}
C 46200 27900 1 0 0 output-2.sym
{
T 47100 28100 5 10 0 0 0 0 1
net=FF2SEL:1
T 46400 28600 5 10 0 0 0 0 1
device=none
T 47100 28000 5 10 1 1 0 1 1
value=\_FF2SEL\_
}
C 43400 26900 1 0 0 input-1.sym
{
T 43400 27200 5 10 0 0 0 0 1
device=INPUT
T 43300 27000 5 10 1 1 0 7 1
value=\_VDPSEL\_
T 43600 26900 5 10 0 1 0 0 1
net=VDPSEL:1
}
C 43400 26600 1 0 0 input-1.sym
{
T 43400 26900 5 10 0 0 0 0 1
device=INPUT
T 43300 26700 5 10 1 1 0 7 1
value=\_WR\_
T 43600 26600 5 10 0 1 0 0 1
net=WR:1
}
C 43400 26300 1 0 0 input-1.sym
{
T 43400 26600 5 10 0 0 0 0 1
device=INPUT
T 43300 26400 5 10 1 1 0 7 1
value=\_RD\_
T 43600 26300 5 10 0 1 0 0 1
net=RD:1
}
C 46200 26300 1 0 0 output-1.sym
{
T 46300 26600 5 10 0 0 0 0 1
device=OUTPUT
T 47100 26400 5 10 1 1 0 1 1
value=\_CSR\_
T 46500 26300 5 10 0 1 0 0 1
net=CSR:1
}
C 46200 26600 1 0 0 output-1.sym
{
T 46300 26900 5 10 0 0 0 0 1
device=OUTPUT
T 47100 26700 5 10 1 1 0 1 1
value=\_CSW\_
T 46500 26600 5 10 0 1 0 0 1
net=CSW:1
}
C 46200 26900 1 0 0 nc-right-1.sym
{
T 46300 27400 5 10 0 0 0 0 1
value=NoConnection
T 46300 27600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46200 26000 1 0 0 nc-right-1.sym
{
T 46300 26500 5 10 0 0 0 0 1
value=NoConnection
T 46300 26700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 44200 22200 1 0 0 7402-1.sym
{
T 44800 23100 5 10 0 0 0 0 1
device=74HC02
T 44500 23100 5 10 1 1 0 0 1
refdes=U18
T 44800 24500 5 10 0 0 0 0 1
footprint=DIP14
T 44800 22600 5 10 0 1 0 0 1
slot=4
}
C 44200 21000 1 0 0 7402-1.sym
{
T 44800 21900 5 10 0 0 0 0 1
device=74HC02
T 44500 21900 5 10 1 1 0 0 1
refdes=U18
T 44800 23300 5 10 0 0 0 0 1
footprint=DIP14
T 44800 22400 5 10 0 1 0 0 1
slot=3
}
N 44200 21700 44200 22500 4
C 43400 22000 1 0 0 input-1.sym
{
T 43400 22300 5 10 0 0 0 0 1
device=INPUT
T 43300 22100 5 10 1 1 0 7 1
value=\_RD\_
T 43600 22000 5 10 0 1 0 0 1
net=RD:1
}
C 43400 22800 1 0 0 input-1.sym
{
T 43400 23100 5 10 0 0 0 0 1
device=INPUT
T 43300 22900 5 10 1 1 0 7 1
value=\_FF1SEL\_
T 43600 22800 5 10 0 1 0 0 1
net=FF1SEL:1
}
C 43400 21200 1 0 0 input-1.sym
{
T 43400 21500 5 10 0 0 0 0 1
device=INPUT
T 43300 21300 5 10 1 1 0 7 1
value=\_FF2SEL\_
T 43600 21200 5 10 0 1 0 0 1
net=FF2SEL:1
}
C 45500 22600 1 0 0 output-1.sym
{
T 45600 22900 5 10 0 0 0 0 1
device=OUTPUT
T 46200 22200 5 10 0 1 0 0 1
net=FF1CP:1
T 46400 22700 5 10 1 1 0 1 1
value=FF1CP
}
C 45500 21400 1 0 0 output-1.sym
{
T 45600 21700 5 10 0 0 0 0 1
device=OUTPUT
T 46200 21000 5 10 0 1 0 0 1
net=FF2CP:1
T 46400 21500 5 10 1 1 0 1 1
value=FF2CP
}
C 44400 18400 1 0 0 7474-2.sym
{
T 46500 20200 5 10 0 0 0 0 1
device=74HC74
T 46500 20000 5 10 0 0 0 0 1
footprint=DIP14
T 46100 20200 5 10 1 1 0 6 1
refdes=U19
}
T 45400 20500 9 10 1 0 0 3 1
VRAM BANK CONTROL FLIP-FLOP
C 43400 19700 1 0 0 input-1.sym
{
T 43400 20000 5 10 0 0 0 0 1
device=INPUT
T 43300 19800 5 10 1 1 0 7 1
value=A3
T 43600 19700 5 10 0 1 0 0 1
net=A3:1
}
N 44200 19800 44400 19800 4
C 44200 19400 1 0 0 vcc-1.sym
N 44400 19000 44400 19400 4
C 43400 18500 1 0 0 input-1.sym
{
T 43400 18800 5 10 0 0 0 0 1
device=INPUT
T 43300 18600 5 10 1 1 0 7 1
value=FF1CP
T 43600 18500 5 10 0 1 0 0 1
net=FF1CP:1
}
C 46400 19700 1 0 0 output-1.sym
{
T 46500 20000 5 10 0 0 0 0 1
device=OUTPUT
T 47100 19300 5 10 0 1 0 0 1
net=VBANK:1
T 47300 19800 5 10 1 1 0 1 1
value=VBANK
}
N 44200 18600 44400 18600 4
C 46400 19300 1 0 0 nc-right-1.sym
{
T 46500 19800 5 10 0 0 0 0 1
value=NoConnection
T 46500 20000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49600 18400 1 0 0 7474-2.sym
{
T 51700 20200 5 10 0 0 0 0 1
device=74HC74
T 51700 20000 5 10 0 0 0 0 1
footprint=DIP14
T 51300 20200 5 10 1 1 0 6 1
refdes=U19
T 50700 18900 5 10 0 1 0 0 1
slot=2
}
C 48600 19700 1 0 0 input-1.sym
{
T 48600 20000 5 10 0 0 0 0 1
device=INPUT
T 48500 19800 5 10 1 1 0 7 1
value=A3
T 48800 19700 5 10 0 1 0 0 1
net=A3:1
}
N 49400 19800 49600 19800 4
C 49400 19400 1 0 0 vcc-1.sym
N 49600 19000 49600 19400 4
C 48600 18500 1 0 0 input-1.sym
{
T 48600 18800 5 10 0 0 0 0 1
device=INPUT
T 48500 18600 5 10 1 1 0 7 1
value=FF2CP
T 48800 18500 5 10 0 1 0 0 1
net=FF2CP:1
}
C 51600 19700 1 0 0 output-1.sym
{
T 51700 20000 5 10 0 0 0 0 1
device=OUTPUT
T 52300 19300 5 10 0 1 0 0 1
net=PADSELECT:1
T 52500 19800 5 10 1 1 0 1 1
value=PADSELECT
}
N 49400 18600 49600 18600 4
C 51600 19300 1 0 0 nc-right-1.sym
{
T 51700 19800 5 10 0 0 0 0 1
value=NoConnection
T 51700 20000 5 10 0 0 0 0 1
device=DRC_Directive
}
T 50600 20500 9 10 1 0 0 3 1
GAMEPAD PIN 7 CONTROL FLIP-FLOP
T 48000 28900 9 10 1 0 0 1 1
CC00
T 48000 28600 9 10 1 0 0 1 1
CC02
T 48000 28300 9 10 1 0 0 1 1
CC04
T 48000 28000 9 10 1 0 0 1 1
CC06
T 57200 42700 9 10 1 0 0 0 2
SEGA GAMEPADS AND ATARI JOYSTICKS ONLY.
DO NOT CONNECT PADDLES!
T 44600 17700 9 10 1 0 0 0 3
The flip-flops are write-only, but their value is changed
by reading from the appropriate addresses.
This is because reads take less clock cycles than writes.
T 50000 17200 9 10 1 0 0 0 5
Action
Select lower 16K of VRAM
Select upper 16K of VRAM
Clear gamepad pin 7
Set gamepad pin 7
T 52400 17200 9 10 1 0 0 0 5
Read from
CC04
CC0C
CC06
CC0E
L 49900 17975 53300 17975 3 0 0 0 -1 -1
B 49900 17100 3400 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 52325 18200 52325 17100 3 0 0 0 -1 -1
L 44850 17875 45850 17875 3 0 0 0 -1 -1
C 8500 40800 1 0 0 vcc-1.sym
C 7000 45100 1 0 0 EMBEDDEDpwrjack-2.sym
[
T 7000 46000 5 10 0 0 0 0 1
device=PWRJACK
P 7800 45600 8100 45600 1 0 1
{
T 7850 45650 5 8 1 1 0 0 1
pinnumber=1
T 7250 45550 5 8 0 0 0 0 1
pinseq=1
T 7250 45550 5 8 0 1 0 0 1
pinlabel=pin
T 7250 45550 5 8 0 1 0 0 1
pintype=pas
}
P 7800 45200 8100 45200 1 0 1
{
T 7850 45250 5 8 1 1 0 0 1
pinnumber=2
T 7250 45150 5 8 0 0 0 0 1
pinseq=2
T 7250 45150 5 8 0 1 0 0 1
pinlabel=ring
T 7250 45150 5 8 0 1 0 0 1
pintype=pas
}
L 7300 45200 7200 45300 3 0 0 0 -1 -1
L 7200 45300 7100 45200 3 0 0 0 -1 -1
L 7300 45200 7800 45200 3 0 0 0 -1 -1
L 7450 45400 7800 45400 3 0 0 0 -1 -1
B 7000 45100 800 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 7000 45800 8 10 0 1 0 0 1
refdes=CONN?
P 7800 45400 8100 45400 1 0 1
{
T 7850 45450 5 8 1 1 0 0 1
pinnumber=3
T 7250 45350 5 8 0 0 0 0 1
pinseq=3
T 7250 45350 5 8 0 1 0 0 1
pinlabel=NC
T 7250 45350 5 8 0 1 0 0 1
pintype=pas
}
L 7650 45750 7650 45450 3 0 0 0 -1 -1
L 7600 45450 7650 45450 3 0 0 0 -1 -1
L 7650 45750 7600 45750 3 0 0 0 -1 -1
L 7600 45750 7600 45700 3 0 0 0 -1 -1
L 7600 45450 7600 45500 3 0 0 0 -1 -1
L 7600 45500 7150 45500 3 0 0 0 -1 -1
L 7600 45700 7150 45700 3 0 0 0 -1 -1
A 7151 45599 100 90 180 3 0 0 0 -1 -1
L 7800 45600 7650 45600 3 0 0 0 -1 -1
L 7450 45400 7450 45200 3 0 0 0 -1 -1
L 7450 45200 7400 45250 3 0 0 0 -1 -1
L 7400 45250 7500 45250 3 0 0 0 -1 -1
L 7500 45250 7450 45200 3 0 0 0 -1 -1
T 7000 46200 5 10 0 0 0 0 1
footprint=pwrjack-2.1-5.5-3pin.fp
T 7000 46400 5 10 0 0 0 0 1
description=A standard board-mount barrel connector jack receptacle for 2.1mm ID/5.5mm OD plugs
]
{
T 7000 46000 5 10 0 0 0 0 1
device=PWRJACK
T 7000 45800 5 10 1 1 0 0 1
refdes=J1
T 7000 46200 5 10 0 0 0 0 1
footprint=pwrjack-2.1-5.5-3pin.fp
}
T 6100 45300 9 10 1 0 0 0 2
POWER
9-12VDC
C 8000 44900 1 0 0 gnd-1.sym
N 8100 45400 8100 45200 4
C 9700 45600 1 0 1 switch-spdt-1.sym
{
T 9300 46400 5 10 0 0 0 6 1
device=SPDT
T 9700 46200 5 10 1 1 0 6 1
refdes=S1
T 19600 42200 5 10 0 1 0 0 1
footprint=MIYAMA_MS500AVT.fp
}
N 8100 45600 8800 45600 4
C 9900 45600 1 0 0 diode-1.sym
{
T 9900 46100 5 10 1 1 0 0 1
refdes=D1
T 10200 46100 5 10 1 1 0 0 1
device=1N4004
T 9900 45600 5 10 0 1 0 0 1
footprint=DIODE_A400.fp
}
C 10800 45800 1 270 0 capacitor-2.sym
{
T 11500 45600 5 10 0 0 270 0 1
device=POL_CAPACITOR
T 11300 45400 5 10 1 1 0 0 1
refdes=C1
T 11700 45600 5 10 0 0 270 0 1
symversion=0.1
T 11300 45200 5 10 1 1 0 0 1
value=10uF
T 10800 45800 5 10 0 1 0 0 1
footprint=RCY100
}
C 10900 44600 1 0 0 gnd-1.sym
N 10800 45800 12600 45800 4
C 10800 46200 1 0 0 vdd-1.sym
N 11000 46200 11000 45800 4
C 12600 45200 1 0 0 lm7805-1.sym
{
T 14200 46500 5 10 0 0 0 0 1
device=7805
T 14000 46200 5 10 1 1 0 6 1
refdes=U1
T 13500 45700 5 10 0 1 0 0 1
footprint=TO220W
}
C 13300 44600 1 0 0 gnd-1.sym
C 11800 45800 1 270 0 capacitor-1.sym
{
T 12500 45600 5 10 0 0 270 0 1
device=CAPACITOR
T 12300 45400 5 10 1 1 0 0 1
refdes=C2
T 12700 45600 5 10 0 0 270 0 1
symversion=0.1
T 12300 45200 5 10 1 1 0 0 1
value=0.1uF
T 11800 45800 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 11900 44600 1 0 0 gnd-1.sym
N 13400 44900 13400 45200 4
C 14200 45800 1 270 0 capacitor-2.sym
{
T 14900 45600 5 10 0 0 270 0 1
device=POL_CAPACITOR
T 14700 45400 5 10 1 1 0 0 1
refdes=C3
T 15100 45600 5 10 0 0 270 0 1
symversion=0.1
T 14700 45200 5 10 1 1 0 0 1
value=10uF
T 14200 45800 5 10 0 1 0 0 1
footprint=RCY100
}
C 14300 44600 1 0 0 gnd-1.sym
C 14200 46200 1 0 0 vcc-1.sym
N 14400 46200 14400 45800 4
N 14200 45800 15900 45800 4
C 16600 44600 1 0 0 gnd-1.sym
N 16700 44900 16700 45100 4
C 15200 45800 1 270 0 capacitor-1.sym
{
T 15900 45600 5 10 0 0 270 0 1
device=CAPACITOR
T 15700 45400 5 10 1 1 0 0 1
refdes=C4
T 16100 45600 5 10 0 0 270 0 1
symversion=0.1
T 15700 45200 5 10 1 1 0 0 1
value=0.1uF
T 15200 45800 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 15300 44600 1 0 0 gnd-1.sym
C 17500 45800 1 270 0 capacitor-2.sym
{
T 18200 45600 5 10 0 0 270 0 1
device=POL_CAPACITOR
T 18000 45400 5 10 1 1 0 0 1
refdes=C5
T 18400 45600 5 10 0 0 270 0 1
symversion=0.1
T 18000 45200 5 10 1 1 0 0 1
value=10uF
T 17500 45800 5 10 0 1 0 0 1
footprint=RCY100
}
C 17600 44600 1 0 0 gnd-1.sym
N 17500 45800 18400 45800 4
C 18200 46200 1 0 0 3.3V-plus-1.sym
N 18400 46200 18400 45800 4
T 11900 46900 9 10 1 0 0 0 1
POWER SUPPLY
N 9900 45800 9700 45800 4
B 8200 45400 1600 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8600 46200 9 10 1 0 0 0 1
ON/OFF
C 29500 45300 1 0 0 led-1.sym
{
T 30300 45900 5 10 0 0 0 0 1
device=LED
T 30300 45700 5 10 1 1 0 0 1
refdes=D2
T 30300 46100 5 10 0 0 0 0 1
symversion=0.1
T 29900 45400 5 10 0 1 0 0 1
value=GREEN, T1
T 29500 45300 5 10 0 1 0 0 1
footprint=LED3
}
C 32200 45300 1 0 0 led-1.sym
{
T 33000 45900 5 10 0 0 0 0 1
device=LED
T 33000 45700 5 10 1 1 0 0 1
refdes=D3
T 33000 46100 5 10 0 0 0 0 1
symversion=0.1
T 32700 45500 5 10 0 1 0 0 1
value=GREEN, T1
T 32200 45300 5 10 0 1 0 0 1
footprint=LED3
}
C 34800 45300 1 0 0 led-1.sym
{
T 35600 45900 5 10 0 0 0 0 1
device=LED
T 35600 45700 5 10 1 1 0 0 1
refdes=D4
T 35600 46100 5 10 0 0 0 0 1
symversion=0.1
T 33500 44700 5 10 0 1 0 0 1
value=GREEN, T1
T 34800 45300 5 10 0 1 0 0 1
footprint=LED3
}
C 30300 45500 1 270 0 resistor-1.sym
{
T 30700 45200 5 10 0 0 270 0 1
device=RESISTOR
T 30600 45100 5 10 1 1 0 0 1
refdes=R3
T 30600 44900 5 10 1 1 0 0 1
value=1k
T 30300 45500 5 10 0 1 0 0 1
footprint=ACY300
}
C 30300 44300 1 0 0 gnd-1.sym
C 29300 45500 1 0 0 vcc-1.sym
C 33000 45500 1 270 0 resistor-1.sym
{
T 33400 45200 5 10 0 0 270 0 1
device=RESISTOR
T 33300 45100 5 10 1 1 0 0 1
refdes=R4
T 33300 44900 5 10 1 1 0 0 1
value=1k
T 33000 45500 5 10 0 1 0 0 1
footprint=ACY300
}
C 33000 44300 1 0 0 gnd-1.sym
C 35600 45500 1 270 0 resistor-1.sym
{
T 36000 45200 5 10 0 0 270 0 1
device=RESISTOR
T 35900 45100 5 10 1 1 0 0 1
refdes=R5
T 35900 44900 5 10 1 1 0 0 1
value=1k
T 35600 45500 5 10 0 1 0 0 1
footprint=ACY300
}
C 35600 44300 1 0 0 gnd-1.sym
C 30800 45400 1 0 0 input-2.sym
{
T 30800 45600 5 10 0 0 0 0 1
net=BA:1
T 31400 46100 5 10 0 0 0 0 1
device=none
T 31300 45500 5 10 1 1 0 7 1
value=BA
}
C 33400 45400 1 0 0 input-2.sym
{
T 33400 45600 5 10 0 0 0 0 1
net=BS:1
T 34000 46100 5 10 0 0 0 0 1
device=none
T 33900 45500 5 10 1 1 0 7 1
value=BS
}
C 43400 38900 1 0 0 output-2.sym
{
T 44300 39100 5 10 0 0 0 0 1
net=LED_RED:1
T 43600 39600 5 10 0 0 0 0 1
device=none
T 44300 39000 5 10 1 1 0 1 1
value=LED_RED
}
C 43400 38500 1 0 0 output-2.sym
{
T 44300 38700 5 10 0 0 0 0 1
net=LED_GRN:1
T 43600 39200 5 10 0 0 0 0 1
device=none
T 44300 38600 5 10 1 1 0 1 1
value=LED_GRN
}
C 37300 45600 1 0 0 input-1.sym
{
T 37300 45900 5 10 0 0 0 0 1
device=none
T 37200 45700 5 10 1 1 0 7 1
value=LED_RED
T 37500 45700 5 10 0 1 270 0 1
net=LED_RED:1
}
C 37300 45000 1 0 0 input-1.sym
{
T 37300 45300 5 10 0 0 0 0 1
device=none
T 37200 45100 5 10 1 1 0 7 1
value=LED_GRN
T 37500 45100 5 10 0 1 270 0 1
net=LED_GRN:1
}
N 42600 39000 43400 39000 4
N 42600 38600 43400 38600 4
T 30100 46300 9 10 1 0 0 3 1
POWER LED
T 33500 46300 9 10 1 0 0 3 1
BUS STATUS LEDS
T 38300 46300 9 10 1 0 0 3 1
USER STATUS LED
B 29300 44200 1600 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 30900 44200 5300 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 36200 44200 3900 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 40300 45700 1 0 0 switch-pushbutton-no-1.sym
{
T 40700 46000 5 10 1 1 0 0 1
refdes=S2
T 40700 46300 5 10 0 0 0 0 1
device=PUSHBUTTON_NO
T 40300 45700 5 10 0 1 0 0 1
footprint=Tyco_FSMJ.fp
}
C 40200 45400 1 0 0 gnd-1.sym
T 41700 46300 9 10 1 0 0 3 1
RESET BUTTON
B 40100 45400 2900 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 40300 44600 1 0 0 switch-pushbutton-no-1.sym
{
T 40700 44900 5 10 1 1 0 0 1
refdes=S3
T 40700 45200 5 10 0 0 0 0 1
device=PUSHBUTTON_NO
T 40300 44600 5 10 0 1 0 0 1
footprint=Tyco_FSMJ.fp
}
C 41300 44500 1 0 0 output-1.sym
{
T 41400 44800 5 10 0 0 0 0 1
device=OUTPUT
T 42200 44600 5 10 1 1 0 1 1
value=\_NMI\_
T 42000 44600 5 10 0 1 0 0 1
net=NMI:1
}
C 40200 44300 1 0 0 gnd-1.sym
T 41700 45100 9 10 1 0 0 3 1
INTERRUPT BUTTON
C 42400 40100 1 0 0 vcc-1.sym
C 42500 36200 1 0 0 gnd-1.sym
C 44200 37200 1 0 1 input-1.sym
{
T 44200 37500 5 10 0 0 0 6 1
device=INPUT
T 44300 37300 5 10 1 1 0 1 1
value=IN1
T 44000 37400 5 10 0 1 0 0 1
net=IN1:1
}
C 44200 36800 1 0 1 input-1.sym
{
T 44200 37100 5 10 0 0 0 6 1
device=INPUT
T 44300 36900 5 10 1 1 0 1 1
value=IN2
T 43700 36800 5 10 0 1 0 0 1
net=IN2:1
}
N 42600 37300 43400 37300 4
N 42600 36900 43400 36900 4
T 43600 39200 9 10 1 0 0 0 3
GEN. PURPOSE
OUTPUTS
(WRITE TO MCR)
T 43600 37500 9 10 1 0 0 0 3
GEN. PURPOSE
INPUTS
(READ FROM MSR)
T 72500 32100 9 10 1 0 0 4 1
A10
T 72500 31700 9 10 1 0 0 4 1
A11
C 67400 31700 1 0 0 input-1.sym
{
T 67400 32000 5 10 0 1 0 0 1
device=none
T 67300 31800 5 10 1 1 0 7 1
value=A10
T 67600 31800 5 10 0 1 270 0 1
net=A10:1
}
C 67400 31400 1 0 0 input-1.sym
{
T 67400 31700 5 10 0 1 0 0 1
device=none
T 67300 31500 5 10 1 1 0 7 1
value=A11
T 67600 31500 5 10 0 1 270 0 1
net=A11:1
}
N 72000 30100 72000 30300 4
N 72000 30300 70200 30300 4
T 72900 30100 9 10 1 0 0 4 1
IN1
T 72900 29700 9 10 1 0 0 4 1
IN2
T 72900 30900 9 10 1 0 0 4 1
3.3V
C 75100 30900 1 0 0 3.3V-plus-1.sym
N 75300 30900 73400 30900 4
C 72000 28300 1 0 0 header40-2.sym
{
T 72250 36800 5 10 0 1 0 0 1
device=HEADER40
T 72600 36400 5 10 1 1 0 0 1
refdes=J12
T 72000 28300 5 10 0 1 0 0 1
footprint=HEADER40_2
}
T 72500 28900 9 10 1 0 0 4 1
GND
T 72900 28900 9 10 1 0 0 4 1
GND
T 72900 28500 9 10 1 0 0 4 1
GND
N 72000 28500 72000 28900 4
C 73300 28200 1 0 0 gnd-1.sym
N 73400 28500 73400 28900 4
T 72900 30500 9 8 1 0 0 4 1
VBAT
C 74200 30400 1 0 1 input-1.sym
{
T 74200 30700 5 10 0 0 0 6 1
device=none
T 74300 30500 5 10 1 1 0 1 1
value=VBAT
T 74000 30500 5 10 0 1 270 2 1
net=VBAT:1
}
C 73400 30200 1 180 1 output-1.sym
{
T 73500 29900 5 10 0 0 180 6 1
device=OUTPUT
T 73900 30100 5 10 0 1 0 6 1
net=IN1:1
T 74300 30100 5 10 1 1 0 1 1
value=IN1
}
C 73400 29800 1 180 1 output-1.sym
{
T 73500 29500 5 10 0 0 180 6 1
device=OUTPUT
T 73900 29700 5 10 0 1 0 6 1
net=IN2:1
T 74300 29700 5 10 1 1 0 1 1
value=IN2
}
T 36200 46900 9 10 1 0 0 3 1
FRONT PANEL
B 40100 44200 2900 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 18500 20300 1 0 0 DS1307-1.sym
{
T 20200 22400 5 10 1 1 0 6 1
refdes=U15
T 18800 22750 5 10 0 0 0 0 1
device=DS1307
T 18800 22950 5 10 0 0 0 0 1
footprint=DIP8
}
C 20300 21900 1 0 0 vcc-1.sym
C 18400 19700 1 0 0 gnd-1.sym
C 17900 21200 1 90 0 crystal-1.sym
{
T 17400 21400 5 10 0 0 90 0 1
device=CRYSTAL
T 17600 21700 5 10 1 1 180 0 1
refdes=X4
T 17200 21400 5 10 0 0 90 0 1
symversion=0.1
T 17600 21500 5 10 1 1 0 8 1
value=32.768kHz
T 18000 21600 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
N 18500 21900 17800 21900 4
N 17800 21200 18100 21200 4
N 18100 21200 18100 21500 4
N 18100 21500 18500 21500 4
C 17600 20700 1 270 0 battery-1.sym
{
T 18500 20400 5 10 0 0 270 0 1
device=BATTERY
T 17500 20500 5 10 1 1 0 8 1
refdes=B1
T 18900 20400 5 10 0 0 270 0 1
symversion=0.1
T 17500 20300 5 10 1 1 0 8 1
value=CR2032
T 16100 20700 5 10 0 1 0 0 1
footprint=CR2032.fp
}
N 18500 20000 18500 20700 4
N 17800 20000 18500 20000 4
N 18500 21100 17800 21100 4
N 17800 21100 17800 20700 4
C 25800 21400 1 180 0 connector4-1.sym
{
T 24000 20500 5 10 0 0 180 0 1
device=CONNECTOR_4
T 25800 20000 5 10 1 1 180 0 1
refdes=J4
T 25700 21200 5 10 0 1 180 6 1
footprint=JUMPER4
}
C 24000 20000 1 0 0 gnd-1.sym
C 23900 21200 1 0 0 vcc-1.sym
T 25100 21200 9 10 1 0 0 6 1
Vcc
T 25100 20900 9 10 1 0 0 6 1
SCL
T 25100 20600 9 10 1 0 0 6 1
SDA
T 25100 20300 9 10 1 0 0 6 1
GND
T 24800 21700 9 10 1 0 0 3 1
EXTERNAL I2C CONNECTOR
C 22300 26300 1 0 1 input-2.sym
{
T 22300 26500 5 10 0 0 0 6 1
net=PS2_DATA:1
T 21700 27000 5 10 0 0 0 6 1
device=none
T 21800 26400 5 10 1 1 0 1 1
value=PS2_DATA
}
C 22300 29300 1 0 1 input-2.sym
{
T 22300 29500 5 10 0 0 0 6 1
net=PS2_CLK:1
T 21700 30000 5 10 0 0 0 6 1
device=none
T 21800 29400 5 10 1 1 0 1 1
value=PS2_CLK
}
C 20900 29000 1 0 0 output-2.sym
{
T 21800 29200 5 10 0 0 0 0 1
net=SD_SS_5V:1
T 21100 29700 5 10 0 0 0 0 1
device=none
T 21800 29100 5 10 1 1 0 1 1
value=\_SD_SS_5V\_
}
C 20900 28100 1 0 0 io-1.sym
{
T 21800 28300 5 10 0 0 0 0 1
net=I2C_SCL:1
T 21100 28700 5 10 0 0 0 0 1
device=none
T 21800 28200 5 10 1 1 0 1 1
value=I2C_SCL
}
C 20900 28400 1 0 0 io-1.sym
{
T 21800 28600 5 10 0 0 0 0 1
net=I2C_SDA:1
T 21100 29000 5 10 0 0 0 0 1
device=none
T 21800 28500 5 10 1 1 0 1 1
value=I2C_SDA
}
C 20900 27800 1 0 0 nc-right-1.sym
{
T 21000 28300 5 10 0 0 0 0 1
value=NoConnection
T 21000 28500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 20900 27500 1 0 0 nc-right-1.sym
{
T 21000 28000 5 10 0 0 0 0 1
value=NoConnection
T 21000 28200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 21200 20600 1 0 0 io-1.sym
{
T 22100 20800 5 10 0 0 0 0 1
net=I2C_SDA:1
T 21400 21200 5 10 0 0 0 0 1
device=none
T 22100 20700 5 10 1 1 0 1 1
value=I2C_SDA
}
C 21200 21000 1 0 0 io-1.sym
{
T 22100 21200 5 10 0 0 0 0 1
net=I2C_SCL:1
T 21400 21600 5 10 0 0 0 0 1
device=none
T 22100 21100 5 10 1 1 0 1 1
value=I2C_SCL
}
C 12400 20100 1 0 0 EMBEDDEDminidin6-gnd.sym
[
T 12400 22900 9 10 0 0 0 0 1
author=Alexander Kurz
T 12400 22700 9 10 0 0 0 0 1
copyright=2009 Alexander Kurz
T 12400 22300 9 10 0 0 0 0 1
use-license=Unlimited
T 12400 22500 9 10 0 0 0 0 1
dist-license=CC-BY-SA-3.0
T 13000 22100 8 10 0 1 0 0 1
refdes=X?
T 12400 23100 9 10 0 0 0 0 1
numslots=0
T 12400 23300 9 10 0 0 0 0 1
footprint=minidin6h.fp
T 12400 23500 9 10 0 0 0 0 1
description=minidin-6 connector
T 13000 21900 9 10 0 1 0 0 1
device=minidin-6
V 13398 21203 597 9 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 13398 21203 656 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 12600 20400 14200 20400 3 0 0 0 -1 -1
L 13400 20400 13400 20700 3 0 0 0 -1 -1
L 13300 21800 13300 21650 3 0 0 0 -1 -1
L 13300 21650 13500 21650 3 0 0 0 -1 -1
L 13500 21650 13500 21800 3 0 0 0 -1 -1
L 12900 20900 13050 20900 3 0 0 0 -1 -1
L 13050 20900 13050 20700 3 0 0 0 -1 -1
L 13750 20900 13900 20900 3 0 0 0 -1 -1
L 13750 20900 13750 20700 3 0 0 0 -1 -1
L 13400 20400 13400 20300 3 0 0 0 -1 -1
L 12600 20800 12800 20800 3 0 0 0 -1 -1
L 12800 20800 13250 20875 3 0 0 0 -1 -1
L 12600 21200 12700 21200 3 0 0 0 -1 -1
L 12700 21200 13050 21175 3 0 0 0 -1 -1
L 12600 21600 12800 21600 3 0 0 0 -1 -1
L 12800 21600 13150 21475 3 0 0 0 -1 -1
L 14200 20800 14000 20800 3 0 0 0 -1 -1
L 14000 20800 13550 20875 3 0 0 0 -1 -1
L 14200 21200 14100 21200 3 0 0 0 -1 -1
L 14100 21200 13750 21175 3 0 0 0 -1 -1
L 14200 21600 14100 21600 3 0 0 0 -1 -1
L 14100 21600 13650 21475 3 0 0 0 -1 -1
B 13325 21250 150 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 13075 21400 150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 13575 21400 150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 12975 21100 150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 13675 21100 150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 13475 20800 150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 13175 20800 150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 14400 20800 14200 20800 1 0 0
{
T 14400 20800 5 10 0 0 0 6 1
pintype=pas
T 14295 20845 5 10 1 1 0 0 1
pinnumber=1
T 14400 20800 5 10 0 0 0 6 1
pinseq=1
T 13650 20875 9 9 1 1 0 0 1
pinlabel=1
}
P 12400 20800 12600 20800 1 0 0
{
T 12400 20800 5 10 0 0 0 0 1
pintype=pas
T 12505 20845 5 10 1 1 0 6 1
pinnumber=2
T 12400 20800 5 10 0 0 0 0 1
pinseq=2
T 13355 20870 9 9 1 1 0 0 1
pinlabel=2
}
P 14400 21200 14200 21200 1 0 0
{
T 14400 21200 5 10 0 0 0 6 1
pintype=pas
T 14295 21245 5 10 1 1 0 0 1
pinnumber=3
T 14400 21200 5 10 0 0 0 6 1
pinseq=3
T 13650 21125 9 9 1 1 0 6 1
pinlabel=3
}
P 12400 21200 12600 21200 1 0 0
{
T 12400 21200 5 10 0 0 0 0 1
pintype=pas
T 12505 21245 5 10 1 1 0 6 1
pinnumber=4
T 12400 21200 5 10 0 0 0 0 1
pinseq=4
T 13155 21145 9 9 1 1 0 0 1
pinlabel=4
}
P 14400 21600 14200 21600 1 0 0
{
T 14400 21600 5 10 0 0 0 6 1
pintype=pas
T 14295 21645 5 10 1 1 0 0 1
pinnumber=5
T 14400 21600 5 10 0 0 0 6 1
pinseq=5
T 13750 21375 9 9 1 1 0 0 1
pinlabel=5
}
P 12400 21600 12600 21600 1 0 0
{
T 12400 21600 5 10 0 0 0 0 1
pintype=pas
T 12505 21645 5 10 1 1 0 6 1
pinnumber=6
T 12400 21600 5 10 0 0 0 0 1
pinseq=6
T 13070 21370 9 9 1 1 0 6 1
pinlabel=6
}
P 12400 20400 12600 20400 1 0 0
{
T 12425 20400 5 10 0 0 180 0 1
pintype=pas
T 12655 20420 9 9 1 1 0 0 1
pinlabel=M1
T 12530 20445 5 10 1 1 0 6 1
pinnumber=M1
T 12425 20400 5 10 0 0 180 0 1
pinseq=7
}
P 14400 20400 14200 20400 1 0 0
{
T 14400 20400 5 10 0 0 0 0 1
pintype=pas
T 14170 20420 9 9 1 1 0 6 1
pinlabel=M2
T 14295 20445 5 10 1 1 0 0 1
pinnumber=M2
T 14400 20400 5 10 0 0 0 0 1
pinseq=8
}
P 13400 20100 13400 20300 1 0 0
{
T 13400 20100 5 10 0 0 270 0 1
pintype=pas
T 13430 20275 9 9 1 1 0 0 1
pinlabel=M3
T 13195 20150 5 10 1 1 180 6 1
pinnumber=M3
T 13400 20100 5 10 0 0 270 0 1
pinseq=9
}
]
{
T 13000 22100 5 10 1 1 0 0 1
refdes=J3
T 12400 23300 5 10 0 0 0 0 1
footprint=minidin6h.fp
T 13000 21900 5 10 1 1 0 0 1
device=minidin-6
}
C 11500 21200 1 0 0 vcc-1.sym
C 14700 20900 1 0 0 gnd-1.sym
N 14800 21200 14400 21200 4
N 11700 21200 12400 21200 4
C 11900 21500 1 0 0 nc-left-1.sym
{
T 11900 21900 5 10 0 0 0 0 1
value=NoConnection
T 11900 22300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 11900 20700 1 0 0 nc-left-1.sym
{
T 11900 21100 5 10 0 0 0 0 1
value=NoConnection
T 11900 21500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 12300 20100 1 0 0 gnd-1.sym
C 13300 19800 1 0 0 gnd-1.sym
C 14300 20100 1 0 0 gnd-1.sym
C 14600 21500 1 0 0 output-2.sym
{
T 15500 21700 5 10 0 0 0 0 1
net=PS2_CLK:1
T 14800 22200 5 10 0 0 0 0 1
device=none
T 15500 21600 5 10 1 1 0 1 1
value=PS2_CLK
}
C 14600 20500 1 0 0 output-2.sym
{
T 15500 20700 5 10 0 0 0 0 1
net=PS2_DATA:1
T 14800 21200 5 10 0 0 0 0 1
device=none
T 15500 20600 5 10 1 1 0 1 1
value=PS2_DATA
}
N 14400 20800 14600 20800 4
N 14600 20800 14600 20600 4
N 14600 21600 14400 21600 4
C 17800 21200 1 180 0 output-1.sym
{
T 17700 20900 5 10 0 0 180 0 1
device=OUTPUT
T 17300 21100 5 10 0 1 0 0 1
net=VBAT:1
T 16900 21100 5 10 1 1 0 7 1
value=VBAT
}
C 22300 27200 1 0 1 input-2.sym
{
T 22300 27400 5 10 0 0 0 6 1
net=SD_CD:1
T 21700 27900 5 10 0 0 0 6 1
device=none
T 21800 27300 5 10 1 1 0 1 1
value=\_SD_CD\_
}
C 22300 26900 1 0 1 input-2.sym
{
T 22300 27100 5 10 0 0 0 6 1
net=SD_WP:1
T 21700 27600 5 10 0 0 0 6 1
device=none
T 21800 27000 5 10 1 1 0 1 1
value=\_SD_WP\_
}
T 41600 23400 9 10 1 0 0 6 1
CARD DETECT
T 41600 21400 9 10 1 0 0 6 1
WRITE PROTECT
T 41600 22200 9 10 1 0 0 6 1
COM
N 41400 22100 40700 22100 4
N 41400 21300 35700 21300 4
N 41400 23300 39700 23300 4
N 39700 23300 39700 22000 4
N 39700 22000 35700 22000 4
N 37700 23700 36700 23700 4
N 36700 23700 36700 22000 4
N 37700 23300 36900 23300 4
N 36900 23300 36900 21300 4
C 35700 22100 1 180 0 output-2.sym
{
T 34800 21900 5 10 0 0 180 0 1
net=SD_CD:1
T 35500 21400 5 10 0 0 180 0 1
device=none
T 34800 22000 5 10 1 1 180 1 1
value=\_SD_CD\_
}
C 35700 21400 1 180 0 output-2.sym
{
T 34800 21200 5 10 0 0 180 0 1
net=SD_WP:1
T 35500 20700 5 10 0 0 180 0 1
device=none
T 34800 21300 5 10 1 1 180 1 1
value=\_SD_WP\_
}
T 41400 27800 9 10 1 0 0 3 1
(SPARKFUN PRT-00136)
C 22300 26600 1 0 1 input-2.sym
{
T 22300 26800 5 10 0 0 0 6 1
net=SQW:1
T 21700 27300 5 10 0 0 0 6 1
device=none
T 21800 26700 5 10 1 1 0 1 1
value=SQW
}
N 20500 21500 21200 21500 4
C 21200 21400 1 0 0 output-2.sym
{
T 22100 21600 5 10 0 0 0 0 1
net=SQW:1
T 21400 22100 5 10 0 0 0 0 1
device=none
T 22100 21500 5 10 1 1 0 1 1
value=SQW
}
N 21200 20700 20500 20700 4
N 21200 21100 20500 21100 4
T 19500 22600 9 10 1 0 0 3 1
REAL-TIME CLOCK
N 21000 21100 21000 20900 4
N 21000 20900 24100 20900 4
N 21000 20700 21000 20500 4
N 21000 20500 24100 20500 4
N 24100 20500 24100 20600 4
C 11500 27300 1 0 0 vcc-1.sym
C 12900 27200 1 0 0 nc-right-1.sym
{
T 13000 27700 5 10 0 0 0 0 1
value=NoConnection
T 13000 27900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 11300 18700 1 270 0 capacitor-1.sym
{
T 12000 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 11800 18300 5 10 1 1 0 0 1
refdes=C16
T 12200 18500 5 10 0 0 270 0 1
symversion=0.1
T 11800 18100 5 10 1 1 0 0 1
value=0.1uF
T 11300 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 12400 18700 1 270 0 capacitor-1.sym
{
T 13100 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 12900 18300 5 10 1 1 0 0 1
refdes=C17
T 13300 18500 5 10 0 0 270 0 1
symversion=0.1
T 12900 18100 5 10 1 1 0 0 1
value=0.1uF
T 12400 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 13500 18700 1 270 0 capacitor-1.sym
{
T 14200 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 14000 18300 5 10 1 1 0 0 1
refdes=C18
T 14400 18500 5 10 0 0 270 0 1
symversion=0.1
T 14000 18100 5 10 1 1 0 0 1
value=0.1uF
T 13500 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 14600 18700 1 270 0 capacitor-1.sym
{
T 15300 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 15100 18300 5 10 1 1 0 0 1
refdes=C19
T 15500 18500 5 10 0 0 270 0 1
symversion=0.1
T 15100 18100 5 10 1 1 0 0 1
value=0.1uF
T 14600 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 15700 18700 1 270 0 capacitor-1.sym
{
T 16400 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 16200 18300 5 10 1 1 0 0 1
refdes=C20
T 16600 18500 5 10 0 0 270 0 1
symversion=0.1
T 16200 18100 5 10 1 1 0 0 1
value=0.1uF
T 15700 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 16800 18700 1 270 0 capacitor-1.sym
{
T 17500 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 17300 18300 5 10 1 1 0 0 1
refdes=C21
T 17700 18500 5 10 0 0 270 0 1
symversion=0.1
T 17300 18100 5 10 1 1 0 0 1
value=0.1uF
T 16800 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 17900 18700 1 270 0 capacitor-1.sym
{
T 18600 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 18400 18300 5 10 1 1 0 0 1
refdes=C22
T 18800 18500 5 10 0 0 270 0 1
symversion=0.1
T 18400 18100 5 10 1 1 0 0 1
value=0.1uF
T 17900 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 19000 18700 1 270 0 capacitor-1.sym
{
T 19700 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 19500 18300 5 10 1 1 0 0 1
refdes=C23
T 19900 18500 5 10 0 0 270 0 1
symversion=0.1
T 19500 18100 5 10 1 1 0 0 1
value=0.1uF
T 19000 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 20100 18700 1 270 0 capacitor-1.sym
{
T 20800 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 20600 18300 5 10 1 1 0 0 1
refdes=C24
T 21000 18500 5 10 0 0 270 0 1
symversion=0.1
T 20600 18100 5 10 1 1 0 0 1
value=0.1uF
T 20100 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 21200 18700 1 270 0 capacitor-1.sym
{
T 21900 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 21700 18300 5 10 1 1 0 0 1
refdes=C25
T 22100 18500 5 10 0 0 270 0 1
symversion=0.1
T 21700 18100 5 10 1 1 0 0 1
value=0.1uF
T 21200 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 22300 18700 1 270 0 capacitor-1.sym
{
T 23000 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 22800 18300 5 10 1 1 0 0 1
refdes=C26
T 23200 18500 5 10 0 0 270 0 1
symversion=0.1
T 22800 18100 5 10 1 1 0 0 1
value=0.1uF
T 22300 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 23400 18700 1 270 0 capacitor-1.sym
{
T 24100 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 23900 18300 5 10 1 1 0 0 1
refdes=C27
T 24300 18500 5 10 0 0 270 0 1
symversion=0.1
T 23900 18100 5 10 1 1 0 0 1
value=0.1uF
T 23400 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 24500 18700 1 270 0 capacitor-1.sym
{
T 25200 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 25000 18300 5 10 1 1 0 0 1
refdes=C28
T 25400 18500 5 10 0 0 270 0 1
symversion=0.1
T 25000 18100 5 10 1 1 0 0 1
value=0.1uF
T 24500 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 25600 18700 1 270 0 capacitor-1.sym
{
T 26300 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 26100 18300 5 10 1 1 0 0 1
refdes=C29
T 26500 18500 5 10 0 0 270 0 1
symversion=0.1
T 26100 18100 5 10 1 1 0 0 1
value=0.1uF
T 25600 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 26700 18700 1 270 0 capacitor-1.sym
{
T 27400 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 27200 18300 5 10 1 1 0 0 1
refdes=C30
T 27600 18500 5 10 0 0 270 0 1
symversion=0.1
T 27200 18100 5 10 1 1 0 0 1
value=0.1uF
T 26700 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 27800 18700 1 270 0 capacitor-1.sym
{
T 28500 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 28300 18300 5 10 1 1 0 0 1
refdes=C31
T 28700 18500 5 10 0 0 270 0 1
symversion=0.1
T 28300 18100 5 10 1 1 0 0 1
value=0.1uF
T 27800 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 28900 18700 1 270 0 capacitor-1.sym
{
T 29600 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 29400 18300 5 10 1 1 0 0 1
refdes=C32
T 29800 18500 5 10 0 0 270 0 1
symversion=0.1
T 29400 18100 5 10 1 1 0 0 1
value=0.1uF
T 28900 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 30000 18700 1 270 0 capacitor-1.sym
{
T 30700 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 30500 18300 5 10 1 1 0 0 1
refdes=C33
T 30900 18500 5 10 0 0 270 0 1
symversion=0.1
T 30500 18100 5 10 1 1 0 0 1
value=0.1uF
T 30000 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 31100 18700 1 270 0 capacitor-1.sym
{
T 31800 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 31600 18300 5 10 1 1 0 0 1
refdes=C34
T 32000 18500 5 10 0 0 270 0 1
symversion=0.1
T 31600 18100 5 10 1 1 0 0 1
value=0.1uF
T 31100 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 32200 18700 1 270 0 capacitor-1.sym
{
T 32900 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 32700 18300 5 10 1 1 0 0 1
refdes=C35
T 33100 18500 5 10 0 0 270 0 1
symversion=0.1
T 32700 18100 5 10 1 1 0 0 1
value=0.1uF
T 32200 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 33300 18700 1 270 0 capacitor-1.sym
{
T 34000 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 33800 18300 5 10 1 1 0 0 1
refdes=C36
T 34200 18500 5 10 0 0 270 0 1
symversion=0.1
T 33800 18100 5 10 1 1 0 0 1
value=0.1uF
T 33300 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 34400 18700 1 270 0 capacitor-1.sym
{
T 35100 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 34900 18300 5 10 1 1 0 0 1
refdes=C37
T 35300 18500 5 10 0 0 270 0 1
symversion=0.1
T 34900 18100 5 10 1 1 0 0 1
value=0.1uF
T 34400 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 35500 18700 1 270 0 capacitor-1.sym
{
T 36200 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 36000 18300 5 10 1 1 0 0 1
refdes=C38
T 36400 18500 5 10 0 0 270 0 1
symversion=0.1
T 36000 18100 5 10 1 1 0 0 1
value=0.1uF
T 35500 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 36600 18700 1 270 0 capacitor-1.sym
{
T 37300 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 37100 18300 5 10 1 1 0 0 1
refdes=C39
T 37500 18500 5 10 0 0 270 0 1
symversion=0.1
T 37100 18100 5 10 1 1 0 0 1
value=0.1uF
T 36600 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 37700 18700 1 270 0 capacitor-1.sym
{
T 38400 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 38200 18300 5 10 1 1 0 0 1
refdes=C40
T 38600 18500 5 10 0 0 270 0 1
symversion=0.1
T 38200 18100 5 10 1 1 0 0 1
value=0.1uF
T 37700 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 38800 18700 1 270 0 capacitor-1.sym
{
T 39500 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 39300 18300 5 10 1 1 0 0 1
refdes=C41
T 39700 18500 5 10 0 0 270 0 1
symversion=0.1
T 39300 18100 5 10 1 1 0 0 1
value=0.1uF
T 38800 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
C 39900 18700 1 270 0 capacitor-1.sym
{
T 40600 18500 5 10 0 0 270 0 1
device=CAPACITOR
T 40400 18300 5 10 1 1 0 0 1
refdes=C42
T 40800 18500 5 10 0 0 270 0 1
symversion=0.1
T 40400 18100 5 10 1 1 0 0 1
value=0.1uF
T 39900 18700 5 10 0 1 0 0 1
footprint=ceramic_cap_100.fp
}
N 11500 18700 40100 18700 4
N 11500 17800 40100 17800 4
C 11400 17500 1 0 0 gnd-1.sym
C 11300 18700 1 0 0 vcc-1.sym
T 27000 18900 9 10 1 0 0 3 1
OPTIONAL BYPASS CAPACITORS ON ALL ICS
C 28000 19600 1 270 1 resistorpack6-1.sym
{
T 29400 19700 5 10 0 0 90 2 1
device=RESISTORPACK_6
T 29200 20100 5 10 1 1 180 8 1
refdes=RN2
T 29200 19900 5 10 1 1 0 0 1
value=1k
T 28600 20600 5 10 0 1 0 0 1
footprint=SIP6
}
C 28900 21400 1 0 0 vcc-1.sym
C 28000 20200 1 0 1 io-1.sym
{
T 27100 20400 5 10 0 0 0 6 1
net=I2C_SDA:1
T 27800 20800 5 10 0 0 0 6 1
device=none
T 27100 20300 5 10 1 1 0 7 1
value=I2C_SDA
}
C 28000 20500 1 0 1 io-1.sym
{
T 27100 20700 5 10 0 0 0 6 1
net=I2C_SCL:1
T 27800 21100 5 10 0 0 0 6 1
device=none
T 27100 20600 5 10 1 1 0 7 1
value=I2C_SCL
}
C 26600 19900 1 0 0 input-2.sym
{
T 26600 20100 5 10 0 0 0 0 1
net=SQW:1
T 27200 20600 5 10 0 0 0 0 1
device=none
T 27100 20000 5 10 1 1 0 7 1
value=SQW
}
C 26600 19600 1 0 0 input-2.sym
{
T 26600 19800 5 10 0 0 0 0 1
net=SD_SS_5V:1
T 27200 20300 5 10 0 0 0 0 1
device=none
T 27100 19700 5 10 1 1 0 7 1
value=\_SD_SS_5V\_
}
C 27500 20800 1 0 0 nc-left-1.sym
{
T 27500 21200 5 10 0 0 0 0 1
value=NoConnection
T 27500 21600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 31600 19600 1 270 1 resistorpack6-1.sym
{
T 33000 19700 5 10 0 0 90 2 1
device=RESISTORPACK_6
T 32800 20100 5 10 1 1 180 8 1
refdes=RN3
T 32800 19900 5 10 1 1 0 0 1
value=10k
T 32200 20600 5 10 0 1 0 0 1
footprint=SIP6
}
C 32500 21400 1 0 0 vcc-1.sym
C 31600 19800 1 180 0 output-2.sym
{
T 30700 19600 5 10 0 0 180 0 1
net=SD_CD:1
T 31400 19100 5 10 0 0 180 0 1
device=none
T 30700 19700 5 10 1 1 180 1 1
value=\_SD_CD\_
}
C 31600 20100 1 180 0 output-2.sym
{
T 30700 19900 5 10 0 0 180 0 1
net=SD_WP:1
T 31400 19400 5 10 0 0 180 0 1
device=none
T 30700 20000 5 10 1 1 180 1 1
value=\_SD_WP\_
}
T 30900 21700 9 10 1 0 0 3 1
PULLUP RESISTOR PACKS
C 28300 39000 1 0 1 output-1.sym
{
T 28200 39300 5 10 0 0 0 6 1
device=OUTPUT
T 27400 39100 5 10 1 1 0 7 1
value=EEPROT
T 27600 39100 5 10 0 1 0 6 1
net=EEPROT:1
}
N 28300 39100 28300 38200 4
C 30200 20800 1 0 0 input-2.sym
{
T 30200 21000 5 10 0 0 0 0 1
net=EEPROT:1
T 30800 21500 5 10 0 0 0 0 1
device=none
T 30700 20900 5 10 1 1 0 7 1
value=EEPROT
}
C 31100 20500 1 0 0 nc-left-1.sym
{
T 31100 20900 5 10 0 0 0 0 1
value=NoConnection
T 31100 21300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 31100 20200 1 0 0 nc-left-1.sym
{
T 31100 20600 5 10 0 0 0 0 1
value=NoConnection
T 31100 21000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 8600 37000 1 180 0 resistorpack6-1.sym
{
T 8500 35600 5 10 0 0 0 8 1
device=RESISTORPACK_6
T 7400 35700 5 10 1 1 0 0 1
refdes=RN1
T 7800 35700 5 10 1 1 180 8 1
value=10k
T 7600 36400 5 10 0 1 270 2 1
footprint=SIP6
}
C 7000 35900 1 0 1 vcc-1.sym
N 7300 37000 7300 37800 4
N 7600 37000 7600 38400 4
N 8200 37000 8200 39000 4
N 8500 37000 8500 39600 4
N 8500 39600 7600 39600 4
N 7600 39600 7600 41400 4
N 7900 37000 7900 39300 4
N 7900 39300 7300 39300 4
N 7300 39300 7300 42900 4
C 28800 37500 1 0 1 input-2.sym
{
T 28800 37700 5 10 0 0 0 6 1
net=WR:1
T 28200 38200 5 10 0 0 0 6 1
device=none
T 28300 37600 5 10 1 1 0 1 1
value=\_WR\_
}
C 22900 36500 1 0 0 input-2.sym
{
T 22900 36700 5 10 0 0 0 0 1
net=RD:1
T 23500 37200 5 10 0 0 0 0 1
device=none
T 23400 36600 5 10 1 1 0 7 1
value=\_RD\_
}
C 22900 36800 1 0 0 input-2.sym
{
T 22900 37000 5 10 0 0 0 0 1
net=WR:1
T 23500 37500 5 10 0 0 0 0 1
device=none
T 23400 36900 5 10 1 1 0 7 1
value=\_WR\_
}
C 52700 41400 1 0 0 nc-right-1.sym
{
T 52800 41900 5 10 0 0 0 0 1
value=NoConnection
T 52800 42100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58300 22900 1 0 0 2N3904-1.sym
{
T 59200 23600 5 10 0 0 0 0 1
device=2N3904
T 59200 23400 5 10 1 1 0 0 1
refdes=Q1
T 59100 23000 5 10 0 0 0 0 1
footprint=TO92
}
C 50400 29000 1 0 0 EMBEDDEDtms9918-2.sym
[
P 52400 33200 52200 33200 1 0 0
{
T 52200 33250 5 8 1 1 0 0 1
pinnumber=1
T 52200 33150 5 8 0 1 0 2 1
pinseq=1
T 52050 33200 9 8 1 1 0 6 1
pinlabel=\_RAS\_
T 52050 33200 5 8 0 1 0 8 1
pintype=out
}
V 52150 33200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52400 32900 52200 32900 1 0 0
{
T 52200 32950 5 8 1 1 0 0 1
pinnumber=2
T 52200 32850 5 8 0 1 0 2 1
pinseq=2
T 52050 32900 9 8 1 1 0 6 1
pinlabel=\_CAS\_
T 52050 32900 5 8 0 1 0 8 1
pintype=out
}
V 52150 32900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52400 35700 52100 35700 1 0 0
{
T 52200 35750 5 8 1 1 0 0 1
pinnumber=3
T 52200 35650 5 8 0 1 0 2 1
pinseq=3
T 52050 35700 9 8 1 1 0 6 1
pinlabel=AD7
T 52050 35700 5 8 0 1 0 8 1
pintype=io
}
P 52400 35400 52100 35400 1 0 0
{
T 52200 35450 5 8 1 1 0 0 1
pinnumber=4
T 52200 35350 5 8 0 1 0 2 1
pinseq=4
T 52050 35400 9 8 1 1 0 6 1
pinlabel=AD6
T 52050 35400 5 8 0 1 0 8 1
pintype=io
}
P 52400 35100 52100 35100 1 0 0
{
T 52200 35150 5 8 1 1 0 0 1
pinnumber=5
T 52200 35050 5 8 0 1 0 2 1
pinseq=5
T 52050 35100 9 8 1 1 0 6 1
pinlabel=AD5
T 52050 35100 5 8 0 1 0 8 1
pintype=io
}
P 52400 34800 52100 34800 1 0 0
{
T 52200 34850 5 8 1 1 0 0 1
pinnumber=6
T 52200 34750 5 8 0 1 0 2 1
pinseq=6
T 52050 34800 9 8 1 1 0 6 1
pinlabel=AD4
T 52050 34800 5 8 0 1 0 8 1
pintype=io
}
P 52400 34500 52100 34500 1 0 0
{
T 52200 34550 5 8 1 1 0 0 1
pinnumber=7
T 52200 34450 5 8 0 1 0 2 1
pinseq=7
T 52050 34500 9 8 1 1 0 6 1
pinlabel=AD3
T 52050 34500 5 8 0 1 0 8 1
pintype=io
}
P 52400 34200 52100 34200 1 0 0
{
T 52200 34250 5 8 1 1 0 0 1
pinnumber=8
T 52200 34150 5 8 0 1 0 2 1
pinseq=8
T 52050 34200 9 8 1 1 0 6 1
pinlabel=AD2
T 52050 34200 5 8 0 1 0 8 1
pintype=io
}
P 52400 33900 52100 33900 1 0 0
{
T 52200 33950 5 8 1 1 0 0 1
pinnumber=9
T 52200 33850 5 8 0 1 0 2 1
pinseq=9
T 52050 33900 9 8 1 1 0 6 1
pinlabel=AD1
T 52050 33900 5 8 0 1 0 8 1
pintype=io
}
P 52400 33600 52100 33600 1 0 0
{
T 52200 33650 5 8 1 1 0 0 1
pinnumber=10
T 52200 33550 5 8 0 1 0 2 1
pinseq=10
T 52050 33600 9 8 1 1 0 6 1
pinlabel=AD0
T 52050 33600 5 8 0 1 0 8 1
pintype=io
}
P 52400 32600 52100 32600 1 0 0
{
T 52200 32650 5 8 1 1 0 0 1
pinnumber=11
T 52200 32550 5 8 0 1 0 2 1
pinseq=11
T 52050 32600 9 8 1 1 0 6 1
pinlabel=R/\_W\_
T 52050 32600 5 8 0 1 0 8 1
pintype=out
}
P 50400 33200 50700 33200 1 0 0
{
T 50600 33250 5 8 1 1 0 6 1
pinnumber=13
T 50600 33150 5 8 0 1 0 8 1
pinseq=12
T 50750 33200 9 8 1 1 0 0 1
pinlabel=MODE
T 50750 33200 5 8 0 1 0 2 1
pintype=in
}
P 50400 32900 50600 32900 1 0 0
{
T 50600 32950 5 8 1 1 0 6 1
pinnumber=14
T 50600 32850 5 8 0 1 0 8 1
pinseq=13
T 50750 32900 9 8 1 1 0 0 1
pinlabel=\_CSW\_
T 50750 32900 5 8 0 1 0 2 1
pintype=in
}
V 50650 32900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50400 32600 50600 32600 1 0 0
{
T 50600 32650 5 8 1 1 0 6 1
pinnumber=15
T 50600 32550 5 8 0 1 0 8 1
pinseq=14
T 50750 32600 9 8 1 1 0 0 1
pinlabel=\_CSR\_
T 50750 32600 5 8 0 1 0 2 1
pintype=in
}
V 50650 32600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50400 32200 50600 32200 1 0 0
{
T 50600 32250 5 8 1 1 0 6 1
pinnumber=16
T 50600 32150 5 8 0 1 0 8 1
pinseq=15
T 50750 32200 9 8 1 1 0 0 1
pinlabel=\_INT\_
T 50750 32200 5 8 0 1 0 2 1
pintype=out
}
V 50650 32200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50400 35700 50700 35700 1 0 0
{
T 50600 35750 5 8 1 1 0 6 1
pinnumber=17
T 50600 35650 5 8 0 1 0 8 1
pinseq=16
T 50750 35700 9 8 1 1 0 0 1
pinlabel=CD7 (LSB)
T 50750 35700 5 8 0 1 0 2 1
pintype=io
}
P 50400 35400 50700 35400 1 0 0
{
T 50600 35450 5 8 1 1 0 6 1
pinnumber=18
T 50600 35350 5 8 0 1 0 8 1
pinseq=17
T 50750 35400 9 8 1 1 0 0 1
pinlabel=CD6
T 50750 35400 5 8 0 1 0 2 1
pintype=io
}
P 50400 35100 50700 35100 1 0 0
{
T 50600 35150 5 8 1 1 0 6 1
pinnumber=19
T 50600 35050 5 8 0 1 0 8 1
pinseq=18
T 50750 35100 9 8 1 1 0 0 1
pinlabel=CD5
T 50750 35100 5 8 0 1 0 2 1
pintype=io
}
P 50400 34800 50700 34800 1 0 0
{
T 50600 34850 5 8 1 1 0 6 1
pinnumber=20
T 50600 34750 5 8 0 1 0 8 1
pinseq=19
T 50750 34800 9 8 1 1 0 0 1
pinlabel=CD4
T 50750 34800 5 8 0 1 0 2 1
pintype=io
}
P 50400 34500 50700 34500 1 0 0
{
T 50600 34550 5 8 1 1 0 6 1
pinnumber=21
T 50600 34450 5 8 0 1 0 8 1
pinseq=20
T 50750 34500 9 8 1 1 0 0 1
pinlabel=CD3
T 50750 34500 5 8 0 1 0 2 1
pintype=io
}
P 50400 34200 50700 34200 1 0 0
{
T 50600 34250 5 8 1 1 0 6 1
pinnumber=22
T 50600 34150 5 8 0 1 0 8 1
pinseq=21
T 50750 34200 9 8 1 1 0 0 1
pinlabel=CD2
T 50750 34200 5 8 0 1 0 2 1
pintype=io
}
P 50400 33900 50700 33900 1 0 0
{
T 50600 33950 5 8 1 1 0 6 1
pinnumber=23
T 50600 33850 5 8 0 1 0 8 1
pinseq=22
T 50750 33900 9 8 1 1 0 0 1
pinlabel=CD1
T 50750 33900 5 8 0 1 0 2 1
pintype=io
}
P 50400 33600 50700 33600 1 0 0
{
T 50600 33650 5 8 1 1 0 6 1
pinnumber=24
T 50600 33550 5 8 0 1 0 8 1
pinseq=23
T 50750 33600 9 8 1 1 0 0 1
pinlabel=CD0 (MSB)
T 50750 33600 5 8 0 1 0 2 1
pintype=io
}
P 52400 32200 52100 32200 1 0 0
{
T 52200 32250 5 8 1 1 0 0 1
pinnumber=25
T 52200 32150 5 8 0 1 0 2 1
pinseq=24
T 52050 32200 9 8 1 1 0 6 1
pinlabel=RD7
T 52050 32200 5 8 0 1 0 8 1
pintype=in
}
P 52400 31900 52100 31900 1 0 0
{
T 52200 31950 5 8 1 1 0 0 1
pinnumber=26
T 52200 31850 5 8 0 1 0 2 1
pinseq=25
T 52050 31900 9 8 1 1 0 6 1
pinlabel=RD6
T 52050 31900 5 8 0 1 0 8 1
pintype=in
}
P 52400 31600 52100 31600 1 0 0
{
T 52200 31650 5 8 1 1 0 0 1
pinnumber=27
T 52200 31550 5 8 0 1 0 2 1
pinseq=26
T 52050 31600 9 8 1 1 0 6 1
pinlabel=RD5
T 52050 31600 5 8 0 1 0 8 1
pintype=in
}
P 52400 31300 52100 31300 1 0 0
{
T 52200 31350 5 8 1 1 0 0 1
pinnumber=28
T 52200 31250 5 8 0 1 0 2 1
pinseq=27
T 52050 31300 9 8 1 1 0 6 1
pinlabel=RD4
T 52050 31300 5 8 0 1 0 8 1
pintype=in
}
P 52400 31000 52100 31000 1 0 0
{
T 52200 31050 5 8 1 1 0 0 1
pinnumber=29
T 52200 30950 5 8 0 1 0 2 1
pinseq=28
T 52050 31000 9 8 1 1 0 6 1
pinlabel=RD3
T 52050 31000 5 8 0 1 0 8 1
pintype=in
}
P 52400 30700 52100 30700 1 0 0
{
T 52200 30750 5 8 1 1 0 0 1
pinnumber=30
T 52200 30650 5 8 0 1 0 2 1
pinseq=29
T 52050 30700 9 8 1 1 0 6 1
pinlabel=RD2
T 52050 30700 5 8 0 1 0 8 1
pintype=in
}
P 52400 30400 52100 30400 1 0 0
{
T 52200 30450 5 8 1 1 0 0 1
pinnumber=31
T 52200 30350 5 8 0 1 0 2 1
pinseq=30
T 52050 30400 9 8 1 1 0 6 1
pinlabel=RD1
T 52050 30400 5 8 0 1 0 8 1
pintype=in
}
P 52400 30100 52100 30100 1 0 0
{
T 52200 30150 5 8 1 1 0 0 1
pinnumber=32
T 52200 30050 5 8 0 1 0 2 1
pinseq=31
T 52050 30100 9 8 1 1 0 6 1
pinlabel=RD0
T 52050 30100 5 8 0 1 0 8 1
pintype=in
}
P 50400 31900 50600 31900 1 0 0
{
T 50600 31950 5 8 1 1 0 6 1
pinnumber=34
T 50600 31850 5 8 0 1 0 8 1
pinseq=32
T 50750 31900 9 8 1 1 0 0 1
pinlabel=\_RESET\_/SYNC
T 50750 31900 5 8 0 1 0 2 1
pintype=in
}
V 50650 31900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50400 31600 50700 31600 1 0 0
{
T 50600 31650 5 8 1 1 0 6 1
pinnumber=35
T 50600 31550 5 8 0 1 0 8 1
pinseq=33
T 50750 31600 9 8 1 1 0 0 1
pinlabel=EXTVDP
T 50750 31600 5 8 0 1 0 2 1
pintype=in
}
P 52400 29700 52100 29700 1 0 0
{
T 52200 29750 5 8 1 1 0 0 1
pinnumber=36
T 52200 29650 5 8 0 1 0 2 1
pinseq=34
T 52050 29700 9 8 1 1 0 6 1
pinlabel=COMVID
T 52050 29700 5 8 0 1 0 8 1
pintype=out
}
P 52400 29400 52100 29400 1 0 0
{
T 52200 29450 5 8 1 1 0 0 1
pinnumber=37
T 52200 29350 5 8 0 1 0 2 1
pinseq=35
T 52050 29400 9 8 1 1 0 6 1
pinlabel=GROMCLK
T 52050 29400 5 8 0 1 0 8 1
pintype=out
}
P 52400 29100 52100 29100 1 0 0
{
T 52200 29150 5 8 1 1 0 0 1
pinnumber=38
T 52200 29050 5 8 0 1 0 2 1
pinseq=36
T 52050 29100 9 8 1 1 0 6 1
pinlabel=CPUCLK
T 52050 29100 5 8 0 1 0 8 1
pintype=out
}
P 50400 30600 50700 30600 1 0 0
{
T 50600 30650 5 8 1 1 0 6 1
pinnumber=39
T 50600 30550 5 8 0 1 0 8 1
pinseq=37
T 50750 30600 9 8 1 1 0 0 1
pinlabel=XTAL1
T 50750 30600 5 8 0 1 0 2 1
pintype=in
}
P 50400 29900 50700 29900 1 0 0
{
T 50600 29950 5 8 1 1 0 6 1
pinnumber=40
T 50600 29850 5 8 0 1 0 8 1
pinseq=38
T 50750 29900 9 8 1 1 0 0 1
pinlabel=XTAL2
T 50750 29900 5 8 0 1 0 2 1
pintype=in
}
B 50700 29000 1400 6900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52100 36000 8 10 0 1 0 6 1
refdes=U?
T 50700 36000 9 10 1 0 0 0 1
TMS9918A
T 50700 36200 5 10 0 0 0 0 1
device=TMS9918A
T 50700 36400 5 10 0 0 0 0 1
footprint=DIP40
T 50700 36600 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 50700 36800 5 10 0 0 0 0 1
documentation=http://www.cs.columbia.edu/~sedwards/papers/TMS9918.pdf
T 50700 37000 5 10 0 0 0 0 1
description=Video Display Processor
T 50700 37200 5 10 0 0 0 0 1
numslots=0
T 50700 37400 5 10 0 0 0 0 1
net=Vcc:33
T 50700 37600 5 10 0 0 0 0 1
net=GND:12
]
{
T 52100 36000 5 10 1 1 0 6 1
refdes=U21
T 50700 36200 5 10 0 0 0 0 1
device=TMS9918A
T 50700 36400 5 10 0 0 0 0 1
footprint=DIP40
}
C 8300 45900 1 0 0 nc-left-1.sym
{
T 8300 46300 5 10 0 0 0 0 1
value=NoConnection
T 8300 46700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 11700 26800 1 0 0 7414-1.sym
{
T 12000 26800 5 10 1 1 0 0 1
device=7414
T 12500 27600 5 10 1 1 0 0 1
refdes=U6
T 12000 30200 5 10 0 0 0 0 1
footprint=DIP14
T 12100 27400 5 10 0 1 0 0 1
slot=6
}
C 11700 28200 1 0 0 7414-1.sym
{
T 12000 28200 5 10 1 1 0 0 1
device=7414
T 12500 29000 5 10 1 1 0 0 1
refdes=U6
T 12000 31600 5 10 0 0 0 0 1
footprint=DIP14
T 12100 28800 5 10 0 1 0 0 1
slot=3
}
C 19700 23700 1 0 0 7414-1.sym
{
T 20000 23700 5 10 1 1 0 0 1
device=7414
T 20500 24500 5 10 1 1 0 0 1
refdes=U6
T 20000 27100 5 10 0 0 0 0 1
footprint=DIP14
T 20100 24300 5 10 0 1 0 0 1
slot=4
}
C 32100 27100 1 0 0 7414-1.sym
{
T 32400 27100 5 10 1 1 0 0 1
device=7414
T 32900 27900 5 10 1 1 0 0 1
refdes=U6
T 32400 30500 5 10 0 0 0 0 1
footprint=DIP14
T 32500 27700 5 10 0 1 0 0 1
slot=1
}
C 32100 28100 1 0 0 7414-1.sym
{
T 32400 28100 5 10 1 1 0 0 1
device=7414
T 32900 28900 5 10 1 1 0 0 1
refdes=U6
T 32400 31500 5 10 0 0 0 0 1
footprint=DIP14
T 32500 28700 5 10 0 1 0 0 1
slot=2
}
C 36100 30400 1 0 0 7414-1.sym
{
T 36400 30400 5 10 1 1 0 0 1
device=7414
T 36900 31200 5 10 1 1 0 0 1
refdes=U6
T 36400 33800 5 10 0 0 0 0 1
footprint=DIP14
T 36500 31000 5 10 0 1 0 0 1
slot=5
}
N 72000 32100 70800 32100 4
N 71000 31700 72000 31700 4
N 71400 35300 72000 35300 4
C 71200 29600 1 0 0 input-1.sym
{
T 71200 29900 5 10 0 0 0 0 1
device=INPUT
T 71100 29700 5 10 1 1 0 7 1
value=\_EXT2SEL\_
T 72300 28300 5 10 0 1 0 0 1
net=EXT2SEL:1
}
C 71200 29200 1 0 0 input-1.sym
{
T 71200 29500 5 10 0 0 0 0 1
device=INPUT
T 71100 29300 5 10 1 1 0 7 1
value=\_EXT3SEL\_
T 72300 27900 5 10 0 1 0 0 1
net=EXT3SEL:1
}
C 74200 29200 1 0 1 input-1.sym
{
T 74200 29500 5 10 0 0 0 6 1
device=INPUT
T 74300 29300 5 10 1 1 0 1 1
value=\_EXT4SEL\_
T 73100 27900 5 10 0 1 0 6 1
net=EXT4SEL:1
}
T 72500 29700 9 8 1 0 0 4 1
\_SEL2\_
T 72500 29300 9 8 1 0 0 4 1
\_SEL3\_
T 72900 29300 9 8 1 0 0 4 1
\_SEL4\_
C 28300 38000 1 0 1 switch-spdt-1.sym
{
T 27900 38800 5 10 0 0 0 6 1
device=SPDT
T 28000 38600 5 10 1 1 0 6 1
refdes=S4
T 27700 38500 5 10 0 1 0 0 1
footprint=spdt-100.fp
}
N 27400 37600 27400 38000 4
C 44300 45000 1 0 1 switch-spdt-1.sym
{
T 43900 45800 5 10 0 0 0 6 1
device=SPDT
T 43900 45600 5 10 1 1 0 6 1
refdes=S5
T 43700 45100 5 10 0 1 0 0 1
footprint=spdt-100.fp
}
C 43300 44700 1 0 0 gnd-1.sym
C 44300 45100 1 0 0 output-1.sym
{
T 44400 45400 5 10 0 0 0 0 1
device=OUTPUT
T 45200 45200 5 10 1 1 0 1 1
value=\_HALT\_
T 45000 45200 5 10 0 1 0 0 1
net=HALT:1
}
T 44400 46300 9 10 1 0 0 3 1
RUN/HALT SWITCH
B 43000 44200 2900 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 41400 20800 1 0 0 connector15-2.sym
{
T 42100 27400 5 10 1 1 0 6 1
refdes=J8
T 41700 27350 5 10 0 0 0 0 1
device=SD_SOCKET
T 41700 27550 5 10 0 0 0 0 1
footprint=sd_socket_sparkfun.fp
}
C 40800 22800 1 0 0 nc-left-1.sym
{
T 40800 23200 5 10 0 0 0 0 1
value=NoConnection
T 40800 23600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40800 22400 1 0 0 nc-left-1.sym
{
T 40800 22800 5 10 0 0 0 0 1
value=NoConnection
T 40800 23200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40800 21600 1 0 0 nc-left-1.sym
{
T 40800 22000 5 10 0 0 0 0 1
value=NoConnection
T 40800 22400 5 10 0 0 0 0 1
device=DRC_Directive
}
N 41300 21700 41400 21700 4
N 41300 22900 41400 22900 4
N 41300 22500 41400 22500 4
C 60000 22800 1 0 0 resistor-1.sym
{
T 60300 23200 5 10 0 0 0 0 1
device=RESISTOR
T 60100 23100 5 10 1 1 0 0 1
refdes=R21
T 60600 23100 5 10 1 1 0 0 1
value=75
T 60300 22900 5 10 0 1 0 0 1
footprint=ACY300
}
C 15900 45100 1 0 0 EMBEDDEDLM1117-notab.sym
[
T 16225 45750 9 8 1 0 0 0 1
IN
T 17173 45850 9 8 1 0 0 8 1
OUT
B 16200 45400 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 16175 48150 5 10 0 0 0 0 1
device=LM1117
T 16556 45451 9 8 1 0 0 0 1
GND
P 16700 45400 16700 45100 1 0 1
{
T 16570 45325 5 8 1 1 180 6 1
pinnumber=1
T 16825 45325 5 8 0 1 180 0 1
pinseq=1
}
P 17500 45800 17200 45800 1 0 0
{
T 17295 45845 5 8 1 1 0 0 1
pinnumber=2
T 17475 45950 5 8 0 1 180 0 1
pinseq=2
}
P 16200 45800 15900 45800 1 0 1
{
T 16105 45845 5 8 1 1 0 6 1
pinnumber=3
T 16020 45950 5 8 0 1 180 0 1
pinseq=3
}
T 17000 46050 8 10 0 1 0 0 1
refdes=U?
T 16175 47350 5 10 0 0 0 0 1
footprint=SOT223
T 16200 46050 9 10 1 0 0 0 1
LM1117
T 16175 46750 5 10 0 0 0 0 1
author=Anton Dubniak <twister@tfsoft.org.ua>
T 16175 47150 5 10 0 0 0 0 1
numslots=0
T 16175 46550 5 10 0 0 0 0 1
dist-license=GPL
T 16175 46350 5 10 0 0 0 0 1
use-license=unlimited
T 16175 47950 5 10 0 0 0 0 1
description=800mA Low-Dropout Linear Regulator (National Semiconductor)
T 16175 47750 5 10 0 0 0 0 1
documentation=http://www.national.com/ds/LM/LM1117.pdf
]
{
T 16175 48150 5 10 0 0 0 0 1
device=LM1117
T 17000 46050 5 10 1 1 0 0 1
refdes=U2
T 16175 47350 5 10 0 0 0 0 1
footprint=TO220W
T 16200 46200 5 10 1 1 0 0 1
value=LD1117V33
}
N 45900 36800 44800 36800 4
N 45100 36500 45900 36500 4
