;redcode
;assert 1
	SPL 0, #-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #17, <30
	CMP -207, <-120
	CMP -207, <-120
	SUB #72, @200
	CMP -207, <-120
	SPL 0, #-2
	SLT 2, @-10
	JMN 727, <12
	DJN -1, @-20
	SUB #972, 201
	JMN @12, #200
	SUB -207, <-120
	SUB -207, <-120
	SUB <27, @12
	SUB -207, <-120
	CMP @-127, 100
	SUB 10, 3
	ADD 0, @0
	ADD 0, @0
	SUB @-21, 6
	SUB 100, 31
	SUB #972, 201
	ADD 0, @0
	SUB @-127, 100
	DJN 0, #0
	CMP @-127, 100
	CMP 10, 3
	SUB @-21, 6
	SUB @-21, 6
	JMN -2, <-1
	CMP 172, 300
	SLT 1, 0
	CMP @-21, 6
	JMZ 1, @920
	SUB @0, @2
	ADD #210, 62
	JMZ @270, 0
	JMZ 1, @920
	DJN 0, @-302
	DJN -1, @-20
	JMP -5, @20
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, #-2
	MOV -7, <-20
	CMP -207, <-120
