Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 17 10:02:50 2025
| Host         : PC-075 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rp_top_control_sets_placed.rpt
| Design       : rp_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           18 |
| Yes          | No                    | No                     |             150 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                  |                                                 Enable Signal                                                |                                                 Set/Reset Signal                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                                              |                                                                                                                 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                                 | ce_gen_baud_i/ce_baud                                                                                        |                                                                                                                 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/flag_enable                                                                      | embedded_kcpsm6_i/processor/internal_reset                                                                      |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              | ce_gen_baud_i/ce_sig                                                                                            |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              | embedded_kcpsm6_i/processor/data_path_loop[2].output_data.sy_kk_mux_lut_0                                       |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/E[0]                                                                             |                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[2].output_data.sy_kk_mux_lut_3[0]                                 |                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[2].output_data.sy_kk_mux_lut_1[0]                                 |                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[2].output_data.sy_kk_mux_lut_5[0]                                 |                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[2].output_data.sy_kk_mux_lut_2[0]                                 |                                                                                                                 |                1 |              4 |         4.00 |
|  embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                                              | embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int[7]_i_1_n_0 |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              | seg_disp_driver_i/pres_st_seg_mux[2]                                                                            |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              | embedded_kcpsm6_i/processor/internal_reset                                                                      |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              | embedded_kcpsm6_i/program_rom/instruction[7]                                                                    |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/spm_enable                                                                       |                                                                                                                 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[2].output_data.sy_kk_mux_lut_4[0]                                 |                                                                                                                 |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_3[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_6[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[0].output_data.sy_kk_mux_lut_0[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_7[0]                                 |                                                                                                                 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_5[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_1[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_4[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_0[0]                                 |                                                                                                                 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut_2[0]                                 |                                                                                                                 |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | uart_tx_i/cnt_reg[7]_i_1_n_0                                                                                 |                                                                                                                 |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                                                                 | uart_tx_i/pres_st0                                                                                           |                                                                                                                 |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/WE                                                                               | embedded_kcpsm6_i/processor/internal_reset                                                                      |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              | seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0                                                                    |                4 |             13 |         3.25 |
|  embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/shift                                    |                                                                                                                 |                2 |             15 |         7.50 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/WE                                                                               |                                                                                                                 |                2 |             16 |         8.00 |
|  CLK_IBUF_BUFG                                                                 | embedded_kcpsm6_i/processor/register_enable                                                                  |                                                                                                                 |                2 |             16 |         8.00 |
|  embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.jtag_din_int[17]_i_1_n_0 |                                                                                                                 |                6 |             18 |         3.00 |
|  CLK_IBUF_BUFG                                                                 |                                                                                                              |                                                                                                                 |               36 |             93 |         2.58 |
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


