<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_avalon_st_adapter_005.v"
   type="VERILOG"
   library="avalon_st_adapter_005" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_rsp_width_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_rsp_width_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_rsp_width_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_cmd_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="audio_rom_s1_burst_adapter" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="audio_avalon_audio_slave_agent_rsp_fifo" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="audio_avalon_audio_slave_agent" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="audio_avalon_audio_slave_agent" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="audio_avalon_audio_slave_translator" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_audio_pll_0_audio_pll.vo"
   type="VERILOG"
   library="audio_pll" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_led_pio.v"
   type="VERILOG"
   library="led_pio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_key_pio.v"
   type="VERILOG"
   library="key_pio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_audio_rom.v"
   type="VERILOG"
   library="audio_rom" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_audio_pll_0.v"
   type="VERILOG"
   library="audio_pll_0" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_audio_config.v"
   type="VERILOG"
   library="audio_config" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="audio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="audio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="audio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="audio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="audio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system_audio.v"
   type="VERILOG"
   library="audio" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="audio_system_inst_reset_bfm" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="audio_system_inst_clk_bfm" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/submodules/audio_system.v"
   type="VERILOG"
   library="audio_system_inst" />
 <file
   path="audio_system/testbench/audio_system_tb/simulation/audio_system_tb.v"
   type="VERILOG" />
 <topLevel name="audio_system_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="audio_system_tb.audio_system_inst.audio_rom"
   modelPath="audio_system_tb.audio_system_inst.audio_rom" />
 <modelMap
   controllerPath="audio_system_tb.audio_system_inst.onchip_memory2_0"
   modelPath="audio_system_tb.audio_system_inst.onchip_memory2_0" />
</simPackage>
