#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000015c5ccc5ff0 .scope module, "tb_multi_sel" "tb_multi_sel" 2 490;
 .timescale -9 -9;
P_0000015c5cc89dd0 .param/l "PERIOD" 0 2 493, +C4<00000000000000000000000000001010>;
v0000015c5ccd2160_0 .var "clk", 0 0;
v0000015c5ccd2200_0 .var "d", 7 0;
v0000015c5ccd22a0_0 .net "input_grant", 0 0, v0000015c5cc8bd40_0;  1 drivers
v0000015c5ccd2340_0 .net "out", 10 0, v0000015c5ccd8210_0;  1 drivers
v0000015c5ccd23e0_0 .var "rst", 0 0;
S_0000015c5ccd7fe0 .scope module, "u_multi_sel" "multi_sel" 2 519, 3 2568 0, S_0000015c5ccc5ff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "input_grant";
    .port_info 4 /OUTPUT 11 "out";
v0000015c5cca3530_0 .net "clk", 0 0, v0000015c5ccd2160_0;  1 drivers
v0000015c5cca3140_0 .net "d", 7 0, v0000015c5ccd2200_0;  1 drivers
v0000015c5cc8bd40_0 .var "input_grant", 0 0;
v0000015c5ccd8170_0 .var "next_state", 1 0;
v0000015c5ccd8210_0 .var "out", 10 0;
v0000015c5ccd82b0_0 .var "out_temp", 10 0;
v0000015c5ccd8350_0 .net "rst", 0 0, v0000015c5ccd23e0_0;  1 drivers
v0000015c5ccd1cb0_0 .var "state", 1 0;
E_0000015c5cc892d0 .event anyedge, v0000015c5ccd1cb0_0, v0000015c5ccd82b0_0;
E_0000015c5cc89690/0 .event negedge, v0000015c5ccd8350_0;
E_0000015c5cc89690/1 .event posedge, v0000015c5cca3530_0;
E_0000015c5cc89690 .event/or E_0000015c5cc89690/0, E_0000015c5cc89690/1;
E_0000015c5cc8a010 .event anyedge, v0000015c5ccd1cb0_0;
    .scope S_0000015c5ccd7fe0;
T_0 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000015c5ccd82b0_0, 0, 11;
    %end;
    .thread T_0;
    .scope S_0000015c5ccd7fe0;
T_1 ;
    %wait E_0000015c5cc8a010;
    %load/vec4 v0000015c5ccd1cb0_0;
    %load/vec4 v0000015c5ccd1cb0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000015c5ccd8170_0, 0, 2;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015c5ccd7fe0;
T_2 ;
    %wait E_0000015c5cc89690;
    %load/vec4 v0000015c5ccd8350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015c5cc8bd40_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000015c5ccd8210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015c5ccd1cb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015c5ccd8170_0;
    %assign/vec4 v0000015c5ccd1cb0_0, 0;
    %load/vec4 v0000015c5ccd1cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000015c5cca3140_0;
    %pad/u 11;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000015c5ccd82b0_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0000015c5ccd82b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015c5ccd7fe0;
T_3 ;
    %wait E_0000015c5cc892d0;
    %load/vec4 v0000015c5ccd1cb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000015c5cc8bd40_0, 0, 1;
    %load/vec4 v0000015c5ccd1cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000015c5ccd8210_0, 0, 11;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000015c5ccd82b0_0;
    %store/vec4 v0000015c5ccd8210_0, 0, 11;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000015c5ccd82b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000015c5ccd82b0_0;
    %sub;
    %store/vec4 v0000015c5ccd8210_0, 0, 11;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000015c5ccd82b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000015c5ccd82b0_0;
    %sub;
    %store/vec4 v0000015c5ccd8210_0, 0, 11;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000015c5ccd82b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000015c5ccd8210_0, 0, 11;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015c5ccc5ff0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015c5ccd2200_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015c5ccd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015c5ccd23e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000015c5ccc5ff0;
T_5 ;
    %vpi_call 2 508 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 509 "$dumpvars" {0 0 0};
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000015c5ccd2160_0;
    %inv;
    %store/vec4 v0000015c5ccd2160_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000015c5ccc5ff0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015c5ccd23e0_0, 0, 1;
    %delay 10, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015c5ccd23e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000015c5ccc5ff0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000015c5ccd2200_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000015c5ccd2200_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000015c5ccd2200_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000015c5ccd2200_0, 0, 8;
    %delay 70, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000015c5ccd2200_0, 0, 8;
    %delay 200, 0;
    %vpi_call 2 534 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HDL_tb.v";
    "./verilog_HDLbits.v";
