##### START OF AREA REPORT #####[
Design view:work.motion_detect_top(verilog)
Selecting part EP4CE6E22A7

Total combinational functions 395 of 6272 ( 6%)
Logic element usage by number of inputs
		  4 input functions 	 128
		  3 input functions 	 85
		  <=2 input functions 	 182
Logic elements by mode
		  normal mode            265
		  arithmetic mode        130
Total registers 260 of 6272 ( 4%)
I/O pins 138 of 180 (77%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Total ESB:      4352 bits 

##### END OF AREA REPORT #####]

