#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bc0060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bc01f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1bcc630 .functor NOT 1, L_0x1bf7ac0, C4<0>, C4<0>, C4<0>;
L_0x1bf7820 .functor XOR 1, L_0x1bf76c0, L_0x1bf7780, C4<0>, C4<0>;
L_0x1bf79b0 .functor XOR 1, L_0x1bf7820, L_0x1bf78e0, C4<0>, C4<0>;
v0x1bf3400_0 .net *"_ivl_10", 0 0, L_0x1bf78e0;  1 drivers
v0x1bf3500_0 .net *"_ivl_12", 0 0, L_0x1bf79b0;  1 drivers
v0x1bf35e0_0 .net *"_ivl_2", 0 0, L_0x1bf5330;  1 drivers
v0x1bf36a0_0 .net *"_ivl_4", 0 0, L_0x1bf76c0;  1 drivers
v0x1bf3780_0 .net *"_ivl_6", 0 0, L_0x1bf7780;  1 drivers
v0x1bf38b0_0 .net *"_ivl_8", 0 0, L_0x1bf7820;  1 drivers
v0x1bf3990_0 .net "a", 0 0, v0x1befe60_0;  1 drivers
v0x1bf3a30_0 .net "b", 0 0, v0x1beff00_0;  1 drivers
v0x1bf3ad0_0 .net "c", 0 0, v0x1beffa0_0;  1 drivers
v0x1bf3b70_0 .var "clk", 0 0;
v0x1bf3c10_0 .net "d", 0 0, v0x1bf00e0_0;  1 drivers
v0x1bf3cb0_0 .net "q_dut", 0 0, L_0x1bf7400;  1 drivers
v0x1bf3d50_0 .net "q_ref", 0 0, L_0x1bcc6a0;  1 drivers
v0x1bf3df0_0 .var/2u "stats1", 159 0;
v0x1bf3e90_0 .var/2u "strobe", 0 0;
v0x1bf3f30_0 .net "tb_match", 0 0, L_0x1bf7ac0;  1 drivers
v0x1bf3ff0_0 .net "tb_mismatch", 0 0, L_0x1bcc630;  1 drivers
v0x1bf40b0_0 .net "wavedrom_enable", 0 0, v0x1bf01d0_0;  1 drivers
v0x1bf4150_0 .net "wavedrom_title", 511 0, v0x1bf0270_0;  1 drivers
L_0x1bf5330 .concat [ 1 0 0 0], L_0x1bcc6a0;
L_0x1bf76c0 .concat [ 1 0 0 0], L_0x1bcc6a0;
L_0x1bf7780 .concat [ 1 0 0 0], L_0x1bf7400;
L_0x1bf78e0 .concat [ 1 0 0 0], L_0x1bcc6a0;
L_0x1bf7ac0 .cmp/eeq 1, L_0x1bf5330, L_0x1bf79b0;
S_0x1bc0380 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1bc01f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1babea0 .functor OR 1, v0x1befe60_0, v0x1beff00_0, C4<0>, C4<0>;
L_0x1bc0ae0 .functor OR 1, v0x1beffa0_0, v0x1bf00e0_0, C4<0>, C4<0>;
L_0x1bcc6a0 .functor AND 1, L_0x1babea0, L_0x1bc0ae0, C4<1>, C4<1>;
v0x1bcc8a0_0 .net *"_ivl_0", 0 0, L_0x1babea0;  1 drivers
v0x1bcc940_0 .net *"_ivl_2", 0 0, L_0x1bc0ae0;  1 drivers
v0x1babff0_0 .net "a", 0 0, v0x1befe60_0;  alias, 1 drivers
v0x1bac090_0 .net "b", 0 0, v0x1beff00_0;  alias, 1 drivers
v0x1bef2e0_0 .net "c", 0 0, v0x1beffa0_0;  alias, 1 drivers
v0x1bef3f0_0 .net "d", 0 0, v0x1bf00e0_0;  alias, 1 drivers
v0x1bef4b0_0 .net "q", 0 0, L_0x1bcc6a0;  alias, 1 drivers
S_0x1bef610 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1bc01f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1befe60_0 .var "a", 0 0;
v0x1beff00_0 .var "b", 0 0;
v0x1beffa0_0 .var "c", 0 0;
v0x1bf0040_0 .net "clk", 0 0, v0x1bf3b70_0;  1 drivers
v0x1bf00e0_0 .var "d", 0 0;
v0x1bf01d0_0 .var "wavedrom_enable", 0 0;
v0x1bf0270_0 .var "wavedrom_title", 511 0;
E_0x1bbb000/0 .event negedge, v0x1bf0040_0;
E_0x1bbb000/1 .event posedge, v0x1bf0040_0;
E_0x1bbb000 .event/or E_0x1bbb000/0, E_0x1bbb000/1;
E_0x1bbb250 .event posedge, v0x1bf0040_0;
E_0x1ba49f0 .event negedge, v0x1bf0040_0;
S_0x1bef960 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bef610;
 .timescale -12 -12;
v0x1befb60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1befc60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bef610;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bf03d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1bc01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bf4480 .functor NOT 1, v0x1beff00_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4510 .functor AND 1, v0x1befe60_0, L_0x1bf4480, C4<1>, C4<1>;
L_0x1bf45a0 .functor NOT 1, v0x1beffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4610 .functor AND 1, L_0x1bf4510, L_0x1bf45a0, C4<1>, C4<1>;
L_0x1bf4700 .functor AND 1, L_0x1bf4610, v0x1bf00e0_0, C4<1>, C4<1>;
L_0x1bf47c0 .functor NOT 1, v0x1befe60_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4870 .functor AND 1, L_0x1bf47c0, v0x1beff00_0, C4<1>, C4<1>;
L_0x1bf4930 .functor NOT 1, v0x1beffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf49f0 .functor AND 1, L_0x1bf4870, L_0x1bf4930, C4<1>, C4<1>;
L_0x1bf4b00 .functor NOT 1, v0x1bf00e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4bd0 .functor AND 1, L_0x1bf49f0, L_0x1bf4b00, C4<1>, C4<1>;
L_0x1bf4c90 .functor OR 1, L_0x1bf4700, L_0x1bf4bd0, C4<0>, C4<0>;
L_0x1bf4e10 .functor NOT 1, v0x1befe60_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4e80 .functor AND 1, L_0x1bf4e10, v0x1beff00_0, C4<1>, C4<1>;
L_0x1bf4da0 .functor AND 1, L_0x1bf4e80, v0x1beffa0_0, C4<1>, C4<1>;
L_0x1bf5010 .functor NOT 1, v0x1bf00e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf5110 .functor AND 1, L_0x1bf4da0, L_0x1bf5010, C4<1>, C4<1>;
L_0x1bf5220 .functor OR 1, L_0x1bf4c90, L_0x1bf5110, C4<0>, C4<0>;
L_0x1bf53d0 .functor NOT 1, v0x1befe60_0, C4<0>, C4<0>, C4<0>;
L_0x1bf5550 .functor AND 1, L_0x1bf53d0, v0x1beff00_0, C4<1>, C4<1>;
L_0x1bf57d0 .functor AND 1, L_0x1bf5550, v0x1beffa0_0, C4<1>, C4<1>;
L_0x1bf59a0 .functor AND 1, L_0x1bf57d0, v0x1bf00e0_0, C4<1>, C4<1>;
L_0x1bf5c30 .functor OR 1, L_0x1bf5220, L_0x1bf59a0, C4<0>, C4<0>;
L_0x1bf5d40 .functor NOT 1, v0x1beff00_0, C4<0>, C4<0>, C4<0>;
L_0x1bf5e80 .functor AND 1, v0x1befe60_0, L_0x1bf5d40, C4<1>, C4<1>;
L_0x1bf5f40 .functor AND 1, L_0x1bf5e80, v0x1beffa0_0, C4<1>, C4<1>;
L_0x1bf60e0 .functor AND 1, L_0x1bf5f40, v0x1bf00e0_0, C4<1>, C4<1>;
L_0x1bf61a0 .functor OR 1, L_0x1bf5c30, L_0x1bf60e0, C4<0>, C4<0>;
L_0x1bf63a0 .functor AND 1, v0x1befe60_0, v0x1beff00_0, C4<1>, C4<1>;
L_0x1bf6410 .functor NOT 1, v0x1beffa0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf6580 .functor AND 1, L_0x1bf63a0, L_0x1bf6410, C4<1>, C4<1>;
L_0x1bf6690 .functor AND 1, L_0x1bf6580, v0x1bf00e0_0, C4<1>, C4<1>;
L_0x1bf6860 .functor OR 1, L_0x1bf61a0, L_0x1bf6690, C4<0>, C4<0>;
L_0x1bf6970 .functor AND 1, v0x1befe60_0, v0x1beff00_0, C4<1>, C4<1>;
L_0x1bf6b00 .functor AND 1, L_0x1bf6970, v0x1beffa0_0, C4<1>, C4<1>;
L_0x1bf6bc0 .functor NOT 1, v0x1bf00e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf6d60 .functor AND 1, L_0x1bf6b00, L_0x1bf6bc0, C4<1>, C4<1>;
L_0x1bf6e70 .functor OR 1, L_0x1bf6860, L_0x1bf6d60, C4<0>, C4<0>;
L_0x1bf70c0 .functor AND 1, v0x1befe60_0, v0x1beff00_0, C4<1>, C4<1>;
L_0x1bf7130 .functor AND 1, L_0x1bf70c0, v0x1beffa0_0, C4<1>, C4<1>;
L_0x1bf7340 .functor AND 1, L_0x1bf7130, v0x1bf00e0_0, C4<1>, C4<1>;
L_0x1bf7400 .functor OR 1, L_0x1bf6e70, L_0x1bf7340, C4<0>, C4<0>;
v0x1bf06c0_0 .net *"_ivl_0", 0 0, L_0x1bf4480;  1 drivers
v0x1bf07a0_0 .net *"_ivl_10", 0 0, L_0x1bf47c0;  1 drivers
v0x1bf0880_0 .net *"_ivl_12", 0 0, L_0x1bf4870;  1 drivers
v0x1bf0970_0 .net *"_ivl_14", 0 0, L_0x1bf4930;  1 drivers
v0x1bf0a50_0 .net *"_ivl_16", 0 0, L_0x1bf49f0;  1 drivers
v0x1bf0b80_0 .net *"_ivl_18", 0 0, L_0x1bf4b00;  1 drivers
v0x1bf0c60_0 .net *"_ivl_2", 0 0, L_0x1bf4510;  1 drivers
v0x1bf0d40_0 .net *"_ivl_20", 0 0, L_0x1bf4bd0;  1 drivers
v0x1bf0e20_0 .net *"_ivl_22", 0 0, L_0x1bf4c90;  1 drivers
v0x1bf0f00_0 .net *"_ivl_24", 0 0, L_0x1bf4e10;  1 drivers
v0x1bf0fe0_0 .net *"_ivl_26", 0 0, L_0x1bf4e80;  1 drivers
v0x1bf10c0_0 .net *"_ivl_28", 0 0, L_0x1bf4da0;  1 drivers
v0x1bf11a0_0 .net *"_ivl_30", 0 0, L_0x1bf5010;  1 drivers
v0x1bf1280_0 .net *"_ivl_32", 0 0, L_0x1bf5110;  1 drivers
v0x1bf1360_0 .net *"_ivl_34", 0 0, L_0x1bf5220;  1 drivers
v0x1bf1440_0 .net *"_ivl_36", 0 0, L_0x1bf53d0;  1 drivers
v0x1bf1520_0 .net *"_ivl_38", 0 0, L_0x1bf5550;  1 drivers
v0x1bf1600_0 .net *"_ivl_4", 0 0, L_0x1bf45a0;  1 drivers
v0x1bf16e0_0 .net *"_ivl_40", 0 0, L_0x1bf57d0;  1 drivers
v0x1bf17c0_0 .net *"_ivl_42", 0 0, L_0x1bf59a0;  1 drivers
v0x1bf18a0_0 .net *"_ivl_44", 0 0, L_0x1bf5c30;  1 drivers
v0x1bf1980_0 .net *"_ivl_46", 0 0, L_0x1bf5d40;  1 drivers
v0x1bf1a60_0 .net *"_ivl_48", 0 0, L_0x1bf5e80;  1 drivers
v0x1bf1b40_0 .net *"_ivl_50", 0 0, L_0x1bf5f40;  1 drivers
v0x1bf1c20_0 .net *"_ivl_52", 0 0, L_0x1bf60e0;  1 drivers
v0x1bf1d00_0 .net *"_ivl_54", 0 0, L_0x1bf61a0;  1 drivers
v0x1bf1de0_0 .net *"_ivl_56", 0 0, L_0x1bf63a0;  1 drivers
v0x1bf1ec0_0 .net *"_ivl_58", 0 0, L_0x1bf6410;  1 drivers
v0x1bf1fa0_0 .net *"_ivl_6", 0 0, L_0x1bf4610;  1 drivers
v0x1bf2080_0 .net *"_ivl_60", 0 0, L_0x1bf6580;  1 drivers
v0x1bf2160_0 .net *"_ivl_62", 0 0, L_0x1bf6690;  1 drivers
v0x1bf2240_0 .net *"_ivl_64", 0 0, L_0x1bf6860;  1 drivers
v0x1bf2320_0 .net *"_ivl_66", 0 0, L_0x1bf6970;  1 drivers
v0x1bf2610_0 .net *"_ivl_68", 0 0, L_0x1bf6b00;  1 drivers
v0x1bf26f0_0 .net *"_ivl_70", 0 0, L_0x1bf6bc0;  1 drivers
v0x1bf27d0_0 .net *"_ivl_72", 0 0, L_0x1bf6d60;  1 drivers
v0x1bf28b0_0 .net *"_ivl_74", 0 0, L_0x1bf6e70;  1 drivers
v0x1bf2990_0 .net *"_ivl_76", 0 0, L_0x1bf70c0;  1 drivers
v0x1bf2a70_0 .net *"_ivl_78", 0 0, L_0x1bf7130;  1 drivers
v0x1bf2b50_0 .net *"_ivl_8", 0 0, L_0x1bf4700;  1 drivers
v0x1bf2c30_0 .net *"_ivl_80", 0 0, L_0x1bf7340;  1 drivers
v0x1bf2d10_0 .net "a", 0 0, v0x1befe60_0;  alias, 1 drivers
v0x1bf2db0_0 .net "b", 0 0, v0x1beff00_0;  alias, 1 drivers
v0x1bf2ea0_0 .net "c", 0 0, v0x1beffa0_0;  alias, 1 drivers
v0x1bf2f90_0 .net "d", 0 0, v0x1bf00e0_0;  alias, 1 drivers
v0x1bf3080_0 .net "q", 0 0, L_0x1bf7400;  alias, 1 drivers
S_0x1bf31e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1bc01f0;
 .timescale -12 -12;
E_0x1bbada0 .event anyedge, v0x1bf3e90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bf3e90_0;
    %nor/r;
    %assign/vec4 v0x1bf3e90_0, 0;
    %wait E_0x1bbada0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bef610;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf00e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beff00_0, 0;
    %assign/vec4 v0x1befe60_0, 0;
    %wait E_0x1ba49f0;
    %wait E_0x1bbb250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf00e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beff00_0, 0;
    %assign/vec4 v0x1befe60_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbb000;
    %load/vec4 v0x1befe60_0;
    %load/vec4 v0x1beff00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1beffa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bf00e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf00e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beff00_0, 0;
    %assign/vec4 v0x1befe60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1befc60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbb000;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf00e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beffa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1beff00_0, 0;
    %assign/vec4 v0x1befe60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bc01f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf3b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf3e90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1bc01f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bf3b70_0;
    %inv;
    %store/vec4 v0x1bf3b70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1bc01f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf0040_0, v0x1bf3ff0_0, v0x1bf3990_0, v0x1bf3a30_0, v0x1bf3ad0_0, v0x1bf3c10_0, v0x1bf3d50_0, v0x1bf3cb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1bc01f0;
T_7 ;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1bc01f0;
T_8 ;
    %wait E_0x1bbb000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf3df0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf3df0_0, 4, 32;
    %load/vec4 v0x1bf3f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf3df0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf3df0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf3df0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bf3d50_0;
    %load/vec4 v0x1bf3d50_0;
    %load/vec4 v0x1bf3cb0_0;
    %xor;
    %load/vec4 v0x1bf3d50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf3df0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bf3df0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf3df0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit3/iter0/response8/top_module.sv";
