// Seed: 2398665219
module module_0;
  uwire id_1;
  ;
  wire id_2;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12[-1 'b0 : -1 'h0], id_13;
  wire id_14, id_15, id_16;
  logic id_17;
endmodule
