{
    "memspec": {
        "memarchitecturespec": {
            "burstLength": 16,
            "dataRate": 2,
            "nbrOfBanks": 16,
            "nbrOfColumns": 1024,
            "nbrOfRanks": 1,
            "nbrOfRows": 32768,
            "width": 16,
            "nbrOfDevices": 1,
            "nbrOfChannels": 1,
            "nbrOfBankGroups": 4,
            "per2BankOffset": 1,
            "WCKalwaysOn": false,
            "RefMode": 1,
            "maxBurstLength": 16
        },
        "memoryId": "JEDEC_8Gb_LPDDR5-6400_16bit",
        "memoryType": "LPDDR5",
        "mempowerspec": {
            "vdd": 1.2,
            "vdd2h": 1.05,
            "vdd2l": 1.05,
            "idd01": 5.0e-3,
            "idd02": 50.0e-3,
            "idd02l": 50.0e-3,
            "idd02h": 50.0e-3,
            "idd0ql": 0.75e-3,
            "idd2n1": 3.0e-3,
            "idd2n2": 30.0e-3,
            "idd2n1l": 3.0e-3,
            "idd2n2l": 30.0e-3,
            "idd2n1h": 3.0e-3,
            "idd2n2h": 30.0e-3,
            "idd2nQ": 0.75e-3,
            "idd2ns1": 3.0e-3,
            "idd2ns2": 30.0e-3,
            "idd2nsq": 0.75e-3,
            "idd2p1": 1.2e-3,
            "idd2p2": 3.0e-3,
            "idd2p1l": 1.2e-3,
            "idd2p2l": 3.0e-3,
            "idd2p1h": 1.2e-3,
            "idd2p2h": 3.0e-3,
            "idd2pQ": 0.75e-3,
            "idd2ps1": 1.2e-3,
            "idd2ps2": 3.0e-3,
            "idd2ps1l": 1.2e-3,
            "idd2ps2l": 3.0e-3,
            "idd2ps1h": 1.2e-3,
            "idd2ps2h": 3.0e-3,
            "idd2psq": 0.75e-3,
            "idd3n1": 4.0e-3,
            "idd3n2": 35.0e-3,
            "idd3n1l": 4.0e-3,
            "idd3n2l": 35.0e-3,
            "idd3n1h": 4.0e-3,
            "idd3n2h": 35.0e-3,
            "idd3nQ": 0.75e-3,
            "idd3ns1": 4.0e-3,
            "idd3ns2": 35.0e-3,
            "idd3nsq": 0.75e-3,
            "idd3p1": 1.2e-3,
            "idd3p1l": 1.2e-3,
            "idd3p1h": 1.2e-3,
            "idd3p2": 9.0e-3,
            "idd3p2l": 9.0e-3,
            "idd3p2h": 9.0e-3,
            "idd3pQ": 0.75e-3,
            "idd3ps1": 1.2e-3,
            "idd3ps1l": 1.2e-3,
            "idd3ps1h": 1.2e-3,
            "idd3ps2": 9.0e-3,
            "idd3ps2l": 9.0e-3,
            "idd3ps2h": 9.0e-3,
            "idd3psq": 0.75e-3,
            "idd4r1": 3.0e-3,
            "idd4r2": 300.0e-3,
            "idd4r2l": 300.0e-3,
            "idd4r2h": 300.0e-3,
            "idd4rq": 150.0e-3,
            "idd4w1": 3.0e-3,
            "idd4w2": 250.0e-3,
            "idd4w2l": 250.0e-3,
            "idd4w2h": 250.0e-3,
            "idd4wq": 55.0e-3,
            "idd51": 10.0e-3,
            "idd51l": 10.0e-3,
            "idd51h": 10.0e-3,
            "idd52": 90.0e-3,
            "idd52l": 90.0e-3,
            "idd52h": 90.0e-3,
            "idd5ab1": 4.0e-3,
            "idd5ab1l": 4.0e-3,
            "idd5ab1h": 4.0e-3,
            "idd5ab2": 60.0e-3,
            "idd5ab2l": 60.0e-3,
            "idd5ab2h": 60.0e-3,
            "idd5abq": 0.75e-3,
            "idd5pb1": 3.0e-3,
            "idd5pb1l": 3.0e-3,
            "idd5pb1h": 3.0e-3,
            "idd5pb2": 45.0e-3,
            "idd5pb2l": 45.0e-3,
            "idd5pb2h": 45.0e-3,
            "idd5pbq": 0.75e-3,
            "idd5q": 0.75e-3,
            "idd61": 0.5e-3,
            "idd61l": 0.5e-3,
            "idd61h": 0.5e-3,
            "idd62": 0.8e-3,
            "idd62l": 0.8e-3,
            "idd62h": 0.8e-3,
            "idd6ds1": 0.3e-3,
            "idd6ds1l": 0.3e-3,
            "idd6ds1h": 0.3e-3,
            "idd6ds2": 0.5e-3,
            "idd6ds2l": 0.5e-3,
            "idd6ds2h": 0.5e-3,
            "idd6q": 0.1e-3,
            "vdd1": 1.8,
            "vdd2": 1.05,
            "vddq": 0.5,
            "iBeta_vdd1": 5.0e-3,
            "iBeta_vdd2": 50.0e-3
        },
        "memimpedancespec": {
            "ck_termination": true,
            "ck_R_eq": 1e6,
            "ck_dyn_E": 1e-12,

            "ca_termination": true,
            "ca_R_eq": 1e6,
            "ca_dyn_E": 1e-12,

            "rdq_termination": true,
            "rdq_R_eq": 1e6,
            "rdq_dyn_E": 1e-12,
            "wdq_termination": true,
            "wdq_R_eq": 1e6,
            "wdq_dyn_E": 1e-12,

            "wdqs_termination": true,
            "wdqs_R_eq": 1e6,
            "wdqs_dyn_E": 1e-12,
            "rdqs_termination": true,
            "rdqs_R_eq": 1e6,
            "rdqs_dyn_E": 1e-12,

            "wck_termination": true,
            "wck_R_eq": 1e6,
            "wck_dyn_E": 1e-12
        },
        "bankwisespec": {
            "factRho": 1.0
        },
        "prepostamble": {
            "read_zeroes": 0.0,
            "write_zeroes": 0.0,
            "read_ones": 0.0,
            "write_ones": 0.0,
            "read_zeroes_to_ones": 0,
            "write_zeroes_to_ones": 0,
            "write_ones_to_zeroes": 0,
            "read_ones_to_zeroes": 0,
            "readMinTccd": 0,
            "writeMinTccd": 0
        },
        "memtimingspec": {
            "BL_n_min_16": 16,
            "BL_n_max_16": 16,
            "BL_n_L_16": 16,
            "BL_n_S_16": 16,
            "BL_n_min_32": 32,
            "BL_n_max_32": 32,
            "BL_n_L_32": 32,
            "BL_n_S_32": 32,
            "CCD_L": 16,
            "CCD_S": 8,
            "CKE": 10,
            "CMDCKE": 2,
            "DQS2DQ": 4,
            "FAW": 80,
            "PPD": 4,
            "RRD": 16,
            "RCD": 38,
            "RCD_L": 38,
            "RCD_S": 38,
            "REFI": 3120,
            "REFIpb": 780,
            "RFCab": 288,
            "RFCpb": 112,
            "RC": 126,
            "RL": 48,
            "RAS": 84,
            "RP": 42,
            "RPab": 42,
            "RPpb": 42,
            "RCab": 126,
            "RCpb": 126,
            "RRD_L": 16,
            "RRD_S": 10,
            "RTP": 16,
            "RBTP": 8,
            "pbR2pbR": 4,
            "pbR2act": 4,
            "WCK2DQO": 4,
            "WCK2DQI": 4,
            "WCK2CK": 0,
            "WCK2CKPIN": 0,
            "RPRE": 1,
            "SR": 24,
            "WL": 24,
            "WPRE": 2,
            "WR": 36,
            "WTR_L": 30,
            "WTR_S": 16,
            "XP": 12,
            "XPDLL": 255,
            "XS": 252,
            "XSDLL": 512,
            "ACTPDEN": 1,
            "PRPDEN": 1,
            "REFPDEN": 1,
            "XSR": 304,
            "RTRS": 1,
            "tCK": 312.5e-12
        }
    }
}
