
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o ledtest_ice40up5k_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ledtest_ice40up5k_impl_1.udb 
// Netlist created on Tue Apr 30 07:42:15 2019
// Netlist written on Tue Apr 30 07:42:19 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module led_top ( BLUn, GRNn, REDn, RGB_Blink_En, color_sel, RED, BLU, GRN, rst, 
                 clk12M );
  input  RGB_Blink_En;
  input  [1:0] color_sel;
  input  rst, clk12M;
  output BLUn, GRNn, REDn, RED, BLU, GRN;
  wire   \U1/n8742 , \U1/n626 , \U1/blu_accum[12] , \U1/n4563 , 
         \U1/blu_accum[11] , \U1/n172_adj_934[12] , \U1/n172_adj_934[13] , 
         \U1/n4565 , \U1/n8829 , \U1/pwm_count[6] , \U1/n4426 , 
         \U1/pwm_count[5] , \U1/n77[5] , \U1/n77[6] , \U1/n4428 , \U1/n8841 , 
         \U1/pwm_count[14] , \U1/n4434 , \U1/pwm_count[13] , \U1/n77[13] , 
         \U1/n77[14] , \U1/n4436 , \U1/n8790 , \U1/grn_accum[13] , \U1/n4507 , 
         \U1/grn_accum[12] , \U1/n172_adj_935[13] , \U1/n172_adj_935[14] , 
         \U1/n4509 , \U1/n8955 , \U1/ramp_count[24] , \U1/n4463 , 
         \U1/ramp_count[23] , \U1/n147[23] , \U1/n147[24] , \U1/n4465 , 
         \U1/n8787 , \U1/grn_accum[11] , \U1/n4505 , \U1/grn_accum[10] , 
         \U1/n172_adj_935[11] , \U1/n172_adj_935[12] , \U1/n8739 , 
         \U1/blu_accum[10] , \U1/n4561 , \U1/blu_accum[9] , 
         \U1/n172_adj_934[10] , \U1/n172_adj_934[11] , \U1/n8826 , 
         \U1/pwm_count[4] , \U1/n4424 , \U1/pwm_count[3] , \U1/n77[3] , 
         \U1/n77[4] , \U1/n8823 , \U1/pwm_count[2] , \U1/n4422 , 
         \U1/pwm_count[1] , \U1/n77[1] , \U1/n77[2] , \U1/n8952 , 
         \U1/ramp_count[22] , \U1/n4461 , \U1/ramp_count[21] , \U1/n147[21] , 
         \U1/n147[22] , \U1/n8736 , \U1/blu_accum[8] , \U1/n4559 , 
         \U1/blu_accum[7] , \U1/n172_adj_934[8] , \U1/n172_adj_934[9] , 
         \U1/n8733 , \U1/blu_accum[6] , \U1/n4557 , \U1/blu_accum[5] , 
         \U1/n172_adj_934[6] , \U1/n172_adj_934[7] , \U1/n8784 , 
         \U1/grn_accum[9] , \U1/n4503 , \U1/grn_accum[8] , 
         \U1/n172_adj_935[9] , \U1/n172_adj_935[10] , \U1/n8781 , 
         \U1/grn_accum[7] , \U1/n4501 , \U1/grn_accum[6] , 
         \U1/n172_adj_935[7] , \U1/n172_adj_935[8] , \U1/n8949 , 
         \U1/ramp_count[20] , \U1/n4459 , \U1/ramp_count[19] , \U1/n147[19] , 
         \U1/n147[20] , \U1/n8946 , \U1/ramp_count[18] , \U1/n4457 , 
         \U1/ramp_count[17] , \U1/n147[17] , \U1/n147[18] , \U1/n8943 , 
         \U1/ramp_count[16] , \U1/n4455 , \U1/ramp_count[15] , \U1/n147[15] , 
         \U1/n147[16] , \U1/n8940 , \U1/ramp_count[14] , \U1/n4453 , 
         \U1/ramp_count[13] , \U1/n147[13] , \U1/n147[14] , \U1/n8778 , 
         \U1/grn_accum[5] , \U1/n4499 , \U1/n1781 , \U1/grn_accum[4] , 
         \U1/n172_adj_935[5] , \U1/n172_adj_935[6] , \U1/n8775 , \U1/n1782 , 
         \U1/grn_accum[3] , \U1/n172_adj_935[4] , \U1/n8838 , 
         \U1/pwm_count[12] , \U1/n4432 , \U1/pwm_count[11] , \U1/n77[11] , 
         \U1/n77[12] , \U1/n8835 , \U1/pwm_count[10] , \U1/n4430 , 
         \U1/pwm_count[9] , \U1/n77[9] , \U1/n77[10] , \U1/n8730 , \U1/n1846 , 
         \U1/blu_accum[4] , \U1/n172_adj_934[5] , \U1/n8916 , \U1/n4496 , 
         \U1/steady_count[27] , \U1/n147_adj_933[27] , \U1/n8892 , \U1/n4554 , 
         \U1/red_accum[31] , \U1/n172[32] , \U1/n8913 , \U1/steady_count[26] , 
         \U1/n4494 , \U1/steady_count[25] , \U1/n147_adj_933[25] , 
         \U1/n147_adj_933[26] , \U1/n8889 , \U1/red_accum[30] , \U1/n4552 , 
         \U1/red_accum[29] , \U1/n172[30] , \U1/n172[31] , \U1/n8886 , 
         \U1/red_accum[28] , \U1/n4550 , \U1/red_accum[27] , \U1/n172[28] , 
         \U1/n172[29] , \U1/n8910 , \U1/steady_count[24] , \U1/n4492 , 
         \U1/steady_count[23] , \U1/n147_adj_933[23] , \U1/n147_adj_933[24] , 
         \U1/n8883 , \U1/red_accum[26] , \U1/n4548 , \U1/red_accum[25] , 
         \U1/n172[26] , \U1/n172[27] , \U1/n8937 , \U1/ramp_count[12] , 
         \U1/n4451 , \U1/ramp_count[11] , \U1/n147[11] , \U1/n147[12] , 
         \U1/n8907 , \U1/steady_count[22] , \U1/n4490 , \U1/steady_count[21] , 
         \U1/n147_adj_933[21] , \U1/n147_adj_933[22] , \U1/n8880 , 
         \U1/red_accum[24] , \U1/n4546 , \U1/red_accum[23] , \U1/n172[24] , 
         \U1/n172[25] , \U1/n8877 , \U1/red_accum[22] , \U1/n4544 , 
         \U1/red_accum[21] , \U1/n172[22] , \U1/n172[23] , \U1/n8874 , 
         \U1/red_accum[20] , \U1/n4542 , \U1/red_accum[19] , \U1/n172[20] , 
         \U1/n172[21] , \U1/n8871 , \U1/red_accum[18] , \U1/n4540 , 
         \U1/red_accum[17] , \U1/n172[18] , \U1/n172[19] , \U1/n8868 , 
         \U1/red_accum[16] , \U1/n4538 , \U1/red_accum[15] , \U1/n172[16] , 
         \U1/n172[17] , \U1/n8865 , \U1/red_accum[14] , \U1/n4536 , 
         \U1/red_accum[13] , \U1/n172[14] , \U1/n172[15] , \U1/n8862 , 
         \U1/red_accum[12] , \U1/n4534 , \U1/red_accum[11] , \U1/n172[12] , 
         \U1/n172[13] , \U1/n8859 , \U1/red_accum[10] , \U1/n4532 , 
         \U1/red_accum[9] , \U1/n172[10] , \U1/n172[11] , \U1/n8856 , 
         \U1/red_accum[8] , \U1/n4530 , \U1/red_accum[7] , \U1/n172[8] , 
         \U1/n172[9] , \U1/n8853 , \U1/red_accum[6] , \U1/n4528 , 
         \U1/red_accum[5] , \U1/n172[6] , \U1/n172[7] , \U1/n8850 , \U1/n1911 , 
         \U1/red_accum[4] , \U1/n172[5] , \U1/n8817 , \U1/grn_accum[31] , 
         \U1/n4525 , \U1/grn_accum[30] , \U1/n172_adj_935[31] , 
         \U1/n172_adj_935[32] , \U1/n8904 , \U1/steady_count[20] , \U1/n4488 , 
         \U1/steady_count[19] , \U1/n147_adj_933[19] , \U1/n147_adj_933[20] , 
         \U1/n8814 , \U1/grn_accum[29] , \U1/n4523 , \U1/grn_accum[28] , 
         \U1/n172_adj_935[29] , \U1/n172_adj_935[30] , \U1/n8901 , 
         \U1/steady_count[18] , \U1/n4486 , \U1/steady_count[17] , 
         \U1/n147_adj_933[17] , \U1/n147_adj_933[18] , \U1/n8898 , 
         \U1/steady_count[16] , \U1/n4484 , \U1/steady_count[15] , 
         \U1/n147_adj_933[15] , \U1/n147_adj_933[16] , \U1/n8934 , 
         \U1/ramp_count[10] , \U1/n4449 , \U1/ramp_count[9] , \U1/n147[9] , 
         \U1/n147[10] , \U1/n8811 , \U1/grn_accum[27] , \U1/n4521 , 
         \U1/grn_accum[26] , \U1/n172_adj_935[27] , \U1/n172_adj_935[28] , 
         \U1/n8895 , \U1/steady_count[14] , \U1/n4482 , \U1/steady_count[13] , 
         \U1/n147_adj_933[13] , \U1/n147_adj_933[14] , \U1/n8931 , 
         \U1/ramp_count[8] , \U1/n4447 , \U1/ramp_count[7] , \U1/n147[7] , 
         \U1/n147[8] , \U1/n8832 , \U1/pwm_count[8] , \U1/pwm_count[7] , 
         \U1/n77[7] , \U1/n77[8] , \U1/n8772 , \U1/n4583 , \U1/blu_accum[31] , 
         \U1/n172_adj_934[32] , \U1/n8769 , \U1/blu_accum[30] , \U1/n4581 , 
         \U1/blu_accum[29] , \U1/n172_adj_934[30] , \U1/n172_adj_934[31] , 
         \U1/n8766 , \U1/blu_accum[28] , \U1/n4579 , \U1/blu_accum[27] , 
         \U1/n172_adj_934[28] , \U1/n172_adj_934[29] , \U1/n8727 , 
         \U1/steady_count[12] , \U1/n4480 , \U1/steady_count[11] , 
         \U1/n147_adj_933[11] , \U1/n147_adj_933[12] , \U1/n8763 , 
         \U1/blu_accum[26] , \U1/n4577 , \U1/blu_accum[25] , 
         \U1/n172_adj_934[26] , \U1/n172_adj_934[27] , \U1/n8760 , 
         \U1/blu_accum[24] , \U1/n4575 , \U1/blu_accum[23] , 
         \U1/n172_adj_934[24] , \U1/n172_adj_934[25] , \U1/n8808 , 
         \U1/grn_accum[25] , \U1/n4519 , \U1/grn_accum[24] , 
         \U1/n172_adj_935[25] , \U1/n172_adj_935[26] , \U1/n8805 , 
         \U1/grn_accum[23] , \U1/n4517 , \U1/grn_accum[22] , 
         \U1/n172_adj_935[23] , \U1/n172_adj_935[24] , \U1/n8724 , 
         \U1/steady_count[10] , \U1/n4478 , \U1/steady_count[9] , 
         \U1/n147_adj_933[9] , \U1/n147_adj_933[10] , \U1/n8757 , 
         \U1/blu_accum[22] , \U1/n4573 , \U1/blu_accum[21] , 
         \U1/n172_adj_934[22] , \U1/n172_adj_934[23] , \U1/n8721 , 
         \U1/steady_count[8] , \U1/n4476 , \U1/steady_count[7] , 
         \U1/n147_adj_933[7] , \U1/n147_adj_933[8] , \U1/n8802 , 
         \U1/grn_accum[21] , \U1/n4515 , \U1/grn_accum[20] , 
         \U1/n172_adj_935[21] , \U1/n172_adj_935[22] , \U1/n8754 , 
         \U1/blu_accum[20] , \U1/n4571 , \U1/blu_accum[19] , 
         \U1/n172_adj_934[20] , \U1/n172_adj_934[21] , \U1/n8718 , 
         \U1/steady_count[6] , \U1/n4474 , \U1/steady_count[5] , 
         \U1/n147_adj_933[5] , \U1/n147_adj_933[6] , \U1/n8715 , 
         \U1/steady_count[4] , \U1/n4472 , \U1/steady_count[3] , 
         \U1/n147_adj_933[3] , \U1/n147_adj_933[4] , \U1/n8928 , 
         \U1/ramp_count[6] , \U1/n4445 , \U1/ramp_count[5] , \U1/n147[5] , 
         \U1/n147[6] , \U1/n8925 , \U1/ramp_count[4] , \U1/n4443 , 
         \U1/ramp_count[3] , \U1/n147[3] , \U1/n147[4] , \U1/n8712 , 
         \U1/steady_count[2] , \U1/n4470 , \U1/steady_count[1] , 
         \U1/n147_adj_933[1] , \U1/n147_adj_933[2] , \U1/n8751 , 
         \U1/blu_accum[18] , \U1/n4569 , \U1/blu_accum[17] , 
         \U1/n172_adj_934[18] , \U1/n172_adj_934[19] , \U1/n8748 , 
         \U1/blu_accum[16] , \U1/n4567 , \U1/blu_accum[15] , 
         \U1/n172_adj_934[16] , \U1/n172_adj_934[17] , \U1/n8799 , 
         \U1/grn_accum[19] , \U1/n4513 , \U1/grn_accum[18] , 
         \U1/n172_adj_935[19] , \U1/n172_adj_935[20] , \U1/n8796 , 
         \U1/grn_accum[17] , \U1/n4511 , \U1/grn_accum[16] , 
         \U1/n172_adj_935[17] , \U1/n172_adj_935[18] , \U1/n8709 , VCC_net, 
         \U1/steady_count[0] , \U1/n147_adj_933[0] , \U1/n8961 , \U1/n4467 , 
         \U1/ramp_count[27] , \U1/n147[27] , \U1/n8922 , \U1/ramp_count[2] , 
         \U1/n4441 , \U1/ramp_count[1] , \U1/n147[1] , \U1/n147[2] , 
         \U1/n8793 , \U1/grn_accum[15] , \U1/grn_accum[14] , 
         \U1/n172_adj_935[15] , \U1/n172_adj_935[16] , \U1/n8919 , 
         \U1/ramp_count[0] , \U1/n147[0] , \U1/n8847 , \U1/n4438 , 
         \U1/pwm_count[17] , \U1/n77[17] , \U1/n8844 , \U1/pwm_count[16] , 
         \U1/pwm_count[15] , \U1/n77[15] , \U1/n77[16] , \U1/n8820 , 
         \U1/pwm_count[0] , \U1/n77[0] , \U1/n8958 , \U1/ramp_count[26] , 
         \U1/ramp_count[25] , \U1/n147[25] , \U1/n147[26] , \U1/n8745 , 
         \U1/blu_accum[14] , \U1/blu_accum[13] , \U1/n172_adj_934[14] , 
         \U1/n172_adj_934[15] , \U1/RGB_color_s[1]/sig_004/FeedThruLUT , 
         \U1/grn_set[0] , \U1/RGB_color_s[1] , \U1/RGB_color_s[0] , rst_c, 
         \U1/clk24M , \U1/grn_peak[29] , \U1/grn_peak[30] , 
         \U1/curr_blu_17__N_451[16] , \U1/curr_blu_17__N_451[17] , 
         \U1/n202[2] , \U1/blu_peak[30] , \U1/n202[0] , \U1/curr_blu[17] , 
         \U1/curr_blu[16] , \color_sel_c_1/sig_006/FeedThruLUT , 
         \color_sel_c_0/sig_000/FeedThruLUT , color_sel_c_1, color_sel_c_0, 
         \U1/red_set[1] , \U1/blu_set[1] , \U1/red_peak[30] , 
         \U1/curr_blu_17__N_451[14] , \U1/curr_blu_17__N_451[15] , 
         \U1/curr_blu[15] , \U1/curr_blu[14] , GND_net, 
         \U1/BlinkRate_s[2]/sig_001/FeedThruLUT , \U1/BlinkRate_s[2] , 
         \U1/off_max_cnt[24] , \U1/off_max_cnt[27] , 
         \BlinkRate_s_3__N_9_c_0/sig_003/FeedThruLUT , 
         \U1/BreatheRamp_s[2]/sig_002/FeedThruLUT , BlinkRate_s_3__N_9_c_0, 
         \U1/BreatheRamp_s[2] , \U1/ramp_max_cnt[25] , 
         \U1/curr_blu_17__N_451[12] , \U1/curr_blu_17__N_451[13] , 
         \U1/curr_blu[13] , \U1/curr_blu[12] , \U1/curr_blu_17__N_451[10] , 
         \U1/curr_blu_17__N_451[11] , \U1/curr_blu[11] , \U1/curr_blu[10] , 
         \U1/curr_blu_17__N_451[8] , \U1/curr_blu_17__N_451[9] , 
         \U1/curr_blu[9] , \U1/curr_blu[8] , \U1/curr_blu_17__N_451[6] , 
         \U1/curr_blu_17__N_451[7] , \U1/curr_blu[7] , \U1/curr_blu[6] , 
         \U1/grn_intensity_step_31__N_197[3] , 
         \U1/grn_intensity_step_31__N_197[4] , \U1/grn_intensity_step[4] , 
         \U1/grn_intensity_step[3] , \U1/curr_blu_17__N_451[4] , 
         \U1/curr_blu_17__N_451[5] , \U1/curr_blu[5] , \U1/curr_blu[4] , 
         \U1/curr_blu_17__N_451[2] , \U1/curr_blu_17__N_451[3] , 
         \U1/curr_blu[3] , \U1/curr_blu[2] , \U1/curr_blu_17__N_451[0] , 
         \U1/curr_blu_17__N_451[1] , \U1/curr_blu[1] , \U1/curr_blu[0] , 
         \U1/curr_grn_17__N_433[16] , \U1/curr_grn_17__N_433[17] , 
         \U1/curr_grn[17] , \U1/curr_grn[16] , \U1/curr_grn_17__N_433[14] , 
         \U1/curr_grn_17__N_433[15] , \U1/curr_grn[15] , \U1/curr_grn[14] , 
         \U1/n2643 , \U1/n2641 , \U1/n1979 , \U1/n1977 , 
         \U1/curr_grn_17__N_433[12] , \U1/curr_grn_17__N_433[13] , 
         \U1/curr_grn[13] , \U1/curr_grn[12] , \U1/curr_grn_17__N_433[10] , 
         \U1/curr_grn_17__N_433[11] , \U1/curr_grn[11] , \U1/curr_grn[10] , 
         \U1/curr_red_17__N_415[1] , \U1/curr_red_17__N_415[0] , 
         \U1/curr_red[0] , \U1/curr_red[1] , \U1/curr_grn_17__N_433[1] , 
         \U1/curr_grn_17__N_433[0] , \U1/curr_grn[0] , \U1/curr_grn[1] , 
         \U1/curr_grn_17__N_433[8] , \U1/curr_grn_17__N_433[9] , 
         \U1/curr_grn[9] , \U1/curr_grn[8] , \U1/curr_grn_17__N_433[6] , 
         \U1/curr_grn_17__N_433[7] , \U1/curr_grn[7] , \U1/curr_grn[6] , 
         \U1/blu_pwm_N_785 , \U1/red_pwm_N_784 , \U1/n7682 , \U1/n7690 , 
         \U1/curr_red[17] , RED_c, BLU_c, \U1/grn_pwm_N_786 , \U1/n7678 , 
         GRN_c, \U1/curr_grn_17__N_433[4] , \U1/curr_grn_17__N_433[5] , 
         \U1/curr_grn[5] , \U1/curr_grn[4] , \U1/n212[1] , \U1/n212[0] , 
         \U1/n221 , \U1/n202[1] , \U1/n899 , \U1/n202[3] , \U1/n2220 , 
         \U1/curr_grn_17__N_433[2] , \U1/curr_grn_17__N_433[3] , 
         \U1/curr_grn[3] , \U1/curr_grn[2] , \U1/n2637 , \U1/n2639 , 
         \U1/curr_red_17__N_415[16] , \U1/curr_red_17__N_415[17] , 
         \U1/curr_red[16] , \U1/curr_red_17__N_415[14] , 
         \U1/curr_red_17__N_415[15] , \U1/curr_red[15] , \U1/curr_red[14] , 
         \U1/curr_red_17__N_415[12] , \U1/curr_red_17__N_415[13] , 
         \U1/curr_red[13] , \U1/curr_red[12] , \U1/curr_red_17__N_415[10] , 
         \U1/curr_red_17__N_415[11] , \U1/curr_red[11] , \U1/curr_red[10] , 
         \U1/curr_red_17__N_415[8] , \U1/curr_red_17__N_415[9] , 
         \U1/curr_red[9] , \U1/curr_red[8] , \U1/curr_red_17__N_415[6] , 
         \U1/curr_red_17__N_415[7] , \U1/curr_red[7] , \U1/curr_red[6] , 
         \U1/curr_red_17__N_415[4] , \U1/curr_red_17__N_415[5] , 
         \U1/curr_red[5] , \U1/curr_red[4] , \U1/curr_red_17__N_415[2] , 
         \U1/curr_red_17__N_415[3] , \U1/curr_red[3] , \U1/curr_red[2] , 
         \U1/blu_accum_31__N_383[30] , \U1/blu_accum_31__N_383[31] , 
         \U1/n3347 , \U1/blu_accum_31__N_383[28] , 
         \U1/blu_accum_31__N_383[29] , \U1/blu_accum_31__N_383[26] , 
         \U1/blu_accum_31__N_383[27] , \U1/blu_accum_31__N_383[24] , 
         \U1/blu_accum_31__N_383[25] , \U1/blu_accum_31__N_383[22] , 
         \U1/blu_accum_31__N_383[23] , \U1/blu_accum_31__N_383[20] , 
         \U1/blu_accum_31__N_383[21] , \U1/blu_accum_31__N_383[18] , 
         \U1/blu_accum_31__N_383[19] , \U1/blu_accum_31__N_383[16] , 
         \U1/blu_accum_31__N_383[17] , \U1/blu_accum_31__N_383[14] , 
         \U1/blu_accum_31__N_383[15] , \U1/blu_accum_31__N_383[12] , 
         \U1/blu_accum_31__N_383[13] , \U1/blu_accum_31__N_383[10] , 
         \U1/blu_accum_31__N_383[11] , \U1/blu_accum_31__N_383[8] , 
         \U1/blu_accum_31__N_383[9] , \U1/n2633 , \U1/n2635 , 
         \U1/blu_accum_31__N_383[6] , \U1/blu_accum_31__N_383[7] , 
         \U1/blu_accum_31__N_383[4] , \U1/blu_accum_31__N_383[5] , \U1/n2629 , 
         \U1/n2631 , \U1/n2625 , \U1/n2627 , \U1/n2621 , \U1/n2623 , 
         \U1/n97[16] , \U1/n97[17] , \U1/n3577 , \U1/grn_accum_31__N_351[29] , 
         \U1/grn_accum_31__N_351[30] , \U1/n97[5] , \U1/n97[4] , 
         \U1/grn_accum_31__N_351[27] , \U1/grn_accum_31__N_351[28] , 
         \U1/n97[14] , \U1/n97[15] , \U1/grn_accum_31__N_351[25] , 
         \U1/grn_accum_31__N_351[26] , \U1/grn_accum_31__N_351[23] , 
         \U1/grn_accum_31__N_351[24] , \U1/grn_accum_31__N_351[21] , 
         \U1/grn_accum_31__N_351[22] , \U1/n97[2] , \U1/n97[3] , 
         \U1/grn_accum_31__N_351[19] , \U1/grn_accum_31__N_351[20] , 
         \U1/grn_accum_31__N_351[17] , \U1/grn_accum_31__N_351[18] , 
         \U1/grn_accum_31__N_351[15] , \U1/grn_accum_31__N_351[16] , 
         \U1/grn_accum_31__N_351[13] , \U1/grn_accum_31__N_351[14] , 
         \U1/n97[12] , \U1/n97[13] , \U1/grn_accum_31__N_351[11] , 
         \U1/grn_accum_31__N_351[12] , \U1/grn_accum_31__N_351[9] , 
         \U1/grn_accum_31__N_351[10] , \U1/grn_accum_31__N_351[7] , 
         \U1/grn_accum_31__N_351[8] , \U1/grn_accum_31__N_351[5] , 
         \U1/grn_accum_31__N_351[6] , \U1/grn_accum_31__N_351[3] , 
         \U1/grn_accum_31__N_351[4] , \U1/n97[10] , \U1/n97[11] , 
         \U1/red_accum_31__N_319[30] , \U1/red_accum_31__N_319[31] , 
         \U1/red_accum_31__N_319[28] , \U1/red_accum_31__N_319[29] , 
         \U1/red_accum_31__N_319[26] , \U1/red_accum_31__N_319[27] , 
         \U1/red_accum_31__N_319[24] , \U1/red_accum_31__N_319[25] , 
         \U1/n97[8] , \U1/n97[9] , \U1/red_accum_31__N_319[22] , 
         \U1/red_accum_31__N_319[23] , \U1/red_accum_31__N_319[20] , 
         \U1/red_accum_31__N_319[21] , \U1/red_accum_31__N_319[18] , 
         \U1/red_accum_31__N_319[19] , \U1/red_accum_31__N_319[16] , 
         \U1/red_accum_31__N_319[17] , \U1/red_accum_31__N_319[14] , 
         \U1/red_accum_31__N_319[15] , \U1/red_accum_31__N_319[12] , 
         \U1/red_accum_31__N_319[13] , \U1/red_accum_31__N_319[10] , 
         \U1/red_accum_31__N_319[11] , \U1/red_accum_31__N_319[8] , 
         \U1/red_accum_31__N_319[9] , \U1/red_accum_31__N_319[6] , 
         \U1/red_accum_31__N_319[7] , \U1/n97[0] , \U1/n97[1] , 
         \U1/red_accum_31__N_319[4] , \U1/red_accum_31__N_319[5] , \U1/n97[6] , 
         \U1/n97[7] , \U1/n212[3] , \U1/n5962 , \U1/n227 , \U1/n803 , 
         \U1/n224 , \U1/n2669 , \U1/n2671 , \U1/n2665 , \U1/n2667 , \U1/n2661 , 
         \U1/n2663 , \U1/n2657 , \U1/n2659 , 
         \BlinkRate_s_3__N_9_c_0/sig_005/FeedThruLUT , \U1/n2567 , \U1/n2619 , 
         \U1/n2615 , \U1/n2617 , \U1/n1975 , \U1/n2611 , \U1/n2613 , 
         \U1/n2607 , \U1/n2609 , \U1/n2603 , \U1/n2605 , \U1/n2599 , 
         \U1/n2601 , \U1/n2595 , \U1/n2597 , \U1/n2591 , \U1/n2593 , 
         \U1/n2587 , \U1/n2589 , \U1/n2583 , \U1/n2585 , \U1/n2579 , 
         \U1/n2581 , \U1/n2575 , \U1/n2577 , \U1/n2571 , \U1/n2573 , 
         \U1/n2565 , \U1/n2569 , \U1/n2561 , \U1/n2563 , \U1/n2653 , 
         \U1/n2655 , \U1/n2649 , \U1/n2651 , \U1/n2645 , \U1/n2647 , 
         \U1/n7368 , \U1/n7376 , \U1/n7385 , \U1/n7501 , \U1/n8288 , 
         \U1/n7567 , \U1/n8304 , \U1/n7273 , \U1/n7403 , \U1/n7579 , 
         \U1/n7413 , \U1/n8306 , \U1/n48_adj_910 , \U1/n8272 , \U1/n7639 , 
         \U1/n8291 , \U1/n7283 , \U1/n52 , \U1/n48 , \U1/n7_adj_793 , 
         \U1/n7223 , \U1/n7581 , \U1/n7483 , \U1/n7467 , \U1/n7299 , 
         \U1/n9_adj_917 , \U1/n7224 , \U1/n30 , \U1/n7227 , \U1/n7228 , 
         \U1/n7646 , \U1/n14 , \U1/n7405 , \U1/n40 , \U1/n7399 , \U1/n7659 , 
         \U1/n7657 , \U1/n8277 , \U1/n7653 , \U1/n4_adj_912 , \U1/n7643 , 
         \U1/n7649 , \U1/n7575 , \U1/n7257 , \U1/n7545 , \U1/n7519 , 
         \U1/n8296 , \U1/n7677 , \U1/n7631 , \U1/n7668 , \U1/n31_adj_909 , 
         \U1/n7503 , \U1/n7507 , \U1/n28_adj_920 , \U1/n7603 , \U1/n7625 , 
         \U1/n24_adj_923 , \U1/n7553 , \U1/n31_adj_914 , \U1/n7696 , 
         \U1/n7689 , \U1/n28_adj_926 , \U1/n7557 , \U1/n7611 , \U1/n7681 , 
         \U1/n31 , \U1/n7672 , \U1/n7637 , \U1/n7453 , \U1/n7595 , \U1/n7459 , 
         \U1/n28_adj_931 , \U1/n15 , \U1/n29 , \U1/n7281 , \U1/n27 , 
         \U1/n8326 , \U1/n7663 , \U1/n7365 , \U1/n30_adj_918 , 
         \U1/n10_adj_900 , \U1/n7664 , \U1/n19 , \U1/n7339 , \U1/n23 , 
         \U1/n21 , \U1/n15_adj_787 , \U1/n7343 , \U1/n13 , \U1/n17 , 
         \U1/n7443 , \U1/n5 , \U1/n11 , \U1/n9 , \U1/n7 , \U1/n6_adj_814 , 
         \U1/n6 , \U1/n7_adj_895 , \U1/n7691 , \U1/n19_adj_906 , \U1/n16 , 
         \U1/n7307 , \U1/n7692 , \U1/n12 , \U1/n15_adj_899 , \U1/n7341 , 
         \U1/n29_adj_790 , \U1/n27_adj_789 , \U1/n6_adj_788 , \U1/n7615 , 
         \U1/n7697 , \U1/n7337 , \U1/n16_adj_925 , \U1/n7698 , 
         \U1/n27_adj_902 , \U1/n25 , \U1/n10 , \U1/n8 , \U1/n16_adj_930 , 
         \U1/n611 , \U1/n4 , \U1/n7623 , \U1/n6006 , \U1/n1034 , \U1/n50 , 
         \U1/n21_adj_805 , \U1/n7279 , \U1/n23_adj_804 , \U1/n19_adj_806 , 
         \U1/n7285 , \U1/n13_adj_816 , \U1/n17_adj_815 , \U1/n7539 , 
         \U1/n25_adj_916 , \U1/n10_adj_809 , \U1/n8_adj_810 , \U1/n8_adj_843 , 
         \U1/n7641 , \U1/n7_adj_856 , \U1/n11_adj_854 , \U1/n5_adj_857 , 
         \U1/n9_adj_855 , \U1/n7409 , \U1/n24 , \U1/n7693 , \U1/n9_adj_928 , 
         \U1/n11_adj_927 , \U1/n5_adj_929 , \U1/n7315 , \U1/n17_adj_898 , 
         \U1/n7309 , \U1/n23_adj_903 , \U1/n21_adj_904 , \U1/n13_adj_901 , 
         \U1/n7489 , \U1/n29_adj_907 , \U1/n7311 , \U1/n25_adj_911 , 
         \U1/n27_adj_905 , \U1/n32 , \U1/n28 , \U1/n26 , \U1/n29_adj_908 , 
         \U1/n7700 , \U1/n7699 , \U1/n7586 , \U1/n5967 , \U1/n7537 , 
         \U1/n7694 , \U1/n5986 , \U1/n5989 , \U1/n20 , \U1/n8300 , 
         \U1/n6_adj_913 , \U1/n7269 , \U1/n18 , \U1/n7695 , \U1/n5991 , 
         \U1/n5990 , \U1/n22 , \U1/n10_adj_915 , \U1/n6028 , \U1/n4_adj_919 , 
         \U1/n4_adj_924 , \U1/n7629 , \U1/n10_adj_922 , \U1/n8_adj_921 , 
         \U1/n4_adj_932 , \U1/n7635 , \U1/n7680 , \U1/n7636 , \U1/n7688 , 
         \U1/n7630 , \U1/n7624 , \U1/blu_intensity_step_31__N_229[4] , 
         \U1/blu_intensity_step[4] , \U1/n2 , \U1/grn_accum_31__N_351[31] , 
         \U1/red_intensity_step_31__N_165[4] , \U1/red_intensity_step[4] , 
         n8963, n8964, n8965, clk12M_c, \U1/__/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .D1(\U1/n8742 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[12] ), 
    .D0(\U1/n4563 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[11] ), 
    .CIN0(\U1/n4563 ), .CIN1(\U1/n8742 ), .F0(\U1/n172_adj_934[12] ), 
    .F1(\U1/n172_adj_934[13] ), .COUT1(\U1/n4565 ), .COUT0(\U1/n8742 ));
  SLICE_1 SLICE_1( .D1(\U1/n8829 ), .C1(\U1/pwm_count[6] ), .D0(\U1/n4426 ), 
    .C0(\U1/pwm_count[5] ), .CIN0(\U1/n4426 ), .CIN1(\U1/n8829 ), 
    .F0(\U1/n77[5] ), .F1(\U1/n77[6] ), .COUT1(\U1/n4428 ), .COUT0(\U1/n8829 ));
  SLICE_2 SLICE_2( .D1(\U1/n8841 ), .C1(\U1/pwm_count[14] ), .D0(\U1/n4434 ), 
    .C0(\U1/pwm_count[13] ), .CIN0(\U1/n4434 ), .CIN1(\U1/n8841 ), 
    .F0(\U1/n77[13] ), .F1(\U1/n77[14] ), .COUT1(\U1/n4436 ), 
    .COUT0(\U1/n8841 ));
  SLICE_3 SLICE_3( .D1(\U1/n8790 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[13] ), 
    .D0(\U1/n4507 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[12] ), 
    .CIN0(\U1/n4507 ), .CIN1(\U1/n8790 ), .F0(\U1/n172_adj_935[13] ), 
    .F1(\U1/n172_adj_935[14] ), .COUT1(\U1/n4509 ), .COUT0(\U1/n8790 ));
  SLICE_4 SLICE_4( .D1(\U1/n8955 ), .B1(\U1/ramp_count[24] ), .D0(\U1/n4463 ), 
    .B0(\U1/ramp_count[23] ), .CIN0(\U1/n4463 ), .CIN1(\U1/n8955 ), 
    .F0(\U1/n147[23] ), .F1(\U1/n147[24] ), .COUT1(\U1/n4465 ), 
    .COUT0(\U1/n8955 ));
  SLICE_5 SLICE_5( .D1(\U1/n8787 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[11] ), 
    .D0(\U1/n4505 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[10] ), 
    .CIN0(\U1/n4505 ), .CIN1(\U1/n8787 ), .F0(\U1/n172_adj_935[11] ), 
    .F1(\U1/n172_adj_935[12] ), .COUT1(\U1/n4507 ), .COUT0(\U1/n8787 ));
  SLICE_6 SLICE_6( .D1(\U1/n8739 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[10] ), 
    .D0(\U1/n4561 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[9] ), .CIN0(\U1/n4561 ), 
    .CIN1(\U1/n8739 ), .F0(\U1/n172_adj_934[10] ), .F1(\U1/n172_adj_934[11] ), 
    .COUT1(\U1/n4563 ), .COUT0(\U1/n8739 ));
  SLICE_7 SLICE_7( .D1(\U1/n8826 ), .C1(\U1/pwm_count[4] ), .D0(\U1/n4424 ), 
    .C0(\U1/pwm_count[3] ), .CIN0(\U1/n4424 ), .CIN1(\U1/n8826 ), 
    .F0(\U1/n77[3] ), .F1(\U1/n77[4] ), .COUT1(\U1/n4426 ), .COUT0(\U1/n8826 ));
  SLICE_8 SLICE_8( .D1(\U1/n8823 ), .C1(\U1/pwm_count[2] ), .D0(\U1/n4422 ), 
    .C0(\U1/pwm_count[1] ), .CIN0(\U1/n4422 ), .CIN1(\U1/n8823 ), 
    .F0(\U1/n77[1] ), .F1(\U1/n77[2] ), .COUT1(\U1/n4424 ), .COUT0(\U1/n8823 ));
  SLICE_9 SLICE_9( .D1(\U1/n8952 ), .B1(\U1/ramp_count[22] ), .D0(\U1/n4461 ), 
    .B0(\U1/ramp_count[21] ), .CIN0(\U1/n4461 ), .CIN1(\U1/n8952 ), 
    .F0(\U1/n147[21] ), .F1(\U1/n147[22] ), .COUT1(\U1/n4463 ), 
    .COUT0(\U1/n8952 ));
  SLICE_10 SLICE_10( .D1(\U1/n8736 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[8] ), 
    .D0(\U1/n4559 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[7] ), .CIN0(\U1/n4559 ), 
    .CIN1(\U1/n8736 ), .F0(\U1/n172_adj_934[8] ), .F1(\U1/n172_adj_934[9] ), 
    .COUT1(\U1/n4561 ), .COUT0(\U1/n8736 ));
  SLICE_11 SLICE_11( .D1(\U1/n8733 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[6] ), 
    .D0(\U1/n4557 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[5] ), .CIN0(\U1/n4557 ), 
    .CIN1(\U1/n8733 ), .F0(\U1/n172_adj_934[6] ), .F1(\U1/n172_adj_934[7] ), 
    .COUT1(\U1/n4559 ), .COUT0(\U1/n8733 ));
  SLICE_12 SLICE_12( .D1(\U1/n8784 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[9] ), 
    .D0(\U1/n4503 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[8] ), .CIN0(\U1/n4503 ), 
    .CIN1(\U1/n8784 ), .F0(\U1/n172_adj_935[9] ), .F1(\U1/n172_adj_935[10] ), 
    .COUT1(\U1/n4505 ), .COUT0(\U1/n8784 ));
  SLICE_13 SLICE_13( .D1(\U1/n8781 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[7] ), 
    .D0(\U1/n4501 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[6] ), .CIN0(\U1/n4501 ), 
    .CIN1(\U1/n8781 ), .F0(\U1/n172_adj_935[7] ), .F1(\U1/n172_adj_935[8] ), 
    .COUT1(\U1/n4503 ), .COUT0(\U1/n8781 ));
  SLICE_14 SLICE_14( .D1(\U1/n8949 ), .B1(\U1/ramp_count[20] ), 
    .D0(\U1/n4459 ), .B0(\U1/ramp_count[19] ), .CIN0(\U1/n4459 ), 
    .CIN1(\U1/n8949 ), .F0(\U1/n147[19] ), .F1(\U1/n147[20] ), 
    .COUT1(\U1/n4461 ), .COUT0(\U1/n8949 ));
  SLICE_15 SLICE_15( .D1(\U1/n8946 ), .B1(\U1/ramp_count[18] ), 
    .D0(\U1/n4457 ), .B0(\U1/ramp_count[17] ), .CIN0(\U1/n4457 ), 
    .CIN1(\U1/n8946 ), .F0(\U1/n147[17] ), .F1(\U1/n147[18] ), 
    .COUT1(\U1/n4459 ), .COUT0(\U1/n8946 ));
  SLICE_16 SLICE_16( .D1(\U1/n8943 ), .B1(\U1/ramp_count[16] ), 
    .D0(\U1/n4455 ), .B0(\U1/ramp_count[15] ), .CIN0(\U1/n4455 ), 
    .CIN1(\U1/n8943 ), .F0(\U1/n147[15] ), .F1(\U1/n147[16] ), 
    .COUT1(\U1/n4457 ), .COUT0(\U1/n8943 ));
  SLICE_17 SLICE_17( .D1(\U1/n8940 ), .B1(\U1/ramp_count[14] ), 
    .D0(\U1/n4453 ), .B0(\U1/ramp_count[13] ), .CIN0(\U1/n4453 ), 
    .CIN1(\U1/n8940 ), .F0(\U1/n147[13] ), .F1(\U1/n147[14] ), 
    .COUT1(\U1/n4455 ), .COUT0(\U1/n8940 ));
  SLICE_18 SLICE_18( .D1(\U1/n8778 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[5] ), 
    .D0(\U1/n4499 ), .C0(\U1/n1781 ), .B0(\U1/grn_accum[4] ), 
    .CIN0(\U1/n4499 ), .CIN1(\U1/n8778 ), .F0(\U1/n172_adj_935[5] ), 
    .F1(\U1/n172_adj_935[6] ), .COUT1(\U1/n4501 ), .COUT0(\U1/n8778 ));
  SLICE_19 SLICE_19( .D1(\U1/n8775 ), .C1(\U1/n1782 ), .B1(\U1/grn_accum[3] ), 
    .B0(\U1/n626 ), .CIN1(\U1/n8775 ), .F1(\U1/n172_adj_935[4] ), 
    .COUT1(\U1/n4499 ), .COUT0(\U1/n8775 ));
  SLICE_20 SLICE_20( .D1(\U1/n8838 ), .C1(\U1/pwm_count[12] ), .D0(\U1/n4432 ), 
    .C0(\U1/pwm_count[11] ), .CIN0(\U1/n4432 ), .CIN1(\U1/n8838 ), 
    .F0(\U1/n77[11] ), .F1(\U1/n77[12] ), .COUT1(\U1/n4434 ), 
    .COUT0(\U1/n8838 ));
  SLICE_21 SLICE_21( .D1(\U1/n8835 ), .C1(\U1/pwm_count[10] ), .D0(\U1/n4430 ), 
    .C0(\U1/pwm_count[9] ), .CIN0(\U1/n4430 ), .CIN1(\U1/n8835 ), 
    .F0(\U1/n77[9] ), .F1(\U1/n77[10] ), .COUT1(\U1/n4432 ), 
    .COUT0(\U1/n8835 ));
  SLICE_22 SLICE_22( .D1(\U1/n8730 ), .C1(\U1/n1846 ), .B1(\U1/blu_accum[4] ), 
    .B0(\U1/n626 ), .CIN1(\U1/n8730 ), .F1(\U1/n172_adj_934[5] ), 
    .COUT1(\U1/n4557 ), .COUT0(\U1/n8730 ));
  SLICE_23 SLICE_23( .D1(\U1/n8916 ), .D0(\U1/n4496 ), 
    .B0(\U1/steady_count[27] ), .CIN0(\U1/n4496 ), .CIN1(\U1/n8916 ), 
    .F0(\U1/n147_adj_933[27] ), .COUT0(\U1/n8916 ));
  SLICE_24 SLICE_24( .D1(\U1/n8892 ), .D0(\U1/n4554 ), .C0(\U1/n626 ), 
    .B0(\U1/red_accum[31] ), .CIN0(\U1/n4554 ), .CIN1(\U1/n8892 ), 
    .F0(\U1/n172[32] ), .COUT0(\U1/n8892 ));
  SLICE_25 SLICE_25( .D1(\U1/n8913 ), .B1(\U1/steady_count[26] ), 
    .D0(\U1/n4494 ), .B0(\U1/steady_count[25] ), .CIN0(\U1/n4494 ), 
    .CIN1(\U1/n8913 ), .F0(\U1/n147_adj_933[25] ), .F1(\U1/n147_adj_933[26] ), 
    .COUT1(\U1/n4496 ), .COUT0(\U1/n8913 ));
  SLICE_26 SLICE_26( .D1(\U1/n8889 ), .C1(\U1/n626 ), .B1(\U1/red_accum[30] ), 
    .D0(\U1/n4552 ), .C0(\U1/n626 ), .B0(\U1/red_accum[29] ), 
    .CIN0(\U1/n4552 ), .CIN1(\U1/n8889 ), .F0(\U1/n172[30] ), 
    .F1(\U1/n172[31] ), .COUT1(\U1/n4554 ), .COUT0(\U1/n8889 ));
  SLICE_27 SLICE_27( .D1(\U1/n8886 ), .C1(\U1/n626 ), .B1(\U1/red_accum[28] ), 
    .D0(\U1/n4550 ), .C0(\U1/n626 ), .B0(\U1/red_accum[27] ), 
    .CIN0(\U1/n4550 ), .CIN1(\U1/n8886 ), .F0(\U1/n172[28] ), 
    .F1(\U1/n172[29] ), .COUT1(\U1/n4552 ), .COUT0(\U1/n8886 ));
  SLICE_28 SLICE_28( .D1(\U1/n8910 ), .B1(\U1/steady_count[24] ), 
    .D0(\U1/n4492 ), .B0(\U1/steady_count[23] ), .CIN0(\U1/n4492 ), 
    .CIN1(\U1/n8910 ), .F0(\U1/n147_adj_933[23] ), .F1(\U1/n147_adj_933[24] ), 
    .COUT1(\U1/n4494 ), .COUT0(\U1/n8910 ));
  SLICE_29 SLICE_29( .D1(\U1/n8883 ), .C1(\U1/n626 ), .B1(\U1/red_accum[26] ), 
    .D0(\U1/n4548 ), .C0(\U1/n626 ), .B0(\U1/red_accum[25] ), 
    .CIN0(\U1/n4548 ), .CIN1(\U1/n8883 ), .F0(\U1/n172[26] ), 
    .F1(\U1/n172[27] ), .COUT1(\U1/n4550 ), .COUT0(\U1/n8883 ));
  SLICE_30 SLICE_30( .D1(\U1/n8937 ), .B1(\U1/ramp_count[12] ), 
    .D0(\U1/n4451 ), .B0(\U1/ramp_count[11] ), .CIN0(\U1/n4451 ), 
    .CIN1(\U1/n8937 ), .F0(\U1/n147[11] ), .F1(\U1/n147[12] ), 
    .COUT1(\U1/n4453 ), .COUT0(\U1/n8937 ));
  SLICE_31 SLICE_31( .D1(\U1/n8907 ), .B1(\U1/steady_count[22] ), 
    .D0(\U1/n4490 ), .B0(\U1/steady_count[21] ), .CIN0(\U1/n4490 ), 
    .CIN1(\U1/n8907 ), .F0(\U1/n147_adj_933[21] ), .F1(\U1/n147_adj_933[22] ), 
    .COUT1(\U1/n4492 ), .COUT0(\U1/n8907 ));
  SLICE_32 SLICE_32( .D1(\U1/n8880 ), .C1(\U1/n626 ), .B1(\U1/red_accum[24] ), 
    .D0(\U1/n4546 ), .C0(\U1/n626 ), .B0(\U1/red_accum[23] ), 
    .CIN0(\U1/n4546 ), .CIN1(\U1/n8880 ), .F0(\U1/n172[24] ), 
    .F1(\U1/n172[25] ), .COUT1(\U1/n4548 ), .COUT0(\U1/n8880 ));
  SLICE_33 SLICE_33( .D1(\U1/n8877 ), .C1(\U1/n626 ), .B1(\U1/red_accum[22] ), 
    .D0(\U1/n4544 ), .C0(\U1/n626 ), .B0(\U1/red_accum[21] ), 
    .CIN0(\U1/n4544 ), .CIN1(\U1/n8877 ), .F0(\U1/n172[22] ), 
    .F1(\U1/n172[23] ), .COUT1(\U1/n4546 ), .COUT0(\U1/n8877 ));
  SLICE_34 SLICE_34( .D1(\U1/n8874 ), .C1(\U1/n626 ), .B1(\U1/red_accum[20] ), 
    .D0(\U1/n4542 ), .C0(\U1/n626 ), .B0(\U1/red_accum[19] ), 
    .CIN0(\U1/n4542 ), .CIN1(\U1/n8874 ), .F0(\U1/n172[20] ), 
    .F1(\U1/n172[21] ), .COUT1(\U1/n4544 ), .COUT0(\U1/n8874 ));
  SLICE_35 SLICE_35( .D1(\U1/n8871 ), .C1(\U1/n626 ), .B1(\U1/red_accum[18] ), 
    .D0(\U1/n4540 ), .C0(\U1/n626 ), .B0(\U1/red_accum[17] ), 
    .CIN0(\U1/n4540 ), .CIN1(\U1/n8871 ), .F0(\U1/n172[18] ), 
    .F1(\U1/n172[19] ), .COUT1(\U1/n4542 ), .COUT0(\U1/n8871 ));
  SLICE_36 SLICE_36( .D1(\U1/n8868 ), .C1(\U1/n626 ), .B1(\U1/red_accum[16] ), 
    .D0(\U1/n4538 ), .C0(\U1/n626 ), .B0(\U1/red_accum[15] ), 
    .CIN0(\U1/n4538 ), .CIN1(\U1/n8868 ), .F0(\U1/n172[16] ), 
    .F1(\U1/n172[17] ), .COUT1(\U1/n4540 ), .COUT0(\U1/n8868 ));
  SLICE_37 SLICE_37( .D1(\U1/n8865 ), .C1(\U1/n626 ), .B1(\U1/red_accum[14] ), 
    .D0(\U1/n4536 ), .C0(\U1/n626 ), .B0(\U1/red_accum[13] ), 
    .CIN0(\U1/n4536 ), .CIN1(\U1/n8865 ), .F0(\U1/n172[14] ), 
    .F1(\U1/n172[15] ), .COUT1(\U1/n4538 ), .COUT0(\U1/n8865 ));
  SLICE_38 SLICE_38( .D1(\U1/n8862 ), .C1(\U1/n626 ), .B1(\U1/red_accum[12] ), 
    .D0(\U1/n4534 ), .C0(\U1/n626 ), .B0(\U1/red_accum[11] ), 
    .CIN0(\U1/n4534 ), .CIN1(\U1/n8862 ), .F0(\U1/n172[12] ), 
    .F1(\U1/n172[13] ), .COUT1(\U1/n4536 ), .COUT0(\U1/n8862 ));
  SLICE_39 SLICE_39( .D1(\U1/n8859 ), .C1(\U1/n626 ), .B1(\U1/red_accum[10] ), 
    .D0(\U1/n4532 ), .C0(\U1/n626 ), .B0(\U1/red_accum[9] ), .CIN0(\U1/n4532 ), 
    .CIN1(\U1/n8859 ), .F0(\U1/n172[10] ), .F1(\U1/n172[11] ), 
    .COUT1(\U1/n4534 ), .COUT0(\U1/n8859 ));
  SLICE_40 SLICE_40( .D1(\U1/n8856 ), .C1(\U1/n626 ), .B1(\U1/red_accum[8] ), 
    .D0(\U1/n4530 ), .C0(\U1/n626 ), .B0(\U1/red_accum[7] ), .CIN0(\U1/n4530 ), 
    .CIN1(\U1/n8856 ), .F0(\U1/n172[8] ), .F1(\U1/n172[9] ), 
    .COUT1(\U1/n4532 ), .COUT0(\U1/n8856 ));
  SLICE_41 SLICE_41( .D1(\U1/n8853 ), .C1(\U1/n626 ), .B1(\U1/red_accum[6] ), 
    .D0(\U1/n4528 ), .C0(\U1/n626 ), .B0(\U1/red_accum[5] ), .CIN0(\U1/n4528 ), 
    .CIN1(\U1/n8853 ), .F0(\U1/n172[6] ), .F1(\U1/n172[7] ), 
    .COUT1(\U1/n4530 ), .COUT0(\U1/n8853 ));
  SLICE_42 SLICE_42( .D1(\U1/n8850 ), .C1(\U1/n1911 ), .B1(\U1/red_accum[4] ), 
    .B0(\U1/n626 ), .CIN1(\U1/n8850 ), .F1(\U1/n172[5] ), .COUT1(\U1/n4528 ), 
    .COUT0(\U1/n8850 ));
  SLICE_43 SLICE_43( .D1(\U1/n8817 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[31] ), 
    .D0(\U1/n4525 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[30] ), 
    .CIN0(\U1/n4525 ), .CIN1(\U1/n8817 ), .F0(\U1/n172_adj_935[31] ), 
    .F1(\U1/n172_adj_935[32] ), .COUT0(\U1/n8817 ));
  SLICE_44 SLICE_44( .D1(\U1/n8904 ), .B1(\U1/steady_count[20] ), 
    .D0(\U1/n4488 ), .B0(\U1/steady_count[19] ), .CIN0(\U1/n4488 ), 
    .CIN1(\U1/n8904 ), .F0(\U1/n147_adj_933[19] ), .F1(\U1/n147_adj_933[20] ), 
    .COUT1(\U1/n4490 ), .COUT0(\U1/n8904 ));
  SLICE_45 SLICE_45( .D1(\U1/n8814 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[29] ), 
    .D0(\U1/n4523 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[28] ), 
    .CIN0(\U1/n4523 ), .CIN1(\U1/n8814 ), .F0(\U1/n172_adj_935[29] ), 
    .F1(\U1/n172_adj_935[30] ), .COUT1(\U1/n4525 ), .COUT0(\U1/n8814 ));
  SLICE_46 SLICE_46( .D1(\U1/n8901 ), .B1(\U1/steady_count[18] ), 
    .D0(\U1/n4486 ), .B0(\U1/steady_count[17] ), .CIN0(\U1/n4486 ), 
    .CIN1(\U1/n8901 ), .F0(\U1/n147_adj_933[17] ), .F1(\U1/n147_adj_933[18] ), 
    .COUT1(\U1/n4488 ), .COUT0(\U1/n8901 ));
  SLICE_47 SLICE_47( .D1(\U1/n8898 ), .B1(\U1/steady_count[16] ), 
    .D0(\U1/n4484 ), .B0(\U1/steady_count[15] ), .CIN0(\U1/n4484 ), 
    .CIN1(\U1/n8898 ), .F0(\U1/n147_adj_933[15] ), .F1(\U1/n147_adj_933[16] ), 
    .COUT1(\U1/n4486 ), .COUT0(\U1/n8898 ));
  SLICE_48 SLICE_48( .D1(\U1/n8934 ), .B1(\U1/ramp_count[10] ), 
    .D0(\U1/n4449 ), .B0(\U1/ramp_count[9] ), .CIN0(\U1/n4449 ), 
    .CIN1(\U1/n8934 ), .F0(\U1/n147[9] ), .F1(\U1/n147[10] ), 
    .COUT1(\U1/n4451 ), .COUT0(\U1/n8934 ));
  SLICE_49 SLICE_49( .D1(\U1/n8811 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[27] ), 
    .D0(\U1/n4521 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[26] ), 
    .CIN0(\U1/n4521 ), .CIN1(\U1/n8811 ), .F0(\U1/n172_adj_935[27] ), 
    .F1(\U1/n172_adj_935[28] ), .COUT1(\U1/n4523 ), .COUT0(\U1/n8811 ));
  SLICE_50 SLICE_50( .D1(\U1/n8895 ), .B1(\U1/steady_count[14] ), 
    .D0(\U1/n4482 ), .B0(\U1/steady_count[13] ), .CIN0(\U1/n4482 ), 
    .CIN1(\U1/n8895 ), .F0(\U1/n147_adj_933[13] ), .F1(\U1/n147_adj_933[14] ), 
    .COUT1(\U1/n4484 ), .COUT0(\U1/n8895 ));
  SLICE_51 SLICE_51( .D1(\U1/n8931 ), .B1(\U1/ramp_count[8] ), .D0(\U1/n4447 ), 
    .B0(\U1/ramp_count[7] ), .CIN0(\U1/n4447 ), .CIN1(\U1/n8931 ), 
    .F0(\U1/n147[7] ), .F1(\U1/n147[8] ), .COUT1(\U1/n4449 ), 
    .COUT0(\U1/n8931 ));
  SLICE_52 SLICE_52( .D1(\U1/n8832 ), .C1(\U1/pwm_count[8] ), .D0(\U1/n4428 ), 
    .C0(\U1/pwm_count[7] ), .CIN0(\U1/n4428 ), .CIN1(\U1/n8832 ), 
    .F0(\U1/n77[7] ), .F1(\U1/n77[8] ), .COUT1(\U1/n4430 ), .COUT0(\U1/n8832 ));
  SLICE_53 SLICE_53( .D1(\U1/n8772 ), .D0(\U1/n4583 ), .C0(\U1/n626 ), 
    .B0(\U1/blu_accum[31] ), .CIN0(\U1/n4583 ), .CIN1(\U1/n8772 ), 
    .F0(\U1/n172_adj_934[32] ), .COUT0(\U1/n8772 ));
  SLICE_54 SLICE_54( .D1(\U1/n8769 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[30] ), 
    .D0(\U1/n4581 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[29] ), 
    .CIN0(\U1/n4581 ), .CIN1(\U1/n8769 ), .F0(\U1/n172_adj_934[30] ), 
    .F1(\U1/n172_adj_934[31] ), .COUT1(\U1/n4583 ), .COUT0(\U1/n8769 ));
  SLICE_55 SLICE_55( .D1(\U1/n8766 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[28] ), 
    .D0(\U1/n4579 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[27] ), 
    .CIN0(\U1/n4579 ), .CIN1(\U1/n8766 ), .F0(\U1/n172_adj_934[28] ), 
    .F1(\U1/n172_adj_934[29] ), .COUT1(\U1/n4581 ), .COUT0(\U1/n8766 ));
  SLICE_56 SLICE_56( .D1(\U1/n8727 ), .B1(\U1/steady_count[12] ), 
    .D0(\U1/n4480 ), .B0(\U1/steady_count[11] ), .CIN0(\U1/n4480 ), 
    .CIN1(\U1/n8727 ), .F0(\U1/n147_adj_933[11] ), .F1(\U1/n147_adj_933[12] ), 
    .COUT1(\U1/n4482 ), .COUT0(\U1/n8727 ));
  SLICE_57 SLICE_57( .D1(\U1/n8763 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[26] ), 
    .D0(\U1/n4577 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[25] ), 
    .CIN0(\U1/n4577 ), .CIN1(\U1/n8763 ), .F0(\U1/n172_adj_934[26] ), 
    .F1(\U1/n172_adj_934[27] ), .COUT1(\U1/n4579 ), .COUT0(\U1/n8763 ));
  SLICE_58 SLICE_58( .D1(\U1/n8760 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[24] ), 
    .D0(\U1/n4575 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[23] ), 
    .CIN0(\U1/n4575 ), .CIN1(\U1/n8760 ), .F0(\U1/n172_adj_934[24] ), 
    .F1(\U1/n172_adj_934[25] ), .COUT1(\U1/n4577 ), .COUT0(\U1/n8760 ));
  SLICE_59 SLICE_59( .D1(\U1/n8808 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[25] ), 
    .D0(\U1/n4519 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[24] ), 
    .CIN0(\U1/n4519 ), .CIN1(\U1/n8808 ), .F0(\U1/n172_adj_935[25] ), 
    .F1(\U1/n172_adj_935[26] ), .COUT1(\U1/n4521 ), .COUT0(\U1/n8808 ));
  SLICE_60 SLICE_60( .D1(\U1/n8805 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[23] ), 
    .D0(\U1/n4517 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[22] ), 
    .CIN0(\U1/n4517 ), .CIN1(\U1/n8805 ), .F0(\U1/n172_adj_935[23] ), 
    .F1(\U1/n172_adj_935[24] ), .COUT1(\U1/n4519 ), .COUT0(\U1/n8805 ));
  SLICE_61 SLICE_61( .D1(\U1/n8724 ), .B1(\U1/steady_count[10] ), 
    .D0(\U1/n4478 ), .B0(\U1/steady_count[9] ), .CIN0(\U1/n4478 ), 
    .CIN1(\U1/n8724 ), .F0(\U1/n147_adj_933[9] ), .F1(\U1/n147_adj_933[10] ), 
    .COUT1(\U1/n4480 ), .COUT0(\U1/n8724 ));
  SLICE_62 SLICE_62( .D1(\U1/n8757 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[22] ), 
    .D0(\U1/n4573 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[21] ), 
    .CIN0(\U1/n4573 ), .CIN1(\U1/n8757 ), .F0(\U1/n172_adj_934[22] ), 
    .F1(\U1/n172_adj_934[23] ), .COUT1(\U1/n4575 ), .COUT0(\U1/n8757 ));
  SLICE_63 SLICE_63( .D1(\U1/n8721 ), .B1(\U1/steady_count[8] ), 
    .D0(\U1/n4476 ), .B0(\U1/steady_count[7] ), .CIN0(\U1/n4476 ), 
    .CIN1(\U1/n8721 ), .F0(\U1/n147_adj_933[7] ), .F1(\U1/n147_adj_933[8] ), 
    .COUT1(\U1/n4478 ), .COUT0(\U1/n8721 ));
  SLICE_64 SLICE_64( .D1(\U1/n8802 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[21] ), 
    .D0(\U1/n4515 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[20] ), 
    .CIN0(\U1/n4515 ), .CIN1(\U1/n8802 ), .F0(\U1/n172_adj_935[21] ), 
    .F1(\U1/n172_adj_935[22] ), .COUT1(\U1/n4517 ), .COUT0(\U1/n8802 ));
  SLICE_65 SLICE_65( .D1(\U1/n8754 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[20] ), 
    .D0(\U1/n4571 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[19] ), 
    .CIN0(\U1/n4571 ), .CIN1(\U1/n8754 ), .F0(\U1/n172_adj_934[20] ), 
    .F1(\U1/n172_adj_934[21] ), .COUT1(\U1/n4573 ), .COUT0(\U1/n8754 ));
  SLICE_66 SLICE_66( .D1(\U1/n8718 ), .B1(\U1/steady_count[6] ), 
    .D0(\U1/n4474 ), .B0(\U1/steady_count[5] ), .CIN0(\U1/n4474 ), 
    .CIN1(\U1/n8718 ), .F0(\U1/n147_adj_933[5] ), .F1(\U1/n147_adj_933[6] ), 
    .COUT1(\U1/n4476 ), .COUT0(\U1/n8718 ));
  SLICE_67 SLICE_67( .D1(\U1/n8715 ), .B1(\U1/steady_count[4] ), 
    .D0(\U1/n4472 ), .B0(\U1/steady_count[3] ), .CIN0(\U1/n4472 ), 
    .CIN1(\U1/n8715 ), .F0(\U1/n147_adj_933[3] ), .F1(\U1/n147_adj_933[4] ), 
    .COUT1(\U1/n4474 ), .COUT0(\U1/n8715 ));
  SLICE_68 SLICE_68( .D1(\U1/n8928 ), .B1(\U1/ramp_count[6] ), .D0(\U1/n4445 ), 
    .B0(\U1/ramp_count[5] ), .CIN0(\U1/n4445 ), .CIN1(\U1/n8928 ), 
    .F0(\U1/n147[5] ), .F1(\U1/n147[6] ), .COUT1(\U1/n4447 ), 
    .COUT0(\U1/n8928 ));
  SLICE_69 SLICE_69( .D1(\U1/n8925 ), .B1(\U1/ramp_count[4] ), .D0(\U1/n4443 ), 
    .B0(\U1/ramp_count[3] ), .CIN0(\U1/n4443 ), .CIN1(\U1/n8925 ), 
    .F0(\U1/n147[3] ), .F1(\U1/n147[4] ), .COUT1(\U1/n4445 ), 
    .COUT0(\U1/n8925 ));
  SLICE_70 SLICE_70( .D1(\U1/n8712 ), .B1(\U1/steady_count[2] ), 
    .D0(\U1/n4470 ), .B0(\U1/steady_count[1] ), .CIN0(\U1/n4470 ), 
    .CIN1(\U1/n8712 ), .F0(\U1/n147_adj_933[1] ), .F1(\U1/n147_adj_933[2] ), 
    .COUT1(\U1/n4472 ), .COUT0(\U1/n8712 ));
  SLICE_71 SLICE_71( .D1(\U1/n8751 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[18] ), 
    .D0(\U1/n4569 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[17] ), 
    .CIN0(\U1/n4569 ), .CIN1(\U1/n8751 ), .F0(\U1/n172_adj_934[18] ), 
    .F1(\U1/n172_adj_934[19] ), .COUT1(\U1/n4571 ), .COUT0(\U1/n8751 ));
  SLICE_72 SLICE_72( .D1(\U1/n8748 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[16] ), 
    .D0(\U1/n4567 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[15] ), 
    .CIN0(\U1/n4567 ), .CIN1(\U1/n8748 ), .F0(\U1/n172_adj_934[16] ), 
    .F1(\U1/n172_adj_934[17] ), .COUT1(\U1/n4569 ), .COUT0(\U1/n8748 ));
  SLICE_73 SLICE_73( .D1(\U1/n8799 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[19] ), 
    .D0(\U1/n4513 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[18] ), 
    .CIN0(\U1/n4513 ), .CIN1(\U1/n8799 ), .F0(\U1/n172_adj_935[19] ), 
    .F1(\U1/n172_adj_935[20] ), .COUT1(\U1/n4515 ), .COUT0(\U1/n8799 ));
  SLICE_74 SLICE_74( .D1(\U1/n8796 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[17] ), 
    .D0(\U1/n4511 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[16] ), 
    .CIN0(\U1/n4511 ), .CIN1(\U1/n8796 ), .F0(\U1/n172_adj_935[17] ), 
    .F1(\U1/n172_adj_935[18] ), .COUT1(\U1/n4513 ), .COUT0(\U1/n8796 ));
  SLICE_75 SLICE_75( .D1(\U1/n8709 ), .C1(VCC_net), .B1(\U1/steady_count[0] ), 
    .CIN1(\U1/n8709 ), .F1(\U1/n147_adj_933[0] ), .COUT1(\U1/n4470 ), 
    .COUT0(\U1/n8709 ));
  SLICE_76 SLICE_76( .D1(\U1/n8961 ), .D0(\U1/n4467 ), 
    .B0(\U1/ramp_count[27] ), .CIN0(\U1/n4467 ), .CIN1(\U1/n8961 ), 
    .F0(\U1/n147[27] ), .COUT0(\U1/n8961 ));
  SLICE_77 SLICE_77( .D1(\U1/n8922 ), .B1(\U1/ramp_count[2] ), .D0(\U1/n4441 ), 
    .B0(\U1/ramp_count[1] ), .CIN0(\U1/n4441 ), .CIN1(\U1/n8922 ), 
    .F0(\U1/n147[1] ), .F1(\U1/n147[2] ), .COUT1(\U1/n4443 ), 
    .COUT0(\U1/n8922 ));
  SLICE_78 SLICE_78( .D1(\U1/n8793 ), .C1(\U1/n626 ), .B1(\U1/grn_accum[15] ), 
    .D0(\U1/n4509 ), .C0(\U1/n626 ), .B0(\U1/grn_accum[14] ), 
    .CIN0(\U1/n4509 ), .CIN1(\U1/n8793 ), .F0(\U1/n172_adj_935[15] ), 
    .F1(\U1/n172_adj_935[16] ), .COUT1(\U1/n4511 ), .COUT0(\U1/n8793 ));
  SLICE_79 SLICE_79( .D1(\U1/n8919 ), .C1(VCC_net), .B1(\U1/ramp_count[0] ), 
    .CIN1(\U1/n8919 ), .F1(\U1/n147[0] ), .COUT1(\U1/n4441 ), 
    .COUT0(\U1/n8919 ));
  SLICE_80 SLICE_80( .D1(\U1/n8847 ), .D0(\U1/n4438 ), .C0(\U1/pwm_count[17] ), 
    .CIN0(\U1/n4438 ), .CIN1(\U1/n8847 ), .F0(\U1/n77[17] ), 
    .COUT0(\U1/n8847 ));
  SLICE_81 SLICE_81( .D1(\U1/n8844 ), .C1(\U1/pwm_count[16] ), .D0(\U1/n4436 ), 
    .C0(\U1/pwm_count[15] ), .CIN0(\U1/n4436 ), .CIN1(\U1/n8844 ), 
    .F0(\U1/n77[15] ), .F1(\U1/n77[16] ), .COUT1(\U1/n4438 ), 
    .COUT0(\U1/n8844 ));
  SLICE_82 SLICE_82( .D1(\U1/n8820 ), .C1(\U1/pwm_count[0] ), .B1(VCC_net), 
    .CIN1(\U1/n8820 ), .F1(\U1/n77[0] ), .COUT1(\U1/n4422 ), 
    .COUT0(\U1/n8820 ));
  SLICE_83 SLICE_83( .D1(\U1/n8958 ), .B1(\U1/ramp_count[26] ), 
    .D0(\U1/n4465 ), .B0(\U1/ramp_count[25] ), .CIN0(\U1/n4465 ), 
    .CIN1(\U1/n8958 ), .F0(\U1/n147[25] ), .F1(\U1/n147[26] ), 
    .COUT1(\U1/n4467 ), .COUT0(\U1/n8958 ));
  SLICE_84 SLICE_84( .D1(\U1/n8745 ), .C1(\U1/n626 ), .B1(\U1/blu_accum[14] ), 
    .D0(\U1/n4565 ), .C0(\U1/n626 ), .B0(\U1/blu_accum[13] ), 
    .CIN0(\U1/n4565 ), .CIN1(\U1/n8745 ), .F0(\U1/n172_adj_934[14] ), 
    .F1(\U1/n172_adj_934[15] ), .COUT1(\U1/n4567 ), .COUT0(\U1/n8745 ));
  SLICE_85 SLICE_85( .DI1(\U1/RGB_color_s[1]/sig_004/FeedThruLUT ), 
    .DI0(\U1/grn_set[0] ), .B1(\U1/RGB_color_s[1] ), .B0(\U1/RGB_color_s[0] ), 
    .A0(\U1/RGB_color_s[1] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/grn_peak[29] ), .Q1(\U1/grn_peak[30] ), .F0(\U1/grn_set[0] ), 
    .F1(\U1/RGB_color_s[1]/sig_004/FeedThruLUT ));
  SLICE_86 SLICE_86( .DI1(\U1/curr_blu_17__N_451[16] ), 
    .DI0(\U1/curr_blu_17__N_451[17] ), .D1(\U1/blu_accum[30] ), 
    .C1(\U1/n202[2] ), .B1(\U1/blu_peak[30] ), .A1(\U1/n202[0] ), 
    .D0(\U1/n202[2] ), .C0(\U1/blu_accum[31] ), .B0(\U1/n202[0] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/curr_blu[17] ), .Q1(\U1/curr_blu[16] ), 
    .F0(\U1/curr_blu_17__N_451[17] ), .F1(\U1/curr_blu_17__N_451[16] ));
  SLICE_87 SLICE_87( .DI1(\color_sel_c_1/sig_006/FeedThruLUT ), 
    .DI0(\color_sel_c_0/sig_000/FeedThruLUT ), .D1(color_sel_c_1), 
    .D0(color_sel_c_0), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/RGB_color_s[0] ), .Q1(\U1/RGB_color_s[1] ), 
    .F0(\color_sel_c_0/sig_000/FeedThruLUT ), 
    .F1(\color_sel_c_1/sig_006/FeedThruLUT ));
  SLICE_89 SLICE_89( .DI1(\U1/red_set[1] ), .DI0(\U1/blu_set[1] ), 
    .B1(\U1/RGB_color_s[1] ), .D0(\U1/RGB_color_s[0] ), 
    .C0(\U1/RGB_color_s[1] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/blu_peak[30] ), .Q1(\U1/red_peak[30] ), .F0(\U1/blu_set[1] ), 
    .F1(\U1/red_set[1] ));
  SLICE_90 SLICE_90( .DI1(\U1/curr_blu_17__N_451[14] ), 
    .DI0(\U1/curr_blu_17__N_451[15] ), .D1(\U1/n202[0] ), .C1(\U1/n202[2] ), 
    .A1(\U1/blu_accum[28] ), .D0(\U1/n202[2] ), .C0(\U1/n202[0] ), 
    .A0(\U1/blu_accum[29] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_blu[15] ), .Q1(\U1/curr_blu[14] ), 
    .F0(\U1/curr_blu_17__N_451[15] ), .F1(\U1/curr_blu_17__N_451[14] ));
  SLICE_91 SLICE_91( .DI1(GND_net), 
    .DI0(\U1/BlinkRate_s[2]/sig_001/FeedThruLUT ), .A0(\U1/BlinkRate_s[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/off_max_cnt[24] ), 
    .Q1(\U1/off_max_cnt[27] ), .F0(\U1/BlinkRate_s[2]/sig_001/FeedThruLUT ), 
    .F1(GND_net));
  SLICE_93 SLICE_93( .DI1(\BlinkRate_s_3__N_9_c_0/sig_003/FeedThruLUT ), 
    .DI0(\U1/BreatheRamp_s[2]/sig_002/FeedThruLUT ), 
    .B1(BlinkRate_s_3__N_9_c_0), .A0(\U1/BreatheRamp_s[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/ramp_max_cnt[25] ), .Q1(\U1/BreatheRamp_s[2] ), 
    .F0(\U1/BreatheRamp_s[2]/sig_002/FeedThruLUT ), 
    .F1(\BlinkRate_s_3__N_9_c_0/sig_003/FeedThruLUT ));
  SLICE_94 SLICE_94( .DI1(\U1/curr_blu_17__N_451[12] ), 
    .DI0(\U1/curr_blu_17__N_451[13] ), .D1(\U1/n202[0] ), 
    .B1(\U1/blu_accum[26] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), 
    .B0(\U1/blu_accum[27] ), .A0(\U1/n202[0] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_blu[13] ), .Q1(\U1/curr_blu[12] ), 
    .F0(\U1/curr_blu_17__N_451[13] ), .F1(\U1/curr_blu_17__N_451[12] ));
  SLICE_96 SLICE_96( .DI1(\U1/curr_blu_17__N_451[10] ), 
    .DI0(\U1/curr_blu_17__N_451[11] ), .D1(\U1/n202[2] ), .C1(\U1/n202[0] ), 
    .B1(\U1/blu_accum[24] ), .D0(\U1/blu_accum[25] ), .B0(\U1/n202[0] ), 
    .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/curr_blu[11] ), 
    .Q1(\U1/curr_blu[10] ), .F0(\U1/curr_blu_17__N_451[11] ), 
    .F1(\U1/curr_blu_17__N_451[10] ));
  SLICE_98 SLICE_98( .DI1(\U1/curr_blu_17__N_451[8] ), 
    .DI0(\U1/curr_blu_17__N_451[9] ), .D1(\U1/n202[0] ), 
    .C1(\U1/blu_accum[22] ), .B1(\U1/n202[2] ), .C0(\U1/n202[0] ), 
    .B0(\U1/blu_accum[23] ), .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_blu[9] ), .Q1(\U1/curr_blu[8] ), 
    .F0(\U1/curr_blu_17__N_451[9] ), .F1(\U1/curr_blu_17__N_451[8] ));
  SLICE_100 SLICE_100( .DI1(\U1/curr_blu_17__N_451[6] ), 
    .DI0(\U1/curr_blu_17__N_451[7] ), .D1(\U1/blu_accum[20] ), 
    .C1(\U1/n202[2] ), .A1(\U1/n202[0] ), .D0(\U1/n202[0] ), .B0(\U1/n202[2] ), 
    .A0(\U1/blu_accum[21] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_blu[7] ), .Q1(\U1/curr_blu[6] ), 
    .F0(\U1/curr_blu_17__N_451[7] ), .F1(\U1/curr_blu_17__N_451[6] ));
  SLICE_101 SLICE_101( .DI1(\U1/grn_intensity_step_31__N_197[3] ), 
    .DI0(\U1/grn_intensity_step_31__N_197[4] ), .D1(\U1/grn_peak[29] ), 
    .B1(\U1/BreatheRamp_s[2] ), .C0(\U1/BreatheRamp_s[2] ), 
    .A0(\U1/grn_peak[30] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/grn_intensity_step[4] ), .Q1(\U1/grn_intensity_step[3] ), 
    .F0(\U1/grn_intensity_step_31__N_197[4] ), 
    .F1(\U1/grn_intensity_step_31__N_197[3] ));
  SLICE_104 SLICE_104( .DI1(\U1/curr_blu_17__N_451[4] ), 
    .DI0(\U1/curr_blu_17__N_451[5] ), .D1(\U1/n202[2] ), 
    .B1(\U1/blu_accum[18] ), .A1(\U1/n202[0] ), .C0(\U1/blu_accum[19] ), 
    .B0(\U1/n202[0] ), .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_blu[5] ), .Q1(\U1/curr_blu[4] ), 
    .F0(\U1/curr_blu_17__N_451[5] ), .F1(\U1/curr_blu_17__N_451[4] ));
  SLICE_108 SLICE_108( .DI1(\U1/curr_blu_17__N_451[2] ), 
    .DI0(\U1/curr_blu_17__N_451[3] ), .D1(\U1/n202[0] ), .B1(\U1/n202[2] ), 
    .A1(\U1/blu_accum[16] ), .C0(\U1/n202[0] ), .B0(\U1/blu_accum[17] ), 
    .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/curr_blu[3] ), 
    .Q1(\U1/curr_blu[2] ), .F0(\U1/curr_blu_17__N_451[3] ), 
    .F1(\U1/curr_blu_17__N_451[2] ));
  SLICE_110 SLICE_110( .DI1(\U1/curr_blu_17__N_451[0] ), 
    .DI0(\U1/curr_blu_17__N_451[1] ), .D1(\U1/n202[0] ), 
    .C1(\U1/blu_accum[14] ), .A1(\U1/n202[2] ), .D0(\U1/blu_accum[15] ), 
    .C0(\U1/n202[0] ), .B0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_blu[1] ), .Q1(\U1/curr_blu[0] ), 
    .F0(\U1/curr_blu_17__N_451[1] ), .F1(\U1/curr_blu_17__N_451[0] ));
  SLICE_111 SLICE_111( .DI1(\U1/curr_grn_17__N_433[16] ), 
    .DI0(\U1/curr_grn_17__N_433[17] ), .D1(\U1/n202[2] ), 
    .C1(\U1/grn_accum[30] ), .B1(\U1/grn_peak[30] ), .A1(\U1/n202[0] ), 
    .D0(\U1/n202[0] ), .B0(\U1/grn_accum[31] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/curr_grn[17] ), .Q1(\U1/curr_grn[16] ), 
    .F0(\U1/curr_grn_17__N_433[17] ), .F1(\U1/curr_grn_17__N_433[16] ));
  SLICE_113 SLICE_113( .DI1(\U1/curr_grn_17__N_433[14] ), 
    .DI0(\U1/curr_grn_17__N_433[15] ), .D1(\U1/n202[2] ), 
    .C1(\U1/grn_accum[28] ), .A1(\U1/n202[0] ), .D0(\U1/grn_accum[29] ), 
    .C0(\U1/n202[2] ), .B0(\U1/n202[0] ), .A0(\U1/grn_peak[29] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/curr_grn[15] ), .Q1(\U1/curr_grn[14] ), 
    .F0(\U1/curr_grn_17__N_433[15] ), .F1(\U1/curr_grn_17__N_433[14] ));
  SLICE_114 SLICE_114( .DI1(\U1/n2643 ), .DI0(\U1/n2641 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[13] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[12] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[12] ), .Q1(\U1/steady_count[13] ), .F0(\U1/n2641 ), 
    .F1(\U1/n2643 ));
  SLICE_116 SLICE_116( .DI1(\U1/curr_grn_17__N_433[12] ), 
    .DI0(\U1/curr_grn_17__N_433[13] ), .D1(\U1/n202[0] ), .B1(\U1/n202[2] ), 
    .A1(\U1/grn_accum[26] ), .D0(\U1/n202[0] ), .C0(\U1/n202[2] ), 
    .A0(\U1/grn_accum[27] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_grn[13] ), .Q1(\U1/curr_grn[12] ), 
    .F0(\U1/curr_grn_17__N_433[13] ), .F1(\U1/curr_grn_17__N_433[12] ));
  SLICE_118 SLICE_118( .DI1(\U1/curr_grn_17__N_433[10] ), 
    .DI0(\U1/curr_grn_17__N_433[11] ), .D1(\U1/n202[2] ), 
    .B1(\U1/grn_accum[24] ), .A1(\U1/n202[0] ), .C0(\U1/grn_accum[25] ), 
    .B0(\U1/n202[0] ), .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_grn[11] ), .Q1(\U1/curr_grn[10] ), 
    .F0(\U1/curr_grn_17__N_433[11] ), .F1(\U1/curr_grn_17__N_433[10] ));
  SLICE_120 SLICE_120( .DI1(\U1/curr_red_17__N_415[1] ), 
    .DI0(\U1/curr_red_17__N_415[0] ), .D1(\U1/n202[2] ), 
    .C1(\U1/red_accum[15] ), .B1(\U1/n202[0] ), .C0(\U1/n202[2] ), 
    .B0(\U1/n202[0] ), .A0(\U1/red_accum[14] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[0] ), .Q1(\U1/curr_red[1] ), 
    .F0(\U1/curr_red_17__N_415[0] ), .F1(\U1/curr_red_17__N_415[1] ));
  SLICE_121 SLICE_121( .DI1(\U1/curr_grn_17__N_433[1] ), 
    .DI0(\U1/curr_grn_17__N_433[0] ), .D1(\U1/n202[0] ), .C1(\U1/n202[2] ), 
    .A1(\U1/grn_accum[15] ), .D0(\U1/n202[2] ), .C0(\U1/n202[0] ), 
    .A0(\U1/grn_accum[14] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_grn[0] ), .Q1(\U1/curr_grn[1] ), 
    .F0(\U1/curr_grn_17__N_433[0] ), .F1(\U1/curr_grn_17__N_433[1] ));
  SLICE_122 SLICE_122( .DI1(\U1/curr_grn_17__N_433[8] ), 
    .DI0(\U1/curr_grn_17__N_433[9] ), .D1(\U1/n202[0] ), .C1(\U1/n202[2] ), 
    .A1(\U1/grn_accum[22] ), .D0(\U1/n202[2] ), .C0(\U1/n202[0] ), 
    .A0(\U1/grn_accum[23] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_grn[9] ), .Q1(\U1/curr_grn[8] ), 
    .F0(\U1/curr_grn_17__N_433[9] ), .F1(\U1/curr_grn_17__N_433[8] ));
  SLICE_126 SLICE_126( .DI1(\U1/curr_grn_17__N_433[6] ), 
    .DI0(\U1/curr_grn_17__N_433[7] ), .C1(\U1/grn_accum[20] ), 
    .B1(\U1/n202[0] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), 
    .C0(\U1/grn_accum[21] ), .A0(\U1/n202[0] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_grn[7] ), .Q1(\U1/curr_grn[6] ), 
    .F0(\U1/curr_grn_17__N_433[7] ), .F1(\U1/curr_grn_17__N_433[6] ));
  SLICE_127 SLICE_127( .DI1(\U1/blu_pwm_N_785 ), .DI0(\U1/red_pwm_N_784 ), 
    .D1(\U1/curr_blu[17] ), .B1(\U1/pwm_count[17] ), .A1(\U1/n7682 ), 
    .D0(\U1/n7690 ), .C0(\U1/curr_red[17] ), .A0(\U1/pwm_count[17] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(RED_c), .Q1(BLU_c), 
    .F0(\U1/red_pwm_N_784 ), .F1(\U1/blu_pwm_N_785 ));
  SLICE_128 SLICE_128( .DI0(\U1/grn_pwm_N_786 ), .C0(\U1/curr_grn[17] ), 
    .B0(\U1/n7678 ), .A0(\U1/pwm_count[17] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(GRN_c), .F0(\U1/grn_pwm_N_786 ));
  SLICE_131 SLICE_131( .DI1(\U1/curr_grn_17__N_433[4] ), 
    .DI0(\U1/curr_grn_17__N_433[5] ), .D1(\U1/n202[0] ), .C1(\U1/n202[2] ), 
    .B1(\U1/grn_accum[18] ), .D0(\U1/n202[2] ), .B0(\U1/grn_accum[19] ), 
    .A0(\U1/n202[0] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/curr_grn[5] ), 
    .Q1(\U1/curr_grn[4] ), .F0(\U1/curr_grn_17__N_433[5] ), 
    .F1(\U1/curr_grn_17__N_433[4] ));
  SLICE_132 SLICE_132( .DI1(\U1/n212[1] ), .DI0(\U1/n212[0] ), .D1(\U1/n221 ), 
    .C1(\U1/n202[1] ), .B1(\U1/n899 ), .A1(\U1/BlinkRate_s[2] ), 
    .D0(\U1/BlinkRate_s[2] ), .C0(\U1/n202[3] ), .B0(\U1/n2220 ), 
    .A0(\U1/n899 ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/n202[0] ), 
    .Q1(\U1/n202[1] ), .F0(\U1/n212[0] ), .F1(\U1/n212[1] ));
  SLICE_134 SLICE_134( .DI1(\U1/curr_grn_17__N_433[2] ), 
    .DI0(\U1/curr_grn_17__N_433[3] ), .D1(\U1/n202[2] ), 
    .C1(\U1/grn_accum[16] ), .A1(\U1/n202[0] ), .D0(\U1/n202[0] ), 
    .C0(\U1/grn_accum[17] ), .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_grn[3] ), .Q1(\U1/curr_grn[2] ), 
    .F0(\U1/curr_grn_17__N_433[3] ), .F1(\U1/curr_grn_17__N_433[2] ));
  SLICE_137 SLICE_137( .DI1(\U1/n2637 ), .DI0(\U1/n2639 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[10] ), .D0(\U1/n1979 ), .A0(\U1/n147_adj_933[11] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[11] ), .Q1(\U1/steady_count[10] ), .F0(\U1/n2639 ), 
    .F1(\U1/n2637 ));
  SLICE_139 SLICE_139( .DI1(\U1/curr_red_17__N_415[16] ), 
    .DI0(\U1/curr_red_17__N_415[17] ), .D1(\U1/red_accum[30] ), 
    .C1(\U1/n202[2] ), .B1(\U1/red_peak[30] ), .A1(\U1/n202[0] ), 
    .D0(\U1/n202[0] ), .B0(\U1/n202[2] ), .A0(\U1/red_accum[31] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/curr_red[17] ), .Q1(\U1/curr_red[16] ), 
    .F0(\U1/curr_red_17__N_415[17] ), .F1(\U1/curr_red_17__N_415[16] ));
  SLICE_141 SLICE_141( .DI1(\U1/curr_red_17__N_415[14] ), 
    .DI0(\U1/curr_red_17__N_415[15] ), .D1(\U1/n202[0] ), 
    .C1(\U1/red_accum[28] ), .A1(\U1/n202[2] ), .D0(\U1/red_accum[29] ), 
    .B0(\U1/n202[2] ), .A0(\U1/n202[0] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[15] ), .Q1(\U1/curr_red[14] ), 
    .F0(\U1/curr_red_17__N_415[15] ), .F1(\U1/curr_red_17__N_415[14] ));
  SLICE_143 SLICE_143( .DI1(\U1/curr_red_17__N_415[12] ), 
    .DI0(\U1/curr_red_17__N_415[13] ), .D1(\U1/n202[0] ), .C1(\U1/n202[2] ), 
    .A1(\U1/red_accum[26] ), .D0(\U1/n202[0] ), .B0(\U1/n202[2] ), 
    .A0(\U1/red_accum[27] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[13] ), .Q1(\U1/curr_red[12] ), 
    .F0(\U1/curr_red_17__N_415[13] ), .F1(\U1/curr_red_17__N_415[12] ));
  SLICE_145 SLICE_145( .DI1(\U1/curr_red_17__N_415[10] ), 
    .DI0(\U1/curr_red_17__N_415[11] ), .D1(\U1/red_accum[24] ), 
    .C1(\U1/n202[0] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), .B0(\U1/n202[0] ), 
    .A0(\U1/red_accum[25] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[11] ), .Q1(\U1/curr_red[10] ), 
    .F0(\U1/curr_red_17__N_415[11] ), .F1(\U1/curr_red_17__N_415[10] ));
  SLICE_148 SLICE_148( .DI1(\U1/curr_red_17__N_415[8] ), 
    .DI0(\U1/curr_red_17__N_415[9] ), .D1(\U1/n202[0] ), 
    .C1(\U1/red_accum[22] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), 
    .C0(\U1/red_accum[23] ), .A0(\U1/n202[0] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[9] ), .Q1(\U1/curr_red[8] ), 
    .F0(\U1/curr_red_17__N_415[9] ), .F1(\U1/curr_red_17__N_415[8] ));
  SLICE_150 SLICE_150( .DI1(\U1/curr_red_17__N_415[6] ), 
    .DI0(\U1/curr_red_17__N_415[7] ), .D1(\U1/n202[0] ), 
    .B1(\U1/red_accum[20] ), .A1(\U1/n202[2] ), .C0(\U1/n202[0] ), 
    .B0(\U1/n202[2] ), .A0(\U1/red_accum[21] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[7] ), .Q1(\U1/curr_red[6] ), 
    .F0(\U1/curr_red_17__N_415[7] ), .F1(\U1/curr_red_17__N_415[6] ));
  SLICE_152 SLICE_152( .DI1(\U1/curr_red_17__N_415[4] ), 
    .DI0(\U1/curr_red_17__N_415[5] ), .D1(\U1/red_accum[18] ), 
    .C1(\U1/n202[2] ), .B1(\U1/n202[0] ), .C0(\U1/red_accum[19] ), 
    .B0(\U1/n202[2] ), .A0(\U1/n202[0] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[5] ), .Q1(\U1/curr_red[4] ), 
    .F0(\U1/curr_red_17__N_415[5] ), .F1(\U1/curr_red_17__N_415[4] ));
  SLICE_154 SLICE_154( .DI1(\U1/curr_red_17__N_415[2] ), 
    .DI0(\U1/curr_red_17__N_415[3] ), .D1(\U1/red_accum[16] ), 
    .B1(\U1/n202[0] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), .C0(\U1/n202[0] ), 
    .A0(\U1/red_accum[17] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/curr_red[3] ), .Q1(\U1/curr_red[2] ), 
    .F0(\U1/curr_red_17__N_415[3] ), .F1(\U1/curr_red_17__N_415[2] ));
  SLICE_157 SLICE_157( .DI1(\U1/blu_accum_31__N_383[30] ), 
    .DI0(\U1/blu_accum_31__N_383[31] ), .D1(\U1/blu_peak[30] ), 
    .C1(\U1/n172_adj_934[31] ), .B1(\U1/n3347 ), .A1(\U1/n626 ), 
    .D0(\U1/n202[2] ), .C0(\U1/n202[3] ), .B0(\U1/n202[1] ), 
    .A0(\U1/n172_adj_934[32] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/blu_accum[31] ), .Q1(\U1/blu_accum[30] ), 
    .F0(\U1/blu_accum_31__N_383[31] ), .F1(\U1/blu_accum_31__N_383[30] ));
  SLICE_159 SLICE_159( .DI1(\U1/blu_accum_31__N_383[28] ), 
    .DI0(\U1/blu_accum_31__N_383[29] ), .D1(\U1/n202[1] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172_adj_934[29] ), .A1(\U1/n202[2] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n202[2] ), .A0(\U1/n172_adj_934[30] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[29] ), 
    .Q1(\U1/blu_accum[28] ), .F0(\U1/blu_accum_31__N_383[29] ), 
    .F1(\U1/blu_accum_31__N_383[28] ));
  SLICE_161 SLICE_161( .DI1(\U1/blu_accum_31__N_383[26] ), 
    .DI0(\U1/blu_accum_31__N_383[27] ), .D1(\U1/n202[1] ), 
    .C1(\U1/n172_adj_934[27] ), .B1(\U1/n202[3] ), .A1(\U1/n202[2] ), 
    .D0(\U1/n202[1] ), .C0(\U1/n202[3] ), .B0(\U1/n202[2] ), 
    .A0(\U1/n172_adj_934[28] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/blu_accum[27] ), .Q1(\U1/blu_accum[26] ), 
    .F0(\U1/blu_accum_31__N_383[27] ), .F1(\U1/blu_accum_31__N_383[26] ));
  SLICE_163 SLICE_163( .DI1(\U1/blu_accum_31__N_383[24] ), 
    .DI0(\U1/blu_accum_31__N_383[25] ), .D1(\U1/n202[2] ), 
    .C1(\U1/n172_adj_934[25] ), .B1(\U1/n202[3] ), .A1(\U1/n202[1] ), 
    .D0(\U1/n202[1] ), .C0(\U1/n202[2] ), .B0(\U1/n172_adj_934[26] ), 
    .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[25] ), 
    .Q1(\U1/blu_accum[24] ), .F0(\U1/blu_accum_31__N_383[25] ), 
    .F1(\U1/blu_accum_31__N_383[24] ));
  SLICE_165 SLICE_165( .DI1(\U1/blu_accum_31__N_383[22] ), 
    .DI0(\U1/blu_accum_31__N_383[23] ), .D1(\U1/n202[1] ), .C1(\U1/n202[2] ), 
    .B1(\U1/n202[3] ), .A1(\U1/n172_adj_934[23] ), .D0(\U1/n172_adj_934[24] ), 
    .C0(\U1/n202[3] ), .B0(\U1/n202[2] ), .A0(\U1/n202[1] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[23] ), .Q1(\U1/blu_accum[22] ), 
    .F0(\U1/blu_accum_31__N_383[23] ), .F1(\U1/blu_accum_31__N_383[22] ));
  SLICE_167 SLICE_167( .DI1(\U1/blu_accum_31__N_383[20] ), 
    .DI0(\U1/blu_accum_31__N_383[21] ), .D1(\U1/n202[2] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n202[1] ), .A1(\U1/n172_adj_934[21] ), .D0(\U1/n172_adj_934[22] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n202[3] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[21] ), .Q1(\U1/blu_accum[20] ), 
    .F0(\U1/blu_accum_31__N_383[21] ), .F1(\U1/blu_accum_31__N_383[20] ));
  SLICE_169 SLICE_169( .DI1(\U1/blu_accum_31__N_383[18] ), 
    .DI0(\U1/blu_accum_31__N_383[19] ), .D1(\U1/n202[1] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172_adj_934[19] ), .A1(\U1/n202[2] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n202[2] ), .A0(\U1/n172_adj_934[20] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[19] ), 
    .Q1(\U1/blu_accum[18] ), .F0(\U1/blu_accum_31__N_383[19] ), 
    .F1(\U1/blu_accum_31__N_383[18] ));
  SLICE_171 SLICE_171( .DI1(\U1/blu_accum_31__N_383[16] ), 
    .DI0(\U1/blu_accum_31__N_383[17] ), .D1(\U1/n202[2] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n202[1] ), .A1(\U1/n172_adj_934[17] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n172_adj_934[18] ), .A0(\U1/n202[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[17] ), 
    .Q1(\U1/blu_accum[16] ), .F0(\U1/blu_accum_31__N_383[17] ), 
    .F1(\U1/blu_accum_31__N_383[16] ));
  SLICE_173 SLICE_173( .DI1(\U1/blu_accum_31__N_383[14] ), 
    .DI0(\U1/blu_accum_31__N_383[15] ), .D1(\U1/n172_adj_934[15] ), 
    .C1(\U1/n202[3] ), .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[1] ), 
    .C0(\U1/n172_adj_934[16] ), .B0(\U1/n202[3] ), .A0(\U1/n202[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[15] ), 
    .Q1(\U1/blu_accum[14] ), .F0(\U1/blu_accum_31__N_383[15] ), 
    .F1(\U1/blu_accum_31__N_383[14] ));
  SLICE_175 SLICE_175( .DI1(\U1/blu_accum_31__N_383[12] ), 
    .DI0(\U1/blu_accum_31__N_383[13] ), .D1(\U1/n202[3] ), .C1(\U1/n202[2] ), 
    .B1(\U1/n202[1] ), .A1(\U1/n172_adj_934[13] ), .D0(\U1/n172_adj_934[14] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n202[2] ), .A0(\U1/n202[3] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[13] ), .Q1(\U1/blu_accum[12] ), 
    .F0(\U1/blu_accum_31__N_383[13] ), .F1(\U1/blu_accum_31__N_383[12] ));
  SLICE_177 SLICE_177( .DI1(\U1/blu_accum_31__N_383[10] ), 
    .DI0(\U1/blu_accum_31__N_383[11] ), .D1(\U1/n172_adj_934[11] ), 
    .C1(\U1/n202[3] ), .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n172_adj_934[12] ), .A0(\U1/n202[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[11] ), 
    .Q1(\U1/blu_accum[10] ), .F0(\U1/blu_accum_31__N_383[11] ), 
    .F1(\U1/blu_accum_31__N_383[10] ));
  SLICE_179 SLICE_179( .DI1(\U1/blu_accum_31__N_383[8] ), 
    .DI0(\U1/blu_accum_31__N_383[9] ), .D1(\U1/n172_adj_934[9] ), 
    .C1(\U1/n202[1] ), .B1(\U1/n202[3] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), 
    .C0(\U1/n172_adj_934[10] ), .B0(\U1/n202[1] ), .A0(\U1/n202[3] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[9] ), 
    .Q1(\U1/blu_accum[8] ), .F0(\U1/blu_accum_31__N_383[9] ), 
    .F1(\U1/blu_accum_31__N_383[8] ));
  SLICE_181 SLICE_181( .DI1(\U1/n2633 ), .DI0(\U1/n2635 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[8] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[9] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/steady_count[9] ), 
    .Q1(\U1/steady_count[8] ), .F0(\U1/n2635 ), .F1(\U1/n2633 ));
  SLICE_182 SLICE_182( .DI1(\U1/blu_accum_31__N_383[6] ), 
    .DI0(\U1/blu_accum_31__N_383[7] ), .D1(\U1/n202[3] ), 
    .C1(\U1/n172_adj_934[7] ), .B1(\U1/n202[1] ), .A1(\U1/n202[2] ), 
    .D0(\U1/n172_adj_934[8] ), .C0(\U1/n202[1] ), .B0(\U1/n202[2] ), 
    .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[7] ), 
    .Q1(\U1/blu_accum[6] ), .F0(\U1/blu_accum_31__N_383[7] ), 
    .F1(\U1/blu_accum_31__N_383[6] ));
  SLICE_184 SLICE_184( .DI1(\U1/blu_accum_31__N_383[4] ), 
    .DI0(\U1/blu_accum_31__N_383[5] ), .D1(\U1/n202[3] ), 
    .C1(\U1/n172_adj_934[5] ), .B1(\U1/n202[1] ), .A1(\U1/n202[2] ), 
    .D0(\U1/n172_adj_934[6] ), .C0(\U1/n202[1] ), .B0(\U1/n202[2] ), 
    .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/blu_accum[5] ), 
    .Q1(\U1/blu_accum[4] ), .F0(\U1/blu_accum_31__N_383[5] ), 
    .F1(\U1/blu_accum_31__N_383[4] ));
  SLICE_186 SLICE_186( .DI1(\U1/n2629 ), .DI0(\U1/n2631 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147_adj_933[6] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[7] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/steady_count[7] ), 
    .Q1(\U1/steady_count[6] ), .F0(\U1/n2631 ), .F1(\U1/n2629 ));
  SLICE_189 SLICE_189( .DI1(\U1/n2625 ), .DI0(\U1/n2627 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[4] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[5] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/steady_count[5] ), 
    .Q1(\U1/steady_count[4] ), .F0(\U1/n2627 ), .F1(\U1/n2625 ));
  SLICE_191 SLICE_191( .DI1(\U1/n2621 ), .DI0(\U1/n2623 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[2] ), .D0(\U1/n1979 ), .C0(\U1/n147_adj_933[3] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/steady_count[3] ), 
    .Q1(\U1/steady_count[2] ), .F0(\U1/n2623 ), .F1(\U1/n2621 ));
  SLICE_194 SLICE_194( .DI1(\U1/n97[16] ), .DI0(\U1/n97[17] ), .D1(\U1/n3577 ), 
    .B1(\U1/n77[16] ), .C0(\U1/n77[17] ), .A0(\U1/n3577 ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[17] ), .Q1(\U1/pwm_count[16] ), 
    .F0(\U1/n97[17] ), .F1(\U1/n97[16] ));
  SLICE_195 SLICE_195( .DI1(\U1/grn_accum_31__N_351[29] ), 
    .DI0(\U1/grn_accum_31__N_351[30] ), .D1(\U1/n172_adj_935[30] ), 
    .C1(\U1/grn_peak[29] ), .B1(\U1/n626 ), .A1(\U1/n3347 ), .D0(\U1/n3347 ), 
    .C0(\U1/n626 ), .B0(\U1/n172_adj_935[31] ), .A0(\U1/grn_peak[30] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[30] ), 
    .Q1(\U1/grn_accum[29] ), .F0(\U1/grn_accum_31__N_351[30] ), 
    .F1(\U1/grn_accum_31__N_351[29] ));
  SLICE_196 SLICE_196( .DI1(\U1/n97[5] ), .DI0(\U1/n97[4] ), .D1(\U1/n77[5] ), 
    .C1(\U1/n3577 ), .D0(\U1/n3577 ), .C0(\U1/n77[4] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[4] ), .Q1(\U1/pwm_count[5] ), 
    .F0(\U1/n97[4] ), .F1(\U1/n97[5] ));
  SLICE_199 SLICE_199( .DI1(\U1/grn_accum_31__N_351[27] ), 
    .DI0(\U1/grn_accum_31__N_351[28] ), .D1(\U1/n202[2] ), 
    .C1(\U1/n172_adj_935[28] ), .B1(\U1/n202[1] ), .A1(\U1/n202[3] ), 
    .D0(\U1/n202[3] ), .C0(\U1/n202[2] ), .B0(\U1/n202[1] ), 
    .A0(\U1/n172_adj_935[29] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/grn_accum[28] ), .Q1(\U1/grn_accum[27] ), 
    .F0(\U1/grn_accum_31__N_351[28] ), .F1(\U1/grn_accum_31__N_351[27] ));
  SLICE_201 SLICE_201( .DI1(\U1/n97[14] ), .DI0(\U1/n97[15] ), .D1(\U1/n3577 ), 
    .A1(\U1/n77[14] ), .D0(\U1/n77[15] ), .A0(\U1/n3577 ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[15] ), .Q1(\U1/pwm_count[14] ), 
    .F0(\U1/n97[15] ), .F1(\U1/n97[14] ));
  SLICE_202 SLICE_202( .DI1(\U1/grn_accum_31__N_351[25] ), 
    .DI0(\U1/grn_accum_31__N_351[26] ), .D1(\U1/n202[2] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172_adj_935[26] ), .A1(\U1/n202[1] ), .D0(\U1/n172_adj_935[27] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n202[3] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[26] ), .Q1(\U1/grn_accum[25] ), 
    .F0(\U1/grn_accum_31__N_351[26] ), .F1(\U1/grn_accum_31__N_351[25] ));
  SLICE_204 SLICE_204( .DI1(\U1/grn_accum_31__N_351[23] ), 
    .DI0(\U1/grn_accum_31__N_351[24] ), .D1(\U1/n172_adj_935[24] ), 
    .C1(\U1/n202[3] ), .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n172_adj_935[25] ), .B0(\U1/n202[1] ), .A0(\U1/n202[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[24] ), 
    .Q1(\U1/grn_accum[23] ), .F0(\U1/grn_accum_31__N_351[24] ), 
    .F1(\U1/grn_accum_31__N_351[23] ));
  SLICE_206 SLICE_206( .DI1(\U1/grn_accum_31__N_351[21] ), 
    .DI0(\U1/grn_accum_31__N_351[22] ), .D1(\U1/n202[1] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172_adj_935[22] ), .A1(\U1/n202[2] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n172_adj_935[23] ), .B0(\U1/n202[2] ), .A0(\U1/n202[1] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[22] ), 
    .Q1(\U1/grn_accum[21] ), .F0(\U1/grn_accum_31__N_351[22] ), 
    .F1(\U1/grn_accum_31__N_351[21] ));
  SLICE_208 SLICE_208( .DI1(\U1/n97[2] ), .DI0(\U1/n97[3] ), .C1(\U1/n77[2] ), 
    .A1(\U1/n3577 ), .D0(\U1/n77[3] ), .B0(\U1/n3577 ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[3] ), .Q1(\U1/pwm_count[2] ), 
    .F0(\U1/n97[3] ), .F1(\U1/n97[2] ));
  SLICE_209 SLICE_209( .DI1(\U1/grn_accum_31__N_351[19] ), 
    .DI0(\U1/grn_accum_31__N_351[20] ), .D1(\U1/n202[2] ), 
    .C1(\U1/n172_adj_935[20] ), .B1(\U1/n202[1] ), .A1(\U1/n202[3] ), 
    .D0(\U1/n202[3] ), .C0(\U1/n202[2] ), .B0(\U1/n202[1] ), 
    .A0(\U1/n172_adj_935[21] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/grn_accum[20] ), .Q1(\U1/grn_accum[19] ), 
    .F0(\U1/grn_accum_31__N_351[20] ), .F1(\U1/grn_accum_31__N_351[19] ));
  SLICE_212 SLICE_212( .DI1(\U1/grn_accum_31__N_351[17] ), 
    .DI0(\U1/grn_accum_31__N_351[18] ), .D1(\U1/n202[2] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172_adj_935[18] ), .A1(\U1/n202[1] ), .D0(\U1/n172_adj_935[19] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n202[3] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[18] ), .Q1(\U1/grn_accum[17] ), 
    .F0(\U1/grn_accum_31__N_351[18] ), .F1(\U1/grn_accum_31__N_351[17] ));
  SLICE_214 SLICE_214( .DI1(\U1/grn_accum_31__N_351[15] ), 
    .DI0(\U1/grn_accum_31__N_351[16] ), .D1(\U1/n172_adj_935[16] ), 
    .C1(\U1/n202[3] ), .B1(\U1/n202[1] ), .A1(\U1/n202[2] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n172_adj_935[17] ), .B0(\U1/n202[2] ), .A0(\U1/n202[1] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[16] ), 
    .Q1(\U1/grn_accum[15] ), .F0(\U1/grn_accum_31__N_351[16] ), 
    .F1(\U1/grn_accum_31__N_351[15] ));
  SLICE_216 SLICE_216( .DI1(\U1/grn_accum_31__N_351[13] ), 
    .DI0(\U1/grn_accum_31__N_351[14] ), .D1(\U1/n202[1] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172_adj_935[14] ), .A1(\U1/n202[2] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n172_adj_935[15] ), .B0(\U1/n202[2] ), .A0(\U1/n202[1] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[14] ), 
    .Q1(\U1/grn_accum[13] ), .F0(\U1/grn_accum_31__N_351[14] ), 
    .F1(\U1/grn_accum_31__N_351[13] ));
  SLICE_217 SLICE_217( .DI1(\U1/n97[12] ), .DI0(\U1/n97[13] ), 
    .D1(\U1/n77[12] ), .A1(\U1/n3577 ), .B0(\U1/n3577 ), .A0(\U1/n77[13] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[13] ), 
    .Q1(\U1/pwm_count[12] ), .F0(\U1/n97[13] ), .F1(\U1/n97[12] ));
  SLICE_219 SLICE_219( .DI1(\U1/grn_accum_31__N_351[11] ), 
    .DI0(\U1/grn_accum_31__N_351[12] ), .D1(\U1/n202[3] ), .C1(\U1/n202[1] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n172_adj_935[12] ), .D0(\U1/n202[1] ), 
    .C0(\U1/n202[2] ), .B0(\U1/n172_adj_935[13] ), .A0(\U1/n202[3] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[12] ), 
    .Q1(\U1/grn_accum[11] ), .F0(\U1/grn_accum_31__N_351[12] ), 
    .F1(\U1/grn_accum_31__N_351[11] ));
  SLICE_221 SLICE_221( .DI1(\U1/grn_accum_31__N_351[9] ), 
    .DI0(\U1/grn_accum_31__N_351[10] ), .D1(\U1/n202[2] ), 
    .C1(\U1/n172_adj_935[10] ), .B1(\U1/n202[1] ), .A1(\U1/n202[3] ), 
    .D0(\U1/n202[3] ), .C0(\U1/n172_adj_935[11] ), .B0(\U1/n202[1] ), 
    .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[10] ), 
    .Q1(\U1/grn_accum[9] ), .F0(\U1/grn_accum_31__N_351[10] ), 
    .F1(\U1/grn_accum_31__N_351[9] ));
  SLICE_223 SLICE_223( .DI1(\U1/grn_accum_31__N_351[7] ), 
    .DI0(\U1/grn_accum_31__N_351[8] ), .D1(\U1/n202[3] ), .C1(\U1/n202[2] ), 
    .B1(\U1/n202[1] ), .A1(\U1/n172_adj_935[8] ), .D0(\U1/n202[2] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n172_adj_935[9] ), .A0(\U1/n202[3] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[8] ), 
    .Q1(\U1/grn_accum[7] ), .F0(\U1/grn_accum_31__N_351[8] ), 
    .F1(\U1/grn_accum_31__N_351[7] ));
  SLICE_226 SLICE_226( .DI1(\U1/grn_accum_31__N_351[5] ), 
    .DI0(\U1/grn_accum_31__N_351[6] ), .D1(\U1/n172_adj_935[6] ), 
    .C1(\U1/n202[3] ), .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n172_adj_935[7] ), .A0(\U1/n202[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[6] ), 
    .Q1(\U1/grn_accum[5] ), .F0(\U1/grn_accum_31__N_351[6] ), 
    .F1(\U1/grn_accum_31__N_351[5] ));
  SLICE_228 SLICE_228( .DI1(\U1/grn_accum_31__N_351[3] ), 
    .DI0(\U1/grn_accum_31__N_351[4] ), .D1(\U1/n202[2] ), 
    .C1(\U1/n172_adj_935[4] ), .B1(\U1/n202[1] ), .A1(\U1/n202[3] ), 
    .D0(\U1/n202[1] ), .C0(\U1/n172_adj_935[5] ), .B0(\U1/n202[3] ), 
    .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/grn_accum[4] ), 
    .Q1(\U1/grn_accum[3] ), .F0(\U1/grn_accum_31__N_351[4] ), 
    .F1(\U1/grn_accum_31__N_351[3] ));
  SLICE_230 SLICE_230( .DI1(\U1/n97[10] ), .DI0(\U1/n97[11] ), .C1(\U1/n3577 ), 
    .A1(\U1/n77[10] ), .D0(\U1/n3577 ), .B0(\U1/n77[11] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[11] ), .Q1(\U1/pwm_count[10] ), 
    .F0(\U1/n97[11] ), .F1(\U1/n97[10] ));
  SLICE_231 SLICE_231( .DI1(\U1/red_accum_31__N_319[30] ), 
    .DI0(\U1/red_accum_31__N_319[31] ), .D1(\U1/red_peak[30] ), .C1(\U1/n626 ), 
    .B1(\U1/n172[31] ), .A1(\U1/n3347 ), .D0(\U1/n202[2] ), .C0(\U1/n202[1] ), 
    .B0(\U1/n172[32] ), .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[31] ), .Q1(\U1/red_accum[30] ), 
    .F0(\U1/red_accum_31__N_319[31] ), .F1(\U1/red_accum_31__N_319[30] ));
  SLICE_233 SLICE_233( .DI1(\U1/red_accum_31__N_319[28] ), 
    .DI0(\U1/red_accum_31__N_319[29] ), .D1(\U1/n202[3] ), .C1(\U1/n172[29] ), 
    .B1(\U1/n202[1] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), .C0(\U1/n202[1] ), 
    .B0(\U1/n172[30] ), .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[29] ), .Q1(\U1/red_accum[28] ), 
    .F0(\U1/red_accum_31__N_319[29] ), .F1(\U1/red_accum_31__N_319[28] ));
  SLICE_236 SLICE_236( .DI1(\U1/red_accum_31__N_319[26] ), 
    .DI0(\U1/red_accum_31__N_319[27] ), .D1(\U1/n202[3] ), .C1(\U1/n202[1] ), 
    .B1(\U1/n172[27] ), .A1(\U1/n202[2] ), .D0(\U1/n202[2] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n172[28] ), .A0(\U1/n202[3] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[27] ), .Q1(\U1/red_accum[26] ), 
    .F0(\U1/red_accum_31__N_319[27] ), .F1(\U1/red_accum_31__N_319[26] ));
  SLICE_239 SLICE_239( .DI1(\U1/red_accum_31__N_319[24] ), 
    .DI0(\U1/red_accum_31__N_319[25] ), .D1(\U1/n172[25] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n172[26] ), .B0(\U1/n202[1] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[25] ), .Q1(\U1/red_accum[24] ), 
    .F0(\U1/red_accum_31__N_319[25] ), .F1(\U1/red_accum_31__N_319[24] ));
  SLICE_241 SLICE_241( .DI1(\U1/n97[8] ), .DI0(\U1/n97[9] ), .C1(\U1/n77[8] ), 
    .A1(\U1/n3577 ), .D0(\U1/n3577 ), .A0(\U1/n77[9] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[9] ), .Q1(\U1/pwm_count[8] ), 
    .F0(\U1/n97[9] ), .F1(\U1/n97[8] ));
  SLICE_242 SLICE_242( .DI1(\U1/red_accum_31__N_319[22] ), 
    .DI0(\U1/red_accum_31__N_319[23] ), .D1(\U1/n202[3] ), .C1(\U1/n202[2] ), 
    .B1(\U1/n172[23] ), .A1(\U1/n202[1] ), .D0(\U1/n202[2] ), 
    .C0(\U1/n202[3] ), .B0(\U1/n202[1] ), .A0(\U1/n172[24] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[23] ), .Q1(\U1/red_accum[22] ), 
    .F0(\U1/red_accum_31__N_319[23] ), .F1(\U1/red_accum_31__N_319[22] ));
  SLICE_244 SLICE_244( .DI1(\U1/red_accum_31__N_319[20] ), 
    .DI0(\U1/red_accum_31__N_319[21] ), .D1(\U1/n202[1] ), .C1(\U1/n202[2] ), 
    .B1(\U1/n202[3] ), .A1(\U1/n172[21] ), .D0(\U1/n202[2] ), 
    .C0(\U1/n202[1] ), .B0(\U1/n172[22] ), .A0(\U1/n202[3] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[21] ), .Q1(\U1/red_accum[20] ), 
    .F0(\U1/red_accum_31__N_319[21] ), .F1(\U1/red_accum_31__N_319[20] ));
  SLICE_246 SLICE_246( .DI1(\U1/red_accum_31__N_319[18] ), 
    .DI0(\U1/red_accum_31__N_319[19] ), .D1(\U1/n172[19] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), .C0(\U1/n202[1] ), 
    .B0(\U1/n172[20] ), .A0(\U1/n202[2] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[19] ), .Q1(\U1/red_accum[18] ), 
    .F0(\U1/red_accum_31__N_319[19] ), .F1(\U1/red_accum_31__N_319[18] ));
  SLICE_248 SLICE_248( .DI1(\U1/red_accum_31__N_319[16] ), 
    .DI0(\U1/red_accum_31__N_319[17] ), .D1(\U1/n202[3] ), .C1(\U1/n202[1] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n172[17] ), .D0(\U1/n202[1] ), 
    .C0(\U1/n202[3] ), .B0(\U1/n172[18] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[17] ), .Q1(\U1/red_accum[16] ), 
    .F0(\U1/red_accum_31__N_319[17] ), .F1(\U1/red_accum_31__N_319[16] ));
  SLICE_251 SLICE_251( .DI1(\U1/red_accum_31__N_319[14] ), 
    .DI0(\U1/red_accum_31__N_319[15] ), .D1(\U1/n202[3] ), .C1(\U1/n172[15] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n172[16] ), 
    .C0(\U1/n202[2] ), .B0(\U1/n202[1] ), .A0(\U1/n202[3] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[15] ), .Q1(\U1/red_accum[14] ), 
    .F0(\U1/red_accum_31__N_319[15] ), .F1(\U1/red_accum_31__N_319[14] ));
  SLICE_253 SLICE_253( .DI1(\U1/red_accum_31__N_319[12] ), 
    .DI0(\U1/red_accum_31__N_319[13] ), .D1(\U1/n202[3] ), .C1(\U1/n172[13] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n202[1] ), .D0(\U1/n202[1] ), .C0(\U1/n202[2] ), 
    .B0(\U1/n172[14] ), .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[13] ), .Q1(\U1/red_accum[12] ), 
    .F0(\U1/red_accum_31__N_319[13] ), .F1(\U1/red_accum_31__N_319[12] ));
  SLICE_255 SLICE_255( .DI1(\U1/red_accum_31__N_319[10] ), 
    .DI0(\U1/red_accum_31__N_319[11] ), .D1(\U1/n202[3] ), .C1(\U1/n202[1] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n172[11] ), .D0(\U1/n202[1] ), 
    .C0(\U1/n202[3] ), .B0(\U1/n172[12] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/red_accum[11] ), .Q1(\U1/red_accum[10] ), 
    .F0(\U1/red_accum_31__N_319[11] ), .F1(\U1/red_accum_31__N_319[10] ));
  SLICE_257 SLICE_257( .DI1(\U1/red_accum_31__N_319[8] ), 
    .DI0(\U1/red_accum_31__N_319[9] ), .D1(\U1/n202[2] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n172[9] ), .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), .C0(\U1/n202[2] ), 
    .B0(\U1/n202[1] ), .A0(\U1/n172[10] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[9] ), .Q1(\U1/red_accum[8] ), 
    .F0(\U1/red_accum_31__N_319[9] ), .F1(\U1/red_accum_31__N_319[8] ));
  SLICE_259 SLICE_259( .DI1(\U1/red_accum_31__N_319[6] ), 
    .DI0(\U1/red_accum_31__N_319[7] ), .D1(\U1/n202[1] ), .C1(\U1/n202[3] ), 
    .B1(\U1/n202[2] ), .A1(\U1/n172[7] ), .D0(\U1/n202[3] ), .C0(\U1/n202[2] ), 
    .B0(\U1/n172[8] ), .A0(\U1/n202[1] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[7] ), .Q1(\U1/red_accum[6] ), 
    .F0(\U1/red_accum_31__N_319[7] ), .F1(\U1/red_accum_31__N_319[6] ));
  SLICE_261 SLICE_261( .DI1(\U1/n97[0] ), .DI0(\U1/n97[1] ), .D1(\U1/n3577 ), 
    .B1(\U1/n77[0] ), .C0(\U1/n3577 ), .A0(\U1/n77[1] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[1] ), .Q1(\U1/pwm_count[0] ), 
    .F0(\U1/n97[1] ), .F1(\U1/n97[0] ));
  SLICE_262 SLICE_262( .DI1(\U1/red_accum_31__N_319[4] ), 
    .DI0(\U1/red_accum_31__N_319[5] ), .D1(\U1/n202[2] ), .C1(\U1/n172[5] ), 
    .B1(\U1/n202[3] ), .A1(\U1/n202[1] ), .D0(\U1/n172[6] ), .C0(\U1/n202[2] ), 
    .B0(\U1/n202[1] ), .A0(\U1/n202[3] ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/red_accum[5] ), .Q1(\U1/red_accum[4] ), 
    .F0(\U1/red_accum_31__N_319[5] ), .F1(\U1/red_accum_31__N_319[4] ));
  SLICE_264 SLICE_264( .DI1(\U1/n97[6] ), .DI0(\U1/n97[7] ), .B1(\U1/n3577 ), 
    .A1(\U1/n77[6] ), .C0(\U1/n77[7] ), .A0(\U1/n3577 ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/pwm_count[7] ), .Q1(\U1/pwm_count[6] ), 
    .F0(\U1/n97[7] ), .F1(\U1/n97[6] ));
  SLICE_269 SLICE_269( .DI1(\U1/n212[3] ), .DI0(\U1/n5962 ), 
    .D1(\U1/BlinkRate_s[2] ), .C1(\U1/n899 ), .B1(\U1/n227 ), 
    .A1(\U1/n202[3] ), .D0(\U1/n803 ), .C0(\U1/n224 ), 
    .B0(\U1/BlinkRate_s[2] ), .A0(\U1/n202[2] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q0(\U1/n202[2] ), .Q1(\U1/n202[3] ), .F0(\U1/n5962 ), 
    .F1(\U1/n212[3] ));
  SLICE_271 SLICE_271( .DI1(\U1/n2669 ), .DI0(\U1/n2671 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[26] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[27] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[27] ), .Q1(\U1/steady_count[26] ), .F0(\U1/n2671 ), 
    .F1(\U1/n2669 ));
  SLICE_273 SLICE_273( .DI1(\U1/n2665 ), .DI0(\U1/n2667 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[24] ), .D0(\U1/n1979 ), .A0(\U1/n147_adj_933[25] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[25] ), .Q1(\U1/steady_count[24] ), .F0(\U1/n2667 ), 
    .F1(\U1/n2665 ));
  SLICE_275 SLICE_275( .DI1(\U1/n2661 ), .DI0(\U1/n2663 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147_adj_933[22] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[23] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[23] ), .Q1(\U1/steady_count[22] ), .F0(\U1/n2663 ), 
    .F1(\U1/n2661 ));
  SLICE_277 SLICE_277( .DI1(\U1/n2657 ), .DI0(\U1/n2659 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147_adj_933[20] ), .D0(\U1/n1979 ), .A0(\U1/n147_adj_933[21] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[21] ), .Q1(\U1/steady_count[20] ), .F0(\U1/n2659 ), 
    .F1(\U1/n2657 ));
  SLICE_279 SLICE_279( .DI0(\BlinkRate_s_3__N_9_c_0/sig_005/FeedThruLUT ), 
    .C0(BlinkRate_s_3__N_9_c_0), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/BlinkRate_s[2] ), 
    .F0(\BlinkRate_s_3__N_9_c_0/sig_005/FeedThruLUT ));
  SLICE_280 SLICE_280( .DI1(\U1/n2567 ), .DI0(\U1/n2619 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[0] ), .D0(\U1/n1979 ), .B0(\U1/n147_adj_933[1] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/steady_count[1] ), 
    .Q1(\U1/steady_count[0] ), .F0(\U1/n2619 ), .F1(\U1/n2567 ));
  SLICE_281 SLICE_281( .DI1(\U1/n2615 ), .DI0(\U1/n2617 ), .C1(\U1/n147[7] ), 
    .A1(\U1/n1979 ), .D0(\U1/n1979 ), .C0(\U1/n147[6] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[6] ), 
    .Q1(\U1/ramp_count[7] ), .F0(\U1/n2617 ), .F1(\U1/n2615 ));
  SLICE_283 SLICE_283( .DI1(\U1/n2611 ), .DI0(\U1/n2613 ), .C1(\U1/n1979 ), 
    .A1(\U1/n147[9] ), .D0(\U1/n147[8] ), .B0(\U1/n1979 ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[8] ), 
    .Q1(\U1/ramp_count[9] ), .F0(\U1/n2613 ), .F1(\U1/n2611 ));
  SLICE_286 SLICE_286( .DI1(\U1/n2607 ), .DI0(\U1/n2609 ), .B1(\U1/n147[11] ), 
    .A1(\U1/n1979 ), .D0(\U1/n1979 ), .A0(\U1/n147[10] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[10] ), 
    .Q1(\U1/ramp_count[11] ), .F0(\U1/n2609 ), .F1(\U1/n2607 ));
  SLICE_289 SLICE_289( .DI1(\U1/n2603 ), .DI0(\U1/n2605 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147[13] ), .D0(\U1/n1979 ), .C0(\U1/n147[12] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[12] ), 
    .Q1(\U1/ramp_count[13] ), .F0(\U1/n2605 ), .F1(\U1/n2603 ));
  SLICE_291 SLICE_291( .DI1(\U1/n2599 ), .DI0(\U1/n2601 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147[15] ), .D0(\U1/n1979 ), .B0(\U1/n147[14] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[14] ), 
    .Q1(\U1/ramp_count[15] ), .F0(\U1/n2601 ), .F1(\U1/n2599 ));
  SLICE_293 SLICE_293( .DI1(\U1/n2595 ), .DI0(\U1/n2597 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147[17] ), .D0(\U1/n1979 ), .B0(\U1/n147[16] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[16] ), 
    .Q1(\U1/ramp_count[17] ), .F0(\U1/n2597 ), .F1(\U1/n2595 ));
  SLICE_295 SLICE_295( .DI1(\U1/n2591 ), .DI0(\U1/n2593 ), .D1(\U1/n1979 ), 
    .A1(\U1/n147[19] ), .D0(\U1/n1979 ), .B0(\U1/n147[18] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[18] ), 
    .Q1(\U1/ramp_count[19] ), .F0(\U1/n2593 ), .F1(\U1/n2591 ));
  SLICE_297 SLICE_297( .DI1(\U1/n2587 ), .DI0(\U1/n2589 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147[21] ), .D0(\U1/n1979 ), .C0(\U1/n147[20] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[20] ), 
    .Q1(\U1/ramp_count[21] ), .F0(\U1/n2589 ), .F1(\U1/n2587 ));
  SLICE_299 SLICE_299( .DI1(\U1/n2583 ), .DI0(\U1/n2585 ), .D1(\U1/n1979 ), 
    .A1(\U1/n147[23] ), .D0(\U1/n1979 ), .A0(\U1/n147[22] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[22] ), 
    .Q1(\U1/ramp_count[23] ), .F0(\U1/n2585 ), .F1(\U1/n2583 ));
  SLICE_301 SLICE_301( .DI1(\U1/n2579 ), .DI0(\U1/n2581 ), .D1(\U1/n1979 ), 
    .B1(\U1/n147[25] ), .D0(\U1/n1979 ), .C0(\U1/n147[24] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[24] ), 
    .Q1(\U1/ramp_count[25] ), .F0(\U1/n2581 ), .F1(\U1/n2579 ));
  SLICE_303 SLICE_303( .DI1(\U1/n2575 ), .DI0(\U1/n2577 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147[27] ), .D0(\U1/n1979 ), .A0(\U1/n147[26] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[26] ), 
    .Q1(\U1/ramp_count[27] ), .F0(\U1/n2577 ), .F1(\U1/n2575 ));
  SLICE_305 SLICE_305( .DI1(\U1/n2571 ), .DI0(\U1/n2573 ), .D1(\U1/n1979 ), 
    .A1(\U1/n147[4] ), .D0(\U1/n1979 ), .B0(\U1/n147[5] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[5] ), 
    .Q1(\U1/ramp_count[4] ), .F0(\U1/n2573 ), .F1(\U1/n2571 ));
  SLICE_307 SLICE_307( .DI1(\U1/n2565 ), .DI0(\U1/n2569 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147[2] ), .D0(\U1/n1979 ), .A0(\U1/n147[3] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[3] ), 
    .Q1(\U1/ramp_count[2] ), .F0(\U1/n2569 ), .F1(\U1/n2565 ));
  SLICE_310 SLICE_310( .DI1(\U1/n2561 ), .DI0(\U1/n2563 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147[0] ), .D0(\U1/n1979 ), .B0(\U1/n147[1] ), .CE(\U1/n1975 ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q0(\U1/ramp_count[1] ), 
    .Q1(\U1/ramp_count[0] ), .F0(\U1/n2563 ), .F1(\U1/n2561 ));
  SLICE_312 SLICE_312( .DI1(\U1/n2653 ), .DI0(\U1/n2655 ), .D1(\U1/n1979 ), 
    .A1(\U1/n147_adj_933[18] ), .D0(\U1/n1979 ), .A0(\U1/n147_adj_933[19] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[19] ), .Q1(\U1/steady_count[18] ), .F0(\U1/n2655 ), 
    .F1(\U1/n2653 ));
  SLICE_314 SLICE_314( .DI1(\U1/n2649 ), .DI0(\U1/n2651 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[16] ), .D0(\U1/n1979 ), .A0(\U1/n147_adj_933[17] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[17] ), .Q1(\U1/steady_count[16] ), .F0(\U1/n2651 ), 
    .F1(\U1/n2649 ));
  SLICE_317 SLICE_317( .DI1(\U1/n2645 ), .DI0(\U1/n2647 ), .D1(\U1/n1979 ), 
    .C1(\U1/n147_adj_933[14] ), .D0(\U1/n1979 ), .A0(\U1/n147_adj_933[15] ), 
    .CE(\U1/n1977 ), .LSR(rst_c), .CLK(\U1/clk24M ), 
    .Q0(\U1/steady_count[15] ), .Q1(\U1/steady_count[14] ), .F0(\U1/n2647 ), 
    .F1(\U1/n2645 ));
  SLICE_320 SLICE_320( .D1(\U1/steady_count[18] ), .C1(\U1/n7368 ), 
    .B1(\U1/off_max_cnt[24] ), .A1(\U1/steady_count[17] ), 
    .D0(\U1/off_max_cnt[27] ), .C0(\U1/n7376 ), .B0(\U1/steady_count[15] ), 
    .A0(\U1/steady_count[16] ), .F0(\U1/n7368 ), .F1(\U1/n7385 ));
  SLICE_321 SLICE_321( .D1(\U1/n7501 ), .C1(\U1/n8288 ), 
    .B1(\U1/steady_count[14] ), .A1(\U1/off_max_cnt[27] ), 
    .C0(\U1/off_max_cnt[24] ), .A0(\U1/steady_count[13] ), .F0(\U1/n8288 ), 
    .F1(\U1/n7376 ));
  SLICE_322 SLICE_322( .D1(\U1/off_max_cnt[24] ), .C1(\U1/n7567 ), 
    .B1(\U1/steady_count[22] ), .A1(\U1/steady_count[21] ), .D0(\U1/n8304 ), 
    .C0(\U1/n7273 ), .B0(\U1/steady_count[12] ), .A0(\U1/off_max_cnt[24] ), 
    .F0(\U1/n7567 ), .F1(\U1/n7403 ));
  SLICE_323 SLICE_323( .D1(\U1/n7579 ), .C1(\U1/n7413 ), .B1(\U1/n8306 ), 
    .A1(\U1/n48_adj_910 ), .D0(\U1/steady_count[24] ), .C0(\U1/n7403 ), 
    .B0(\U1/n8272 ), .A0(\U1/off_max_cnt[24] ), .F0(\U1/n7413 ), 
    .F1(\U1/n7639 ));
  SLICE_325 SLICE_325( .D1(\U1/off_max_cnt[24] ), .C1(\U1/n8291 ), 
    .B1(\U1/steady_count[10] ), .A1(\U1/n7283 ), .C0(\U1/off_max_cnt[27] ), 
    .A0(\U1/steady_count[9] ), .F0(\U1/n8291 ), .F1(\U1/n7273 ));
  SLICE_326 SLICE_326( .C1(\U1/n52 ), .B1(\U1/n202[2] ), 
    .D0(\U1/ramp_count[25] ), .C0(\U1/n48 ), .B0(\U1/ramp_count[24] ), 
    .A0(\U1/ramp_max_cnt[25] ), .F0(\U1/n52 ), .F1(\U1/n7_adj_793 ));
  SLICE_327 SLICE_327( .D1(\U1/ramp_max_cnt[25] ), .C1(\U1/n7223 ), 
    .B1(\U1/ramp_count[22] ), .A1(\U1/ramp_count[23] ), 
    .D0(\U1/ramp_count[21] ), .C0(\U1/n7581 ), .B0(\U1/ramp_count[20] ), 
    .A0(\U1/ramp_max_cnt[25] ), .F0(\U1/n7223 ), .F1(\U1/n48 ));
  SLICE_328 SLICE_328( .D1(\U1/steady_count[8] ), .C1(\U1/n7483 ), 
    .B1(\U1/off_max_cnt[24] ), .A1(\U1/steady_count[7] ), 
    .D0(\U1/steady_count[6] ), .C0(\U1/n7467 ), .B0(\U1/off_max_cnt[24] ), 
    .A0(\U1/steady_count[5] ), .F0(\U1/n7483 ), .F1(\U1/n7299 ));
  SLICE_329 SLICE_329( .D1(\U1/steady_count[3] ), .C1(\U1/n9_adj_917 ), 
    .B1(\U1/steady_count[2] ), .A1(\U1/off_max_cnt[24] ), 
    .D0(\U1/steady_count[4] ), .C0(\U1/off_max_cnt[27] ), .F0(\U1/n9_adj_917 ), 
    .F1(\U1/n7467 ));
  SLICE_331 SLICE_331( .D1(\U1/ramp_count[19] ), .C1(\U1/n7224 ), 
    .B1(\U1/ramp_count[18] ), .A1(\U1/ramp_max_cnt[25] ), 
    .D0(\U1/ramp_count[15] ), .C0(\U1/n30 ), .B0(\U1/ramp_count[16] ), 
    .A0(\U1/ramp_count[17] ), .F0(\U1/n7224 ), .F1(\U1/n7581 ));
  SLICE_332 SLICE_332( .D1(\U1/ramp_count[14] ), .C1(\U1/n7227 ), 
    .B1(\U1/ramp_count[13] ), .A1(\U1/ramp_max_cnt[25] ), 
    .D0(\U1/ramp_count[11] ), .C0(\U1/n7228 ), .B0(\U1/ramp_max_cnt[25] ), 
    .A0(\U1/ramp_count[12] ), .F0(\U1/n7227 ), .F1(\U1/n30 ));
  SLICE_334 SLICE_334( .D1(\U1/ramp_count[9] ), .C1(\U1/n7646 ), 
    .B1(\U1/ramp_count[10] ), .A1(\U1/ramp_max_cnt[25] ), 
    .D0(\U1/ramp_max_cnt[25] ), .C0(\U1/n14 ), .B0(\U1/ramp_count[7] ), 
    .A0(\U1/ramp_count[8] ), .F0(\U1/n7646 ), .F1(\U1/n7228 ));
  SLICE_336 SLICE_336( .D1(\U1/n8306 ), .C1(\U1/n7405 ), .B1(\U1/n7639 ), 
    .A1(\U1/n40 ), .D0(\U1/n8272 ), .C0(\U1/n7399 ), .B0(\U1/off_max_cnt[24] ), 
    .A0(\U1/steady_count[24] ), .F0(\U1/n7405 ), .F1(\U1/n7659 ));
  SLICE_339 SLICE_339( .D1(\U1/steady_count[22] ), .C1(\U1/n7657 ), 
    .B1(\U1/steady_count[21] ), .A1(\U1/off_max_cnt[24] ), .D0(\U1/n8277 ), 
    .C0(\U1/n7653 ), .B0(\U1/steady_count[20] ), .A0(\U1/off_max_cnt[27] ), 
    .F0(\U1/n7657 ), .F1(\U1/n7399 ));
  SLICE_340 SLICE_340( .D1(\U1/steady_count[13] ), .C1(\U1/n4_adj_912 ), 
    .A1(\U1/off_max_cnt[24] ), .D0(\U1/off_max_cnt[24] ), 
    .C0(\U1/off_max_cnt[27] ), .B0(\U1/steady_count[0] ), 
    .A0(\U1/steady_count[1] ), .F0(\U1/n4_adj_912 ), .F1(\U1/n7643 ));
  SLICE_342 SLICE_342( .D1(\U1/steady_count[17] ), .C1(\U1/n7649 ), 
    .B1(\U1/steady_count[18] ), .A1(\U1/off_max_cnt[24] ), 
    .D0(\U1/steady_count[15] ), .C0(\U1/n7575 ), .B0(\U1/steady_count[16] ), 
    .A0(\U1/off_max_cnt[27] ), .F0(\U1/n7649 ), .F1(\U1/n7653 ));
  SLICE_343 SLICE_343( .D1(\U1/steady_count[14] ), .C1(\U1/n7257 ), 
    .B1(\U1/off_max_cnt[27] ), .D0(\U1/steady_count[13] ), .C0(\U1/n7545 ), 
    .B0(\U1/off_max_cnt[24] ), .A0(\U1/steady_count[12] ), .F0(\U1/n7257 ), 
    .F1(\U1/n7575 ));
  SLICE_344 SLICE_344( .D1(\U1/off_max_cnt[27] ), .C1(\U1/n7519 ), 
    .B1(\U1/steady_count[11] ), .A1(\U1/n8296 ), .D0(\U1/steady_count[9] ), 
    .C0(\U1/n7299 ), .A0(\U1/off_max_cnt[27] ), .F0(\U1/n7519 ), 
    .F1(\U1/n7545 ));
  SLICE_346 SLICE_346( .D1(\U1/curr_grn[16] ), .C1(\U1/n7677 ), 
    .B1(\U1/pwm_count[16] ), .D0(\U1/n7631 ), .C0(\U1/n7668 ), 
    .B0(\U1/n31_adj_909 ), .A0(\U1/n7503 ), .F0(\U1/n7677 ), .F1(\U1/n7678 ));
  SLICE_347 SLICE_347( .D1(\U1/n7507 ), .C1(\U1/n31_adj_909 ), 
    .B1(\U1/n28_adj_920 ), .A1(\U1/n7603 ), .C0(\U1/pwm_count[15] ), 
    .A0(\U1/curr_grn[15] ), .F0(\U1/n31_adj_909 ), .F1(\U1/n7631 ));
  SLICE_348 SLICE_348( .D1(\U1/n7625 ), .C1(\U1/n24_adj_923 ), .B1(\U1/n7553 ), 
    .A1(\U1/n31_adj_914 ), .D0(\U1/curr_red[12] ), .C0(\U1/n7696 ), 
    .A0(\U1/pwm_count[12] ), .F0(\U1/n24_adj_923 ), .F1(\U1/n7689 ));
  SLICE_349 SLICE_349( .D1(\U1/n28_adj_926 ), .C1(\U1/n31_adj_914 ), 
    .B1(\U1/n7557 ), .A1(\U1/n7611 ), .D0(\U1/curr_red[15] ), 
    .C0(\U1/pwm_count[15] ), .F0(\U1/n31_adj_914 ), .F1(\U1/n7625 ));
  SLICE_350 SLICE_350( .C1(\U1/n7681 ), .B1(\U1/curr_blu[16] ), 
    .A1(\U1/pwm_count[16] ), .D0(\U1/n31 ), .C0(\U1/n7672 ), .B0(\U1/n7637 ), 
    .A0(\U1/n7453 ), .F0(\U1/n7681 ), .F1(\U1/n7682 ));
  SLICE_351 SLICE_351( .D1(\U1/n7595 ), .C1(\U1/n31 ), .B1(\U1/n7459 ), 
    .A1(\U1/n28_adj_931 ), .C0(\U1/pwm_count[15] ), .A0(\U1/curr_blu[15] ), 
    .F0(\U1/n31 ), .F1(\U1/n7637 ));
  SLICE_352 SLICE_352( .D1(\U1/n15 ), .C1(\U1/n29 ), .B1(\U1/n7281 ), 
    .A1(\U1/n27 ), .C0(\U1/pwm_count[14] ), .A0(\U1/curr_red[14] ), 
    .F0(\U1/n29 ), .F1(\U1/n7557 ));
  SLICE_354 SLICE_354( .D1(\U1/off_max_cnt[24] ), .C1(\U1/steady_count[19] ), 
    .B0(\U1/steady_count[17] ), .A0(\U1/off_max_cnt[24] ), .F0(\U1/n8326 ), 
    .F1(\U1/n8277 ));
  SLICE_355 SLICE_355( .D1(\U1/steady_count[18] ), .C1(\U1/n7663 ), 
    .B1(\U1/off_max_cnt[24] ), .D0(\U1/n7365 ), .C0(\U1/n30_adj_918 ), 
    .B0(\U1/n8326 ), .A0(\U1/n10_adj_900 ), .F0(\U1/n7663 ), .F1(\U1/n7664 ));
  SLICE_356 SLICE_356( .D1(\U1/n19 ), .C1(\U1/n7339 ), .B1(\U1/n23 ), 
    .A1(\U1/n21 ), .D0(\U1/n15_adj_787 ), .C0(\U1/n7343 ), .B0(\U1/n13 ), 
    .A0(\U1/n17 ), .F0(\U1/n7339 ), .F1(\U1/n7443 ));
  SLICE_358 SLICE_358( .D1(\U1/n5 ), .C1(\U1/n11 ), .B1(\U1/n9 ), .A1(\U1/n7 ), 
    .D0(\U1/pwm_count[5] ), .A0(\U1/curr_blu[5] ), .F0(\U1/n11 ), 
    .F1(\U1/n7343 ));
  SLICE_359 SLICE_359( .C1(\U1/pwm_count[3] ), .B1(\U1/curr_blu[3] ), 
    .A1(\U1/curr_blu[2] ), .B0(\U1/pwm_count[3] ), .A0(\U1/curr_blu[3] ), 
    .F0(\U1/n7 ), .F1(\U1/n6_adj_814 ));
  SLICE_360 SLICE_360( .D1(\U1/pwm_count[3] ), .A1(\U1/curr_grn[3] ), 
    .D0(\U1/curr_grn[2] ), .B0(\U1/curr_grn[3] ), .A0(\U1/pwm_count[3] ), 
    .F0(\U1/n6 ), .F1(\U1/n7_adj_895 ));
  SLICE_361 SLICE_361( .C1(\U1/n7691 ), .B1(\U1/curr_grn[10] ), 
    .A1(\U1/pwm_count[10] ), .D0(\U1/n19_adj_906 ), .C0(\U1/n16 ), 
    .B0(\U1/n6 ), .A0(\U1/n7307 ), .F0(\U1/n7691 ), .F1(\U1/n7692 ));
  SLICE_362 SLICE_362( .D1(\U1/off_max_cnt[24] ), .C1(\U1/n12 ), 
    .B1(\U1/steady_count[17] ), .D0(\U1/steady_count[7] ), 
    .C0(\U1/off_max_cnt[27] ), .A0(\U1/steady_count[16] ), .F0(\U1/n12 ), 
    .F1(\U1/n30_adj_918 ));
  SLICE_364 SLICE_364( .D1(\U1/curr_grn[7] ), .B1(\U1/pwm_count[7] ), 
    .B0(\U1/curr_blu[7] ), .A0(\U1/pwm_count[7] ), .F0(\U1/n15_adj_787 ), 
    .F1(\U1/n15_adj_899 ));
  SLICE_365 SLICE_365( .D1(\U1/n7341 ), .C1(\U1/n29_adj_790 ), 
    .B1(\U1/n27_adj_789 ), .A1(\U1/n15_adj_787 ), .C0(\U1/curr_blu[14] ), 
    .A0(\U1/pwm_count[14] ), .F0(\U1/n29_adj_790 ), .F1(\U1/n7459 ));
  SLICE_366 SLICE_366( .D1(\U1/pwm_count[10] ), .C1(\U1/n6_adj_788 ), 
    .B1(\U1/curr_red[10] ), .D0(\U1/pwm_count[3] ), .C0(\U1/curr_red[3] ), 
    .A0(\U1/curr_red[2] ), .F0(\U1/n6_adj_788 ), .F1(\U1/n7615 ));
  SLICE_368 SLICE_368( .C1(\U1/pwm_count[9] ), .B1(\U1/curr_grn[9] ), 
    .D0(\U1/curr_blu[9] ), .B0(\U1/pwm_count[9] ), .F0(\U1/n19 ), 
    .F1(\U1/n19_adj_906 ));
  SLICE_369 SLICE_369( .C1(\U1/n7697 ), .B1(\U1/pwm_count[10] ), 
    .A1(\U1/curr_blu[10] ), .D0(\U1/n7337 ), .C0(\U1/n16_adj_925 ), 
    .B0(\U1/n19 ), .A0(\U1/n6_adj_814 ), .F0(\U1/n7697 ), .F1(\U1/n7698 ));
  SLICE_370 SLICE_370( .D1(\U1/pwm_count[13] ), .A1(\U1/curr_grn[13] ), 
    .C0(\U1/pwm_count[13] ), .A0(\U1/curr_blu[13] ), .F0(\U1/n27_adj_789 ), 
    .F1(\U1/n27_adj_902 ));
  SLICE_371 SLICE_371( .D1(\U1/n7443 ), .C1(\U1/n25 ), .B1(\U1/n29_adj_790 ), 
    .A1(\U1/n27_adj_789 ), .D0(\U1/curr_blu[12] ), .B0(\U1/pwm_count[12] ), 
    .F0(\U1/n25 ), .F1(\U1/n7453 ));
  SLICE_372 SLICE_372( .C1(\U1/n10 ), .B1(\U1/curr_red[7] ), 
    .A1(\U1/pwm_count[7] ), .D0(\U1/curr_red[6] ), .C0(\U1/curr_red[5] ), 
    .A0(\U1/pwm_count[6] ), .F0(\U1/n10 ), .F1(\U1/n7611 ));
  SLICE_374 SLICE_374( .C1(\U1/n8 ), .B1(\U1/curr_red[9] ), 
    .A1(\U1/pwm_count[9] ), .D0(\U1/curr_red[8] ), .C0(\U1/curr_red[4] ), 
    .B0(\U1/pwm_count[8] ), .F0(\U1/n8 ), .F1(\U1/n16_adj_930 ));
  SLICE_376 SLICE_376( .D1(\U1/n202[2] ), .C1(\U1/n2220 ), 
    .B1(\U1/BlinkRate_s[2] ), .A1(\U1/n803 ), .D0(\U1/n611 ), 
    .B0(\U1/n202[0] ), .F0(\U1/n2220 ), .F1(\U1/n1975 ));
  SLICE_378 SLICE_378( .D1(\U1/curr_red[13] ), .C1(\U1/n4 ), 
    .A1(\U1/pwm_count[13] ), .D0(\U1/pwm_count[0] ), .C0(\U1/curr_red[0] ), 
    .B0(\U1/pwm_count[1] ), .A0(\U1/curr_red[1] ), .F0(\U1/n4 ), 
    .F1(\U1/n7623 ));
  SLICE_380 SLICE_380( .D1(\U1/n7_adj_793 ), .C1(\U1/n6006 ), 
    .B1(\U1/BlinkRate_s[2] ), .A1(\U1/n202[0] ), .C0(\U1/ramp_count[27] ), 
    .A0(\U1/ramp_count[26] ), .F0(\U1/n6006 ), .F1(\U1/n1977 ));
  SLICE_382 SLICE_382( .D1(\U1/grn_intensity_step[4] ), .C1(\U1/n202[2] ), 
    .B1(\U1/n202[3] ), .D0(\U1/n202[2] ), .C0(\U1/n1034 ), .B0(\U1/n803 ), 
    .A0(\U1/BlinkRate_s[2] ), .F0(\U1/n1979 ), .F1(\U1/n1781 ));
  SLICE_383 SLICE_383( .D1(\U1/n202[2] ), .C1(\U1/n803 ), 
    .D0(\U1/steady_count[26] ), .C0(\U1/n50 ), .B0(\U1/steady_count[25] ), 
    .A0(\U1/steady_count[27] ), .F0(\U1/n803 ), .F1(\U1/n227 ));
  SLICE_384 SLICE_384( .D1(\U1/n899 ), .C1(\U1/n611 ), .B1(\U1/n202[0] ), 
    .D0(\U1/steady_count[27] ), .C0(\U1/n7659 ), .B0(\U1/steady_count[26] ), 
    .A0(\U1/off_max_cnt[27] ), .F0(\U1/n611 ), .F1(\U1/n1034 ));
  SLICE_386 SLICE_386( .D1(\U1/n21_adj_805 ), .C1(\U1/n7279 ), 
    .B1(\U1/n23_adj_804 ), .A1(\U1/n19_adj_806 ), .D0(\U1/n15 ), 
    .C0(\U1/n7285 ), .B0(\U1/n13_adj_816 ), .A0(\U1/n17_adj_815 ), 
    .F0(\U1/n7279 ), .F1(\U1/n7539 ));
  SLICE_387 SLICE_387( .D1(\U1/n7539 ), .C1(\U1/n25_adj_916 ), .B1(\U1/n27 ), 
    .A1(\U1/n29 ), .D0(\U1/curr_red[12] ), .A0(\U1/pwm_count[12] ), 
    .F0(\U1/n25_adj_916 ), .F1(\U1/n7553 ));
  SLICE_388 SLICE_388( .D1(\U1/pwm_count[7] ), .C1(\U1/n10_adj_809 ), 
    .B1(\U1/curr_blu[7] ), .C0(\U1/pwm_count[6] ), .B0(\U1/curr_blu[6] ), 
    .A0(\U1/curr_blu[5] ), .F0(\U1/n10_adj_809 ), .F1(\U1/n7595 ));
  SLICE_390 SLICE_390( .D1(\U1/pwm_count[9] ), .C1(\U1/n8_adj_810 ), 
    .A1(\U1/curr_blu[9] ), .D0(\U1/curr_blu[4] ), .B0(\U1/curr_blu[8] ), 
    .A0(\U1/pwm_count[8] ), .F0(\U1/n8_adj_810 ), .F1(\U1/n16_adj_925 ));
  SLICE_393 SLICE_393( .B0(\U1/pwm_count[7] ), .A0(\U1/curr_red[7] ), 
    .F0(\U1/n15 ));
  SLICE_394 SLICE_394( .D1(\U1/steady_count[23] ), .C1(\U1/n8_adj_843 ), 
    .B1(\U1/off_max_cnt[27] ), .D0(\U1/steady_count[8] ), 
    .C0(\U1/steady_count[4] ), .A0(\U1/off_max_cnt[24] ), .F0(\U1/n8_adj_843 ), 
    .F1(\U1/n7641 ));
  SLICE_396 SLICE_396( .D1(\U1/n7_adj_856 ), .C1(\U1/n11_adj_854 ), 
    .B1(\U1/n5_adj_857 ), .A1(\U1/n9_adj_855 ), .C0(\U1/curr_red[5] ), 
    .A0(\U1/pwm_count[5] ), .F0(\U1/n11_adj_854 ), .F1(\U1/n7285 ));
  SLICE_397 SLICE_397( .C1(\U1/pwm_count[4] ), .A1(\U1/curr_blu[4] ), 
    .B0(\U1/pwm_count[4] ), .A0(\U1/curr_red[4] ), .F0(\U1/n9_adj_855 ), 
    .F1(\U1/n9 ));
  SLICE_399 SLICE_399( .D1(\U1/n8272 ), .C1(\U1/n7409 ), .B1(\U1/n24 ), 
    .A1(\U1/n7641 ), .D0(\U1/steady_count[22] ), .C0(\U1/n8291 ), 
    .B0(\U1/steady_count[21] ), .A0(\U1/off_max_cnt[24] ), .F0(\U1/n7409 ), 
    .F1(\U1/n7693 ));
  SLICE_401 SLICE_401( .D1(\U1/n9_adj_928 ), .C1(\U1/n11_adj_927 ), 
    .B1(\U1/n7_adj_895 ), .A1(\U1/n5_adj_929 ), .B0(\U1/curr_grn[5] ), 
    .A0(\U1/pwm_count[5] ), .F0(\U1/n11_adj_927 ), .F1(\U1/n7315 ));
  SLICE_402 SLICE_402( .D1(\U1/pwm_count[8] ), .C1(\U1/curr_grn[4] ), 
    .B1(\U1/curr_grn[8] ), .A1(\U1/pwm_count[4] ), .C0(\U1/pwm_count[8] ), 
    .A0(\U1/curr_grn[8] ), .F0(\U1/n17_adj_898 ), .F1(\U1/n7307 ));
  SLICE_403 SLICE_403( .D1(\U1/n19_adj_906 ), .C1(\U1/n7309 ), 
    .B1(\U1/n23_adj_903 ), .A1(\U1/n21_adj_904 ), .D0(\U1/n15_adj_899 ), 
    .C0(\U1/n7315 ), .B0(\U1/n17_adj_898 ), .A0(\U1/n13_adj_901 ), 
    .F0(\U1/n7309 ), .F1(\U1/n7489 ));
  SLICE_405 SLICE_405( .D1(\U1/n27_adj_902 ), .C1(\U1/n29_adj_907 ), 
    .B1(\U1/n7311 ), .A1(\U1/n15_adj_899 ), .D0(\U1/pwm_count[14] ), 
    .C0(\U1/curr_grn[14] ), .F0(\U1/n29_adj_907 ), .F1(\U1/n7507 ));
  SLICE_407 SLICE_407( .D1(\U1/n7489 ), .C1(\U1/n25_adj_911 ), 
    .B1(\U1/n27_adj_902 ), .A1(\U1/n29_adj_907 ), .D0(\U1/pwm_count[12] ), 
    .C0(\U1/curr_grn[12] ), .F0(\U1/n25_adj_911 ), .F1(\U1/n7503 ));
  SLICE_408 SLICE_408( .C1(\U1/curr_blu[11] ), .A1(\U1/pwm_count[11] ), 
    .D0(\U1/pwm_count[11] ), .A0(\U1/curr_grn[11] ), .F0(\U1/n23_adj_903 ), 
    .F1(\U1/n23 ));
  SLICE_410 SLICE_410( .D1(\U1/pwm_count[17] ), .C1(\U1/n27_adj_905 ), 
    .B1(\U1/n32 ), .A1(\U1/n28 ), .D0(\U1/pwm_count[16] ), 
    .C0(\U1/pwm_count[14] ), .B0(\U1/pwm_count[15] ), .A0(\U1/pwm_count[8] ), 
    .F0(\U1/n27_adj_905 ), .F1(\U1/n3577 ));
  SLICE_411 SLICE_411( .C1(\U1/pwm_count[10] ), .A1(\U1/curr_blu[10] ), 
    .D0(\U1/pwm_count[0] ), .C0(\U1/pwm_count[6] ), .B0(\U1/pwm_count[5] ), 
    .A0(\U1/pwm_count[10] ), .F0(\U1/n28 ), .F1(\U1/n21 ));
  SLICE_412 SLICE_412( .D1(\U1/n26 ), .C1(\U1/n29_adj_908 ), 
    .B1(\U1/pwm_count[9] ), .A1(\U1/pwm_count[2] ), .D0(\U1/pwm_count[3] ), 
    .C0(\U1/pwm_count[12] ), .B0(\U1/pwm_count[4] ), .A0(\U1/pwm_count[11] ), 
    .F0(\U1/n29_adj_908 ), .F1(\U1/n32 ));
  SLICE_413 SLICE_413( .C1(\U1/pwm_count[13] ), .A1(\U1/curr_red[13] ), 
    .D0(\U1/pwm_count[13] ), .B0(\U1/pwm_count[1] ), .A0(\U1/pwm_count[7] ), 
    .F0(\U1/n26 ), .F1(\U1/n27 ));
  SLICE_414 SLICE_414( .C1(\U1/off_max_cnt[27] ), .A1(\U1/steady_count[23] ), 
    .C0(\U1/n7700 ), .B0(\U1/off_max_cnt[27] ), .A0(\U1/steady_count[20] ), 
    .F0(\U1/n40 ), .F1(\U1/n8272 ));
  SLICE_415 SLICE_415( .D1(\U1/off_max_cnt[24] ), .C1(\U1/n7699 ), 
    .B1(\U1/steady_count[19] ), .D0(\U1/n7664 ), .C0(\U1/n7385 ), 
    .A0(\U1/n7586 ), .F0(\U1/n7699 ), .F1(\U1/n7700 ));
  SLICE_416 SLICE_416( .D1(\U1/ramp_count[5] ), .C1(\U1/n5967 ), 
    .B1(\U1/ramp_count[6] ), .A1(\U1/ramp_max_cnt[25] ), 
    .D0(\U1/ramp_count[3] ), .C0(\U1/ramp_count[2] ), .B0(\U1/ramp_count[4] ), 
    .A0(\U1/ramp_count[1] ), .F0(\U1/n5967 ), .F1(\U1/n14 ));
  SLICE_420 SLICE_420( .D0(\U1/pwm_count[8] ), .B0(\U1/curr_red[8] ), 
    .F0(\U1/n17_adj_815 ));
  SLICE_421 SLICE_421( .D1(\U1/n17_adj_815 ), .C1(\U1/n19_adj_806 ), 
    .B1(\U1/curr_red[4] ), .A1(\U1/pwm_count[4] ), .C0(\U1/pwm_count[9] ), 
    .A0(\U1/curr_red[9] ), .F0(\U1/n19_adj_806 ), .F1(\U1/n7537 ));
  SLICE_422 SLICE_422( .C1(\U1/n7694 ), .B1(\U1/steady_count[25] ), 
    .A1(\U1/off_max_cnt[27] ), .D0(\U1/steady_count[24] ), .C0(\U1/n7693 ), 
    .A0(\U1/off_max_cnt[24] ), .F0(\U1/n7694 ), .F1(\U1/n48_adj_910 ));
  SLICE_424 SLICE_424( .D1(\U1/steady_count[24] ), .C1(\U1/n5986 ), 
    .A1(\U1/steady_count[23] ), .D0(\U1/steady_count[21] ), .C0(\U1/n5989 ), 
    .B0(\U1/steady_count[20] ), .A0(\U1/steady_count[22] ), .F0(\U1/n5986 ), 
    .F1(\U1/n50 ));
  SLICE_426 SLICE_426( .D1(\U1/n20 ), .C1(\U1/n8300 ), .B1(\U1/n6_adj_913 ), 
    .A1(\U1/n7269 ), .D0(\U1/steady_count[12] ), .A0(\U1/off_max_cnt[24] ), 
    .F0(\U1/n8300 ), .F1(\U1/n7579 ));
  SLICE_427 SLICE_427( .B1(\U1/off_max_cnt[27] ), .A1(\U1/steady_count[11] ), 
    .D0(\U1/steady_count[11] ), .C0(\U1/off_max_cnt[27] ), 
    .B0(\U1/steady_count[10] ), .A0(\U1/off_max_cnt[24] ), .F0(\U1/n7269 ), 
    .F1(\U1/n8304 ));
  SLICE_428 SLICE_428( .D1(\U1/off_max_cnt[24] ), .C1(\U1/n18 ), 
    .A1(\U1/steady_count[12] ), .D0(\U1/steady_count[11] ), 
    .C0(\U1/off_max_cnt[27] ), .B0(\U1/steady_count[10] ), .F0(\U1/n18 ), 
    .F1(\U1/n20 ));
  SLICE_430 SLICE_430( .D1(\U1/curr_grn[10] ), .C1(\U1/pwm_count[10] ), 
    .D0(\U1/pwm_count[10] ), .A0(\U1/curr_red[10] ), .F0(\U1/n21_adj_805 ), 
    .F1(\U1/n21_adj_904 ));
  SLICE_431 SLICE_431( .D1(\U1/curr_red[11] ), .C1(\U1/n7695 ), 
    .B1(\U1/pwm_count[11] ), .D0(\U1/n7537 ), .C0(\U1/n16_adj_930 ), 
    .B0(\U1/n21_adj_805 ), .A0(\U1/n7615 ), .F0(\U1/n7695 ), .F1(\U1/n7696 ));
  SLICE_434 SLICE_434( .D1(\U1/steady_count[18] ), .C1(\U1/n5991 ), 
    .B1(\U1/steady_count[17] ), .A1(\U1/steady_count[19] ), 
    .D0(\U1/steady_count[15] ), .C0(\U1/n5990 ), .B0(\U1/steady_count[16] ), 
    .A0(\U1/steady_count[14] ), .F0(\U1/n5991 ), .F1(\U1/n5989 ));
  SLICE_438 SLICE_438( .D1(\U1/steady_count[11] ), .C1(\U1/n22 ), 
    .B1(\U1/steady_count[12] ), .A1(\U1/steady_count[13] ), 
    .D0(\U1/steady_count[9] ), .C0(\U1/n10_adj_915 ), 
    .B0(\U1/steady_count[10] ), .A0(\U1/n6028 ), .F0(\U1/n22 ), 
    .F1(\U1/n5990 ));
  SLICE_440 SLICE_440( .D1(\U1/steady_count[4] ), .C1(\U1/n4_adj_919 ), 
    .B1(\U1/steady_count[3] ), .A1(\U1/steady_count[2] ), 
    .D0(\U1/steady_count[0] ), .B0(\U1/steady_count[1] ), .F0(\U1/n4_adj_919 ), 
    .F1(\U1/n10_adj_915 ));
  SLICE_442 SLICE_442( .C1(\U1/n4_adj_924 ), .B1(\U1/pwm_count[13] ), 
    .A1(\U1/curr_grn[13] ), .D0(\U1/pwm_count[0] ), .C0(\U1/curr_grn[1] ), 
    .B0(\U1/pwm_count[1] ), .A0(\U1/curr_grn[0] ), .F0(\U1/n4_adj_924 ), 
    .F1(\U1/n7629 ));
  SLICE_444 SLICE_444( .D1(\U1/curr_grn[7] ), .C1(\U1/n10_adj_922 ), 
    .B1(\U1/pwm_count[7] ), .D0(\U1/pwm_count[6] ), .B0(\U1/curr_grn[6] ), 
    .A0(\U1/curr_grn[5] ), .F0(\U1/n10_adj_922 ), .F1(\U1/n7603 ));
  SLICE_446 SLICE_446( .D1(\U1/pwm_count[9] ), .C1(\U1/n8_adj_921 ), 
    .A1(\U1/curr_grn[9] ), .D0(\U1/pwm_count[8] ), .B0(\U1/curr_grn[8] ), 
    .A0(\U1/curr_grn[4] ), .F0(\U1/n8_adj_921 ), .F1(\U1/n16 ));
  SLICE_448 SLICE_448( .D1(\U1/curr_blu[13] ), .C1(\U1/n4_adj_932 ), 
    .A1(\U1/pwm_count[13] ), .D0(\U1/curr_blu[1] ), .C0(\U1/pwm_count[0] ), 
    .B0(\U1/pwm_count[1] ), .A0(\U1/curr_blu[0] ), .F0(\U1/n4_adj_932 ), 
    .F1(\U1/n7635 ));
  SLICE_450 SLICE_450( .C1(\U1/n7680 ), .B1(\U1/curr_blu[12] ), 
    .A1(\U1/pwm_count[12] ), .D0(\U1/curr_blu[11] ), .C0(\U1/n7698 ), 
    .A0(\U1/pwm_count[11] ), .F0(\U1/n7680 ), .F1(\U1/n7672 ));
  SLICE_452 SLICE_452( .D1(\U1/curr_blu[15] ), .C1(\U1/n7636 ), 
    .B1(\U1/pwm_count[15] ), .D0(\U1/curr_blu[14] ), .C0(\U1/n7635 ), 
    .B0(\U1/pwm_count[14] ), .F0(\U1/n7636 ), .F1(\U1/n28_adj_931 ));
  SLICE_454 SLICE_454( .D1(\U1/pwm_count[12] ), .C1(\U1/n7688 ), 
    .B1(\U1/curr_grn[12] ), .C0(\U1/n7692 ), .B0(\U1/curr_grn[11] ), 
    .A0(\U1/pwm_count[11] ), .F0(\U1/n7688 ), .F1(\U1/n7668 ));
  SLICE_456 SLICE_456( .D1(\U1/curr_grn[15] ), .C1(\U1/n7630 ), 
    .B1(\U1/pwm_count[15] ), .D0(\U1/curr_grn[14] ), .C0(\U1/n7629 ), 
    .A0(\U1/pwm_count[14] ), .F0(\U1/n7630 ), .F1(\U1/n28_adj_920 ));
  SLICE_460 SLICE_460( .C1(\U1/n7624 ), .B1(\U1/curr_red[15] ), 
    .A1(\U1/pwm_count[15] ), .D0(\U1/curr_red[14] ), .C0(\U1/n7623 ), 
    .A0(\U1/pwm_count[14] ), .F0(\U1/n7624 ), .F1(\U1/n28_adj_926 ));
  SLICE_462 SLICE_462( .D1(\U1/n202[1] ), .C1(\U1/ramp_count[26] ), 
    .B1(\U1/ramp_count[27] ), .A1(\U1/n52 ), .D0(\U1/n52 ), 
    .B0(\U1/ramp_count[26] ), .A0(\U1/ramp_count[27] ), .F0(\U1/n899 ), 
    .F1(\U1/n224 ));
  SLICE_464 SLICE_464( .D1(\U1/off_max_cnt[24] ), .C1(\U1/steady_count[10] ), 
    .D0(\U1/steady_count[6] ), .C0(\U1/steady_count[5] ), 
    .A0(\U1/off_max_cnt[24] ), .F0(\U1/n10_adj_900 ), .F1(\U1/n8296 ));
  SLICE_465 SLICE_465( .D1(\U1/steady_count[7] ), .C1(\U1/steady_count[6] ), 
    .B1(\U1/steady_count[5] ), .A1(\U1/steady_count[8] ), 
    .D0(\U1/off_max_cnt[24] ), .C0(\U1/steady_count[5] ), 
    .B0(\U1/steady_count[6] ), .A0(\U1/steady_count[7] ), .F0(\U1/n7501 ), 
    .F1(\U1/n6028 ));
  SLICE_468 SLICE_468( .C0(\U1/n7689 ), .B0(\U1/curr_red[16] ), 
    .A0(\U1/pwm_count[16] ), .F0(\U1/n7690 ));
  SLICE_473 SLICE_473( .B0(\U1/curr_red[11] ), .A0(\U1/pwm_count[11] ), 
    .F0(\U1/n23_adj_804 ));
  SLICE_477 SLICE_477( .B1(\U1/curr_red[6] ), .A1(\U1/pwm_count[6] ), 
    .D0(\U1/pwm_count[6] ), .C0(\U1/pwm_count[5] ), .B0(\U1/curr_red[6] ), 
    .A0(\U1/curr_red[5] ), .F0(\U1/n7281 ), .F1(\U1/n13_adj_816 ));
  SLICE_479 SLICE_479( .C0(\U1/pwm_count[4] ), .A0(\U1/curr_grn[4] ), 
    .F0(\U1/n9_adj_928 ));
  SLICE_481 SLICE_481( .C1(\U1/pwm_count[6] ), .A1(\U1/curr_grn[6] ), 
    .D0(\U1/curr_grn[5] ), .C0(\U1/curr_grn[6] ), .B0(\U1/pwm_count[6] ), 
    .A0(\U1/pwm_count[5] ), .F0(\U1/n7311 ), .F1(\U1/n13_adj_901 ));
  SLICE_486 SLICE_486( .D0(\U1/pwm_count[2] ), .B0(\U1/curr_grn[2] ), 
    .F0(\U1/n5_adj_929 ));
  SLICE_490 SLICE_490( .C1(\U1/pwm_count[2] ), .A1(\U1/curr_blu[2] ), 
    .D0(\U1/pwm_count[2] ), .A0(\U1/curr_red[2] ), .F0(\U1/n5_adj_857 ), 
    .F1(\U1/n5 ));
  SLICE_491 SLICE_491( .B0(\U1/curr_red[3] ), .A0(\U1/pwm_count[3] ), 
    .F0(\U1/n7_adj_856 ));
  SLICE_494 SLICE_494( .D1(\U1/off_max_cnt[27] ), .C1(\U1/steady_count[8] ), 
    .B1(\U1/off_max_cnt[24] ), .A1(\U1/steady_count[4] ), 
    .D0(\U1/off_max_cnt[24] ), .C0(\U1/off_max_cnt[27] ), 
    .B0(\U1/steady_count[7] ), .A0(\U1/steady_count[16] ), .F0(\U1/n7365 ), 
    .F1(\U1/n7283 ));
  SLICE_495 SLICE_495( .D1(\U1/pwm_count[5] ), .C1(\U1/curr_blu[6] ), 
    .B1(\U1/pwm_count[6] ), .A1(\U1/curr_blu[5] ), .B0(\U1/curr_blu[6] ), 
    .A0(\U1/pwm_count[6] ), .F0(\U1/n13 ), .F1(\U1/n7341 ));
  SLICE_497 SLICE_497( .D1(\U1/pwm_count[4] ), .C1(\U1/pwm_count[8] ), 
    .B1(\U1/curr_blu[4] ), .A1(\U1/curr_blu[8] ), .D0(\U1/curr_blu[8] ), 
    .B0(\U1/pwm_count[8] ), .F0(\U1/n17 ), .F1(\U1/n7337 ));
  SLICE_500 SLICE_500( .DI1(\U1/blu_intensity_step_31__N_229[4] ), 
    .D1(\U1/BreatheRamp_s[2] ), .B1(\U1/blu_peak[30] ), .D0(\U1/n202[2] ), 
    .C0(\U1/blu_intensity_step[4] ), .A0(\U1/n202[3] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q1(\U1/blu_intensity_step[4] ), .F0(\U1/n1846 ), 
    .F1(\U1/blu_intensity_step_31__N_229[4] ));
  SLICE_502 SLICE_502( .D1(\U1/n202[3] ), .C1(\U1/n202[2] ), .D0(\U1/n202[2] ), 
    .C0(\U1/n202[3] ), .A0(\U1/grn_intensity_step[3] ), .F0(\U1/n1782 ), 
    .F1(\U1/n626 ));
  SLICE_506 SLICE_506( .C0(rst_c), .F0(\U1/n2 ));
  SLICE_507 SLICE_507( .DI1(\U1/grn_accum_31__N_351[31] ), 
    .D1(\U1/n172_adj_935[32] ), .C1(\U1/n202[3] ), .B1(\U1/n202[2] ), 
    .A1(\U1/n202[1] ), .D0(\U1/n202[3] ), .B0(\U1/n202[1] ), .A0(\U1/n202[2] ), 
    .LSR(rst_c), .CLK(\U1/clk24M ), .Q1(\U1/grn_accum[31] ), .F0(\U1/n3347 ), 
    .F1(\U1/grn_accum_31__N_351[31] ));
  SLICE_511 SLICE_511( .DI1(\U1/red_intensity_step_31__N_165[4] ), 
    .D1(\U1/BreatheRamp_s[2] ), .B1(\U1/red_peak[30] ), .D0(\U1/n202[3] ), 
    .C0(\U1/n202[2] ), .A0(\U1/red_intensity_step[4] ), .LSR(rst_c), 
    .CLK(\U1/clk24M ), .Q1(\U1/red_intensity_step[4] ), .F0(\U1/n1911 ), 
    .F1(\U1/red_intensity_step_31__N_165[4] ));
  SLICE_520 SLICE_520( .D1(\U1/off_max_cnt[27] ), .B1(\U1/steady_count[25] ), 
    .D0(\U1/steady_count[14] ), .C0(\U1/n7643 ), .B0(\U1/steady_count[15] ), 
    .A0(\U1/off_max_cnt[27] ), .F0(\U1/n7586 ), .F1(\U1/n8306 ));
  SLICE_523 SLICE_523( .D1(\U1/steady_count[21] ), .C1(\U1/steady_count[9] ), 
    .B1(\U1/off_max_cnt[24] ), .A1(\U1/steady_count[22] ), 
    .C0(\U1/steady_count[2] ), .B0(\U1/steady_count[3] ), 
    .A0(\U1/off_max_cnt[24] ), .F0(\U1/n6_adj_913 ), .F1(\U1/n24 ));
  SLICE_526 SLICE_526( .D0(\U1/n202[0] ), .C0(\U1/n611 ), .F0(\U1/n221 ));
  SLICE_534 SLICE_534( .F0(VCC_net));
  U2_RGB_CORE_inst U2_RGB_CORE_inst( .CURREN(VCC_net), .RGBLEDEN(VCC_net), 
    .RGB0PWM(BLU_c), .RGB1PWM(GRN_c), .RGB2PWM(RED_c), .RGB2(n8963), 
    .RGB1(n8964), .RGB0(n8965));
  U1____lscc_pll_inst_u_PLL_B \U1.__.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk12M_c), .FEEDBACK(\U1/__/lscc_pll_inst/feedback_w ), 
    .RESET_N(\U1/n2 ), .INTFBOUT(\U1/__/lscc_pll_inst/feedback_w ), 
    .OUTGLOBAL(\U1/clk24M ));
  BLUn BLUn_I( .PADDT(VCC_net), .PADDO(n8965), .BLUn(BLUn));
  GRNn GRNn_I( .PADDT(VCC_net), .PADDO(n8964), .GRNn(GRNn));
  REDn REDn_I( .PADDT(VCC_net), .PADDO(n8963), .REDn(REDn));
  RGB_Blink_En RGB_Blink_En_I( .PADDI(BlinkRate_s_3__N_9_c_0), 
    .RGB_Blink_En(RGB_Blink_En));
  color_sel_0_ \color_sel[0]_I ( .PADDI(color_sel_c_0), 
    .colorsel0(color_sel[0]));
  color_sel_1_ \color_sel[1]_I ( .PADDI(color_sel_c_1), 
    .colorsel1(color_sel[1]));
  RED RED_I( .PADDO(RED_c), .RED(RED));
  BLU BLU_I( .PADDO(BLU_c), .BLU(BLU));
  GRN GRN_I( .PADDO(GRN_c), .GRN(GRN));
  rst rst_I( .PADDI(rst_c), .rst(rst));
  clk12M clk12M_I( .PADDI(clk12M_c), .clk12M(clk12M));
endmodule

module SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module SLICE_1 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_7 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_8 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_9 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_12 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_14 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_15 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_17 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_19 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \U1/add_2611_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_20 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_21 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \U1/add_2612_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_29 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2613_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \U1/add_2613_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_46 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_128_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \U1/add_128_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_29 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2611_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \U1/add_129_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/pwm_count_301_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \U1/pwm_count_301_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \U1/add_129_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \U1/add_2612_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input DI1, DI0, B1, B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_85_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \U1/i1580_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \U1/grn_peak_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_peak_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module SLICE_86 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \U1/mux_61_i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \U1/i1746_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \U1/curr_blu_i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_87_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_87_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/RGB_color_s_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/RGB_color_s_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_89 ( input DI1, DI0, B1, D0, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \U1/i403_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \U1/i1537_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_peak_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_peak_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_90 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \U1/i1744_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \U1/i1745_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_blu_i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_91 ( input DI1, DI0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_91_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20012 \U1/off_max_cnt_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20012 \U1/off_max_cnt_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20012 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module SLICE_93 ( input DI1, DI0, B1, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_93_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_93_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \U1/BreatheRamp_s_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/ramp_max_cnt_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_94 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \U1/i1742_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \U1/i1743_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_blu_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \U1/i1740_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \U1/i1741_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_blu_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \U1/i1738_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \U1/i1739_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_blu_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \U1/i1736_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \U1/i1737_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_blu_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_101 ( input DI1, DI0, D1, B1, C0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \U1/select_19_Select_3_i2_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \U1/select_19_Select_4_i2_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \U1/grn_intensity_step_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_intensity_step_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40023 \U1/i1734_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \U1/i1735_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_blu_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_108 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40025 \U1/i1732_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \U1/i1733_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_blu_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \U1/i1728_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \U1/i1731_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_blu_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_blu_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_111 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40028 \U1/mux_63_i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \U1/i1761_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \U1/curr_grn_i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xCC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 \U1/i1760_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \U1/mux_63_i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1712_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1711_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i13 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i12 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_116 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40025 \U1/i1758_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \U1/i1759_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40023 \U1/i1756_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \U1/i1757_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_grn_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_120 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40035 \U1/i1762_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \U1/i1730_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_red_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \U1/i1747_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \U1/i1729_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_122 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \U1/i1754_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \U1/i1755_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_126 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \U1/i1752_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \U1/i1753_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40039 \U1/i5193_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \U1/i5185_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_pwm ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_pwm ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_128 ( input DI0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40041 \U1/i5189_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \U1/grn_pwm ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40042 \U1/i1750_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \U1/i1751_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40043 \U1/i1533_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \U1/i1548_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blink_state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20012 \U1/blink_state_FSM_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 \U1/i1748_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \U1/i1749_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_grn_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_grn_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input DI1, DI0, D1, C1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1709_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1710_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40002 \U1/mux_65_i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \U1/i1777_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \U1/curr_red_i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_141 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \U1/i1775_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \U1/i1776_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_red_i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \U1/i1773_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \U1/i1774_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_red_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_145 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40048 \U1/i1771_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \U1/i1772_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/curr_red_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40026 \U1/i1769_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \U1/i1770_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_red_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_150 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \U1/i1767_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \U1/i1768_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_red_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_152 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40051 \U1/i1765_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \U1/i1766_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/curr_red_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40053 \U1/i1763_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \U1/i1764_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/curr_red_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/curr_red_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40054 \U1/mux_169_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \U1.i1700_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_159 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 \U1.i1698_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \U1.i1699_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40058 \U1.i1696_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \U1.i1697_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i26 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xD0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \U1.i1694_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \U1.i1695_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x8C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40062 \U1.i1692_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \U1.i1693_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x8A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40064 \U1.i1690_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \U1.i1691_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 \U1.i1688_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \U1.i1689_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_171 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40064 \U1.i1686_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \U1.i1687_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_173 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \U1.i1684_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \U1.i1685_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xD0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40069 \U1.i1682_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \U1.i1683_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xAA08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_177 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \U1.i1680_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \U1.i1681_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_179 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40071 \U1.i1678_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \U1.i1679_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_181 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1707_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1708_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_182 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40073 \U1.i1676_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \U1.i1677_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40073 \U1.i1674_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \U1.i1675_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_accum_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blu_accum_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_186 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1705_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1706_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1703_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1704_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_191 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1701_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U1/i1702_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input DI1, DI0, D1, B1, C0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40074 \U1/i1542_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \U1/i1544_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/pwm_count_301__i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 \U1/mux_161_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \U1/mux_161_i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i29 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i30 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40079 \U1/i1541_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U1/i1555_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/pwm_count_301__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_199 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40080 \U1.i1637_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \U1.i1638_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i27 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xAA08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_201 ( input DI1, DI0, D1, A1, D0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40082 \U1/i1535_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \U1/i1536_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/pwm_count_301__i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 \U1.i1635_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \U1.i1636_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i26 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \U1.i1633_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \U1.i1634_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_206 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 \U1.i1631_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \U1.i1632_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_208 ( input DI1, DI0, C1, A1, D0, B0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40087 \U1/i1560_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \U1/i1579_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/pwm_count_301__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_209 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40080 \U1.i1629_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \U1.i1630_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_212 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 \U1.i1627_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \U1.i1628_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_214 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40089 \U1.i1625_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \U1.i1626_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 \U1.i1623_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \U1.i1624_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_217 ( input DI1, DI0, D1, A1, B0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40090 \U1/i1557_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \U1/i1534_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \U1/pwm_count_301__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40092 \U1.i1621_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \U1.i1622_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_221 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40080 \U1.i1619_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \U1.i1620_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_223 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40069 \U1.i1617_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \U1.i1618_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \U1.i1615_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \U1.i1616_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_228 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40080 \U1.i1613_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \U1.i1614_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/grn_accum_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/grn_accum_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_230 ( input DI1, DI0, C1, A1, D0, B0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40094 \U1/i1564_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1559_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/pwm_count_301__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40095 \U1/mux_165_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \U1.i1669_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40073 \U1.i1667_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \U1.i1668_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_236 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 \U1.i1665_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \U1.i1666_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i26 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \U1.i1663_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \U1.i1664_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_241 ( input DI1, DI0, C1, A1, D0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40087 \U1/i1576_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1575_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/pwm_count_301__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_242 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40097 \U1.i1661_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \U1.i1662_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xCC08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_244 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40062 \U1.i1659_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \U1.i1660_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_246 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \U1.i1657_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \U1.i1658_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_248 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40092 \U1.i1655_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \U1.i1656_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40099 \U1.i1653_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \U1.i1654_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xAE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40099 \U1.i1651_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \U1.i1652_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_255 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40092 \U1.i1649_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \U1.i1650_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_257 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 \U1.i1647_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \U1.i1648_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_259 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 \U1.i1645_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \U1.i1646_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xCC08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_261 ( input DI1, DI0, D1, B1, C0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40074 \U1/i1538_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \U1/i1565_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/pwm_count_301__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \U1.i1643_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \U1.i1644_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_accum_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/red_accum_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_264 ( input DI1, DI0, B1, A1, C0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 \U1/i1578_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \U1/i1577_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \U1/pwm_count_301__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/pwm_count_301__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_269 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 \U1/i1604_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \U1/i1_4_lut_adj_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blink_state_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \U1/blink_state_FSM_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xCE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1725_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1726_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i26 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i27 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_273 ( input DI1, DI0, D1, C1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1723_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1724_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_275 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1721_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1722_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_277 ( input DI1, DI0, D1, B1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1719_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1720_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_279 ( input DI0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40107 SLICE_279_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20012 \U1/BlinkRate_s_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1558_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1605_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_281 ( input DI1, DI0, C1, A1, D0, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40087 \U1/i1601_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U1/i1602_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_283 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40094 \U1/i1599_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \U1/i1600_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_286 ( input DI1, DI0, B1, A1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40108 \U1/i1597_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1598_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1595_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U1/i1596_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i13 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i12 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_291 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1593_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1594_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i14 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_293 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1591_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1592_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i17 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i16 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_295 ( input DI1, DI0, D1, A1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40082 \U1/i1589_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1590_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i19 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i18 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_297 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1587_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U1/i1588_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i21 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i20 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_299 ( input DI1, DI0, D1, A1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40082 \U1/i1585_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1586_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i23 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i22 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_301 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \U1/i1583_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U1/i1584_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i25 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i24 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_303 ( input DI1, DI0, D1, C1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1581_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1582_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i27 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i26 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_305 ( input DI1, DI0, D1, A1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40082 \U1/i1563_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1570_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_307 ( input DI1, DI0, D1, C1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1547_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1561_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_310 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1540_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \U1/i1543_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/ramp_count__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/ramp_count__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_312 ( input DI1, DI0, D1, A1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40082 \U1/i1717_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1718_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_314 ( input DI1, DI0, D1, C1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1715_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1716_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_317 ( input DI1, DI0, D1, C1, D0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \U1/i1713_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U1/i1714_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \U1/steady_count__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \U1/steady_count__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \U1/i4904_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \U1/i4887_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x5DAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_321 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \U1/i4895_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/LessThan_61_i27_rep_41_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF6FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \U1/i4922_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \U1/i5086_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \U1/i5158_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \U1/i4932_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \U1/i4792_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/LessThan_61_i19_rep_44_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x37CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \U1/i2_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \U1/LessThan_76_i52_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFD54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \U1/LessThan_76_i48_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \U1/i4759_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x80FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \U1/i4818_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \U1/i5002_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x3BCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40124 \U1/i4986_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \U1/LessThan_61_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \U1/i5100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \U1/i4760_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xD554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \U1/LessThan_76_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \U1/i4892_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \U1/i4761_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \U1/i5165_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x80FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \U1/i5178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \U1/i4924_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \U1/i4918_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \U1/i5176_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \U1/i5162_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \U1/LessThan_61_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x8EAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 \U1/i5172_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \U1/i5168_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_343 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \U1/i5094_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \U1/i4776_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x3BCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \U1/i5064_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \U1/i5038_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \U1/i5197_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \U1/i5196_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_347 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \U1/i5150_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/pwm_count_17__I_0_i31_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \U1/i5208_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \U1.i5203_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40147 \U1/i5144_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \U1/pwm_count_17__I_0_58_i31_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \U1/i5201_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \U1/i5200_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_351 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \U1/i5156_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/pwm_count_17__I_0_59_i31_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \U1/i5076_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/pwm_count_17__I_0_58_i29_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \U1/LessThan_61_i39_rep_30_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \U1/LessThan_61_i35_rep_79_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \U1/i5183_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \U1/i5182_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \U1/i4962_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \U1/i4858_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \U1/i4862_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \U1/pwm_count_17__I_0_59_i11_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_359 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \U1/pwm_count_17__I_0_59_i6_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \U1/pwm_count_17__I_0_59_i7_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \U1/pwm_count_17__I_0_i7_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \U1/pwm_count_17__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_361 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \U1.i5211_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \U1/i5210_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_362 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \U1/LessThan_61_i30_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \U1/LessThan_61_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \U1/pwm_count_17__I_0_i15_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \U1/pwm_count_17__I_0_59_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \U1/i4978_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \U1/pwm_count_17__I_0_59_i29_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \U1.i5134_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \U1/pwm_count_17__I_0_58_i6_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_368 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \U1/pwm_count_17__I_0_i19_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \U1/pwm_count_17__I_0_59_i19_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_369 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \U1.i5217_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \U1/i5216_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_370 ( input D1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \U1/pwm_count_17__I_0_i27_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \U1/pwm_count_17__I_0_59_i27_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_371 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \U1/i4972_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \U1/pwm_count_17__I_0_59_i25_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \U1.i5130_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \U1/pwm_count_17__I_0_58_i10_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_374 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \U1.pwm_count_17__I_0_58_i16_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \U1/pwm_count_17__I_0_58_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 \U1/i5394_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \U1/i430_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xBB3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \U1.i5142_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \U1/pwm_count_17__I_0_58_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_380 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 \U1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \U1/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \U1/i204_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \U1/i288_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_383 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 \U1/i48_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \U1/i1_4_lut_adj_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 \U1/i279_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \U1/i5111_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xD554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 \U1/i5058_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \U1/i4798_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_387 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \U1/i5072_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \U1/pwm_count_17__I_0_58_i25_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \U1.i5114_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \U1/pwm_count_17__I_0_59_i10_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \U1.pwm_count_17__I_0_59_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \U1/pwm_count_17__I_0_59_i8_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_393 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40160 \U1/pwm_count_17__I_0_58_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_394 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \U1/i5160_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \U1/LessThan_61_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_396 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 \U1/i4804_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \U1/pwm_count_17__I_0_58_i11_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \U1/pwm_count_17__I_0_59_i9_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \U1/pwm_count_17__I_0_58_i9_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \U1/i5212_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \U1/i4928_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \U1/i4834_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \U1/pwm_count_17__I_0_i11_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \U1/i4826_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/pwm_count_17__I_0_i17_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \U1/i5008_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \U1/i4828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_405 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40202 \U1/i5026_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \U1/pwm_count_17__I_0_i29_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40191 \U1/i5022_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \U1/pwm_count_17__I_0_i25_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_408 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \U1/pwm_count_17__I_0_59_i23_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \U1/pwm_count_17__I_0_i23_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \U1/i1782_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \U1/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_411 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \U1/pwm_count_17__I_0_59_i21_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \U1/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 \U1/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \U1/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_413 ( input C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \U1/pwm_count_17__I_0_58_i27_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \U1/i9_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_414 ( input C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \U1/LessThan_61_i47_rep_25_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \U1/i5195_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \U1/i5219_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \U1/i5218_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \U1/LessThan_76_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \U1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_420 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40215 \U1/pwm_count_17__I_0_58_i17_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_421 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \U1.i5056_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \U1/pwm_count_17__I_0_58_i19_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \U1/i5205_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \U1/i5213_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_424 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \U1/i358_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \U1/i1_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_426 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \U1/i5098_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \U1/LessThan_61_i25_rep_53_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_427 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 \U1/LessThan_61_i23_rep_57_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \U1/i4788_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_428 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \U1/LessThan_61_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \U1/LessThan_61_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_430 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40224 \U1/pwm_count_17__I_0_i21_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \U1/pwm_count_17__I_0_58_i21_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_431 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \U1.i5215_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \U1/i5214_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \U1/i1_4_lut_adj_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \U1/i1_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \U1/i1_4_lut_adj_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \U1/i366_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_440 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40231 \U1/i347_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \U1/i346_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_442 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \U1.i5148_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \U1/pwm_count_17__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \U1.i5122_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \U1/pwm_count_17__I_0_i10_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \U1.pwm_count_17__I_0_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \U1/pwm_count_17__I_0_i8_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_448 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \U1.i5154_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \U1/pwm_count_17__I_0_59_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_450 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \U1.i5191_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \U1.i5199_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_452 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \U1.i5117_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \U1.i5155_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_454 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \U1.i5187_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \U1.i5207_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \U1.i5125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \U1.i5149_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_460 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \U1.i5133_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \U1.i5143_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_462 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \U1/i45_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \U1/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \U1/LessThan_61_i21_rep_49_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \U1/LessThan_61_i10_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40241 \U1/i1_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 \U1/i5020_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_468 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40243 \U1/i5209_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_473 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40153 \U1/pwm_count_17__I_0_58_i23_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_477 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \U1/pwm_count_17__I_0_58_i13_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 \U1/i4800_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_479 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40112 \U1/pwm_count_17__I_0_i9_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_481 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \U1/pwm_count_17__I_0_i13_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \U1/i4830_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40215 \U1/pwm_count_17__I_0_i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_490 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \U1/pwm_count_17__I_0_59_i5_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \U1/pwm_count_17__I_0_58_i5_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_491 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40153 \U1/pwm_count_17__I_0_58_i7_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 \U1/i4802_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 \U1/i4884_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 \U1/i4860_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \U1/pwm_count_17__I_0_59_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40250 \U1/i4856_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \U1/pwm_count_17__I_0_59_i17_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_500 ( input DI1, D1, B1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40251 \U1/select_20_Select_4_i2_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \U1/i237_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/blu_intensity_step_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 \U1/i77_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \U1/i205_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input C0, output F0 );
  wire   GNDI;

  lut40255 \U1/i4_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_507 ( input DI1, D1, C1, B1, A1, D0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40067 \U1.i1639_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \U1/i1552_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \U1/grn_accum_i31 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_511 ( input DI1, D1, B1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40251 \U1/select_18_Select_4_i2_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40257 \U1/i270_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \U1/red_intensity_step_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_520 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40258 \U1/LessThan_61_i51_rep_59_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \U1/i5105_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xD554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_523 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40260 \U1/LessThan_61_i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \U1/LessThan_61_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_526 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40261 \U1/i42_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_534 ( output F0 );
  wire   GNDI;

  lut40262 i5939( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module U2_RGB_CORE_inst ( input CURREN, RGBLEDEN, RGB0PWM, RGB1PWM, RGB2PWM, 
    output RGB2, RGB1, RGB0 );
  wire   GNDI;

  RGB_CORE_B U2_RGB_CORE_inst( .CURREN(CURREN), .RGBLEDEN(RGBLEDEN), 
    .RGB0PWM(RGB0PWM), .RGB1PWM(RGB1PWM), .RGB2PWM(RGB2PWM), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .RGB2(RGB2), 
    .RGB1(RGB1), .RGB0(RGB0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RGBLEDEN => RGB2) = (0:0:0,0:0:0);
    (RGBLEDEN => RGB1) = (0:0:0,0:0:0);
    (RGBLEDEN => RGB0) = (0:0:0,0:0:0);
    (RGB0PWM => RGB0) = (0:0:0,0:0:0);
    (RGB1PWM => RGB1) = (0:0:0,0:0:0);
    (RGB2PWM => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_CORE_B ( input CURREN, RGBLEDEN, RGB0PWM, RGB1PWM, RGB2PWM, TRIM9, 
    TRIM8, TRIM7, TRIM6, TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output RGB2, 
    RGB1, RGB0 );

  RGB_CORE INST10( .CURREN(CURREN), .RGBLEDEN(RGBLEDEN), .RGB0PWM(RGB0PWM), 
    .RGB1PWM(RGB1PWM), .RGB2PWM(RGB2PWM), .TRIM9(TRIM9), .TRIM8(TRIM8), 
    .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), .TRIM3(TRIM3), 
    .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .RGB2(RGB2), .RGB1(RGB1), 
    .RGB0(RGB0));
  defparam INST10.CURRENT_MODE = "0";
  defparam INST10.FABRIC_TRIME = "DISABLE";
  defparam INST10.RGB0_CURRENT = "0b111111";
  defparam INST10.RGB1_CURRENT = "0b111111";
  defparam INST10.RGB2_CURRENT = "0b111111";
endmodule

module U1____lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \U1/__/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "63";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module BLUn ( input PADDT, PADDO, output BLUn );

  OB_RGB_B U2_rgb0Pad( .T_N(PADDT), .I(PADDO), .O(), .B(BLUn));

  specify
    (PADDT => BLUn) = (0:0:0,0:0:0);
    (PADDO => BLUn) = (0:0:0,0:0:0);
  endspecify

endmodule

module OB_RGB_B ( input T_N, I, output O, inout B );

  OB_RGB INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module GRNn ( input PADDT, PADDO, output GRNn );

  OB_RGB_B U2_rgb1Pad( .T_N(PADDT), .I(PADDO), .O(), .B(GRNn));

  specify
    (PADDT => GRNn) = (0:0:0,0:0:0);
    (PADDO => GRNn) = (0:0:0,0:0:0);
  endspecify

endmodule

module REDn ( input PADDT, PADDO, output REDn );

  OB_RGB_B U2_rgb2Pad( .T_N(PADDT), .I(PADDO), .O(), .B(REDn));

  specify
    (PADDT => REDn) = (0:0:0,0:0:0);
    (PADDO => REDn) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_Blink_En ( output PADDI, input RGB_Blink_En );
  wire   GNDI;

  BB_B_B \BlinkRate_s_3__N_9_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(RGB_Blink_En));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RGB_Blink_En => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module color_sel_0_ ( output PADDI, input colorsel0 );
  wire   GNDI;

  BB_B_B \color_sel_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(colorsel0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (colorsel0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_sel_1_ ( output PADDI, input colorsel1 );
  wire   GNDI;

  BB_B_B \color_sel_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(colorsel1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (colorsel1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module RED ( input PADDO, output RED );
  wire   VCCI;

  BB_B_B \RED_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RED));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RED) = (0:0:0,0:0:0);
  endspecify

endmodule

module BLU ( input PADDO, output BLU );
  wire   VCCI;

  BB_B_B \BLU_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(BLU));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => BLU) = (0:0:0,0:0:0);
  endspecify

endmodule

module GRN ( input PADDO, output GRN );
  wire   VCCI;

  BB_B_B \GRN_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(GRN));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => GRN) = (0:0:0,0:0:0);
  endspecify

endmodule

module rst ( output PADDI, input rst );
  wire   GNDI;

  BB_B_B \rst_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(rst));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (rst => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk12M ( output PADDI, input clk12M );
  wire   GNDI;

  BB_B_B \clk12M_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk12M));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk12M => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
