#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul 27 22:23:38 2021
# Process ID: 760
# Current directory: E:/Memristor_testboard/GenesysDDR/Genesys.runs/synth_1
# Command line: vivado.exe -log Genesys_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Genesys_wrapper.tcl
# Log file: E:/Memristor_testboard/GenesysDDR/Genesys.runs/synth_1/Genesys_wrapper.vds
# Journal file: E:/Memristor_testboard/GenesysDDR/Genesys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Genesys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/pingpong_platform'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Genesys_mig_7series_0_0' generated file not found 'e:/Memristor_testboard/GenesysDDR/.Xil/Vivado-17824-LAPTOP-OFG8SEHU/coregen/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Genesys_mig_7series_0_0' generated file not found 'e:/Memristor_testboard/GenesysDDR/.Xil/Vivado-17824-LAPTOP-OFG8SEHU/coregen/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Genesys_mig_7series_0_0' generated file not found 'e:/Memristor_testboard/GenesysDDR/.Xil/Vivado-17824-LAPTOP-OFG8SEHU/coregen/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Genesys_mig_7series_0_0' generated file not found 'e:/Memristor_testboard/GenesysDDR/.Xil/Vivado-17824-LAPTOP-OFG8SEHU/coregen/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Genesys_mig_7series_0_0' generated file not found 'e:/Memristor_testboard/GenesysDDR/.Xil/Vivado-17824-LAPTOP-OFG8SEHU/coregen/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0_sim_netlist.vhdl'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 601.484 ; gain = 113.012
Command: synth_design -top Genesys_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 5 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: e:/Memristor_testboard/GenesysDDR/.Xil/Vivado-17824-LAPTOP-OFG8SEHU/coregen/Genesys_mig_7series_0_0/Genesys_mig_7series_0_0.dcp
INFO: [Common 17-206] Exiting Vivado at Tue Jul 27 22:24:21 2021...
