Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Mon Oct  7 10:53:53 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Fir_filter_wrapper_control_sets_placed.rpt
| Design       : Fir_filter_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   262 |
|    Minimum number of control sets                        |   262 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   684 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   262 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     9 |
| >= 16              |   116 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             553 |          177 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             622 |          222 |
| Yes          | No                    | No                     |            1937 |          404 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            2150 |          600 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                    | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                1 |              1 |         1.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                1 |              2 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                   | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                        | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                   | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0      |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                     | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                  | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                        | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                           | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                    | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                            |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                1 |              5 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                   |                1 |              5 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                       |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                          | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                   |                3 |              5 |         1.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                  | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                         | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                     |                2 |              5 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              6 |         6.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                           | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3                                                                                                                                     |                2 |              6 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                  | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | Fir_filter_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                2 |              6 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                              | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              7 |         3.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                  | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                              | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                            | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]              |                2 |              7 |         3.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                                  |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                               | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                1 |              8 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                   | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                   | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                               | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                  | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                      | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                  | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                              | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                           | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                1 |              8 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                             | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                1 |              8 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                     | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                                     | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2                              |                2 |              8 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                3 |              9 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                2 |              9 |         4.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                          | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                4 |              9 |         2.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                  |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                  | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                3 |              9 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              9 |         4.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             10 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                  |                4 |             10 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                               | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             11 |         1.57 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                           | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                5 |             12 |         2.40 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                       | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                5 |             12 |         2.40 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                6 |             13 |         2.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                4 |             13 |         3.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                3 |             13 |         4.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                6 |             13 |         2.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                  | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                  | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             14 |         3.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                      |                4 |             14 |         3.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                        | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                5 |             14 |         2.80 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             15 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                3 |             15 |         5.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                7 |             15 |         2.14 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                             |                5 |             16 |         3.20 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                             | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                             |                5 |             17 |         3.40 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                   |                4 |             17 |         4.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                      |                5 |             18 |         3.60 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                            | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                          | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             23 |         3.29 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                7 |             25 |         3.57 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                7 |             26 |         3.71 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                              | Fir_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                  | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                      | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             28 |         2.15 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                            |                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                8 |             31 |         3.88 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                   |                9 |             31 |         3.44 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                  | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                6 |             31 |         5.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |         2.13 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                     | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                9 |             32 |         3.56 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                          |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                     | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |               10 |             32 |         3.20 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/wr_enable                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                      | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                   |                6 |             33 |         5.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                        | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                7 |             33 |         4.71 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               11 |             33 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_enable                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |               12 |             34 |         2.83 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                              |                9 |             35 |         3.89 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |               13 |             35 |         2.69 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               17 |             35 |         2.06 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                              | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                  |                8 |             36 |         4.50 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                9 |             37 |         4.11 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                         | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                      |               10 |             37 |         3.70 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |               10 |             39 |         3.90 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                 |                5 |             39 |         7.80 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                   | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                    |               11 |             41 |         3.73 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                               | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               10 |             41 |         4.10 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                           | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               13 |             41 |         3.15 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                8 |             41 |         5.12 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                      | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             42 |         3.82 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                    |                6 |             42 |         7.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |               14 |             42 |         3.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                     | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                 |                6 |             43 |         7.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                      | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             44 |         4.40 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             47 |         3.36 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg            |               14 |             52 |         3.71 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                          | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |               13 |             59 |         4.54 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                             | Fir_filter_i/filter/fir_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |               13 |             59 |         4.54 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |               14 |             60 |         4.29 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                 | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               10 |             60 |         6.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                              | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             63 |         4.20 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/filter/fir_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               25 |             63 |         2.52 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[7].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[6].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[5].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[3].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[20].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[14].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/not_full_1_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[15].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[19].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[1].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[24].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[25].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[17].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[16].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[23].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[9].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[2].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[13].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[18].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[12].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[22].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[11].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[10].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[21].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[8].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[1].g_non_symmetric.g_data_array.g_data[4].g_data_casc_buff.i_data_casc_buff/g_buff.i_buff/not_full_1_reg                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | Fir_filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             65 |         3.42 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                 |               20 |             67 |         3.35 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                                                                                                                                 |               18 |             67 |         3.72 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               13 |             67 |         5.15 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | Fir_filter_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |               23 |             73 |         3.17 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 | Fir_filter_i/filter/fir/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               27 |             96 |         3.56 |
|  Fir_filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              178 |            554 |         3.11 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


