{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701143445162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701143445166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 11:50:45 2023 " "Processing started: Tue Nov 28 11:50:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701143445166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143445166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143445166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701143445491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701143445491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143451642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143451642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701143451647 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701143451647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701143451648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../rtl/sdr.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143451648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143451648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram_init.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdram_init.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143451653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143451653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(90) " "Verilog HDL warning at sdram_control.v(90): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram_control.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdram_control.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701143451657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref params.h(35) " "Verilog HDL Declaration information at params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../rtl/params.h" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701143451657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/rtl/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/rtl/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "../rtl/sdram_control.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/sdram_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143451658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143451658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/testbench/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/testbench/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "../testbench/sdram_init_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/testbench/sdram_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143451661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143451661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/sdram/testbench/sdram_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/sdram/testbench/sdram_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_tb " "Found entity 1: sdram_control_tb" {  } { { "../testbench/sdram_control_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/testbench/sdram_control_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701143451665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143451665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM " "Elaborating entity \"SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701143451695 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Wr_use SDRAM.v(49) " "Output port \"Wr_use\" at SDRAM.v(49) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd_data SDRAM.v(51) " "Output port \"Rd_data\" at SDRAM.v(51) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd_use SDRAM.v(58) " "Output port \"Rd_use\" at SDRAM.v(58) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sa SDRAM.v(60) " "Output port \"Sa\" at SDRAM.v(60) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ba SDRAM.v(61) " "Output port \"Ba\" at SDRAM.v(61) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Dqm SDRAM.v(68) " "Output port \"Dqm\" at SDRAM.v(68) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Wr_full SDRAM.v(48) " "Output port \"Wr_full\" at SDRAM.v(48) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd_empty SDRAM.v(57) " "Output port \"Rd_empty\" at SDRAM.v(57) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cs_n SDRAM.v(62) " "Output port \"Cs_n\" at SDRAM.v(62) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cke SDRAM.v(63) " "Output port \"Cke\" at SDRAM.v(63) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ras_n SDRAM.v(64) " "Output port \"Ras_n\" at SDRAM.v(64) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cas_n SDRAM.v(65) " "Output port \"Cas_n\" at SDRAM.v(65) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "We_n SDRAM.v(66) " "Output port \"We_n\" at SDRAM.v(66) has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701143451699 "|SDRAM"}
{ "Warning" "WSGN_EMPTY_SHELL" "SDRAM " "Entity \"SDRAM\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1701143451700 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[0\] " "bidirectional pin \"Dq\[0\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[1\] " "bidirectional pin \"Dq\[1\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[2\] " "bidirectional pin \"Dq\[2\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[3\] " "bidirectional pin \"Dq\[3\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[4\] " "bidirectional pin \"Dq\[4\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[5\] " "bidirectional pin \"Dq\[5\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[6\] " "bidirectional pin \"Dq\[6\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[7\] " "bidirectional pin \"Dq\[7\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[8\] " "bidirectional pin \"Dq\[8\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[9\] " "bidirectional pin \"Dq\[9\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[10\] " "bidirectional pin \"Dq\[10\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[11\] " "bidirectional pin \"Dq\[11\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[12\] " "bidirectional pin \"Dq\[12\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[13\] " "bidirectional pin \"Dq\[13\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[14\] " "bidirectional pin \"Dq\[14\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Dq\[15\] " "bidirectional pin \"Dq\[15\]\" has no driver" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701143451943 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701143451943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_full GND " "Pin \"Wr_full\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_full"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[0\] GND " "Pin \"Wr_use\[0\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[1\] GND " "Pin \"Wr_use\[1\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[2\] GND " "Pin \"Wr_use\[2\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[3\] GND " "Pin \"Wr_use\[3\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[4\] GND " "Pin \"Wr_use\[4\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[5\] GND " "Pin \"Wr_use\[5\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[6\] GND " "Pin \"Wr_use\[6\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Wr_use\[7\] GND " "Pin \"Wr_use\[7\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Wr_use[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[0\] GND " "Pin \"Rd_data\[0\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[1\] GND " "Pin \"Rd_data\[1\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[2\] GND " "Pin \"Rd_data\[2\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[3\] GND " "Pin \"Rd_data\[3\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[4\] GND " "Pin \"Rd_data\[4\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[5\] GND " "Pin \"Rd_data\[5\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[6\] GND " "Pin \"Rd_data\[6\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[7\] GND " "Pin \"Rd_data\[7\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[8\] GND " "Pin \"Rd_data\[8\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[9\] GND " "Pin \"Rd_data\[9\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[10\] GND " "Pin \"Rd_data\[10\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[11\] GND " "Pin \"Rd_data\[11\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[12\] GND " "Pin \"Rd_data\[12\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[13\] GND " "Pin \"Rd_data\[13\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[14\] GND " "Pin \"Rd_data\[14\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[15\] GND " "Pin \"Rd_data\[15\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_empty GND " "Pin \"Rd_empty\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[0\] GND " "Pin \"Rd_use\[0\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[1\] GND " "Pin \"Rd_use\[1\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[2\] GND " "Pin \"Rd_use\[2\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[3\] GND " "Pin \"Rd_use\[3\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[4\] GND " "Pin \"Rd_use\[4\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[5\] GND " "Pin \"Rd_use\[5\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[6\] GND " "Pin \"Rd_use\[6\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_use\[7\] GND " "Pin \"Rd_use\[7\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Rd_use[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[0\] GND " "Pin \"Sa\[0\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[1\] GND " "Pin \"Sa\[1\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[2\] GND " "Pin \"Sa\[2\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[3\] GND " "Pin \"Sa\[3\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[4\] GND " "Pin \"Sa\[4\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[5\] GND " "Pin \"Sa\[5\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[6\] GND " "Pin \"Sa\[6\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[7\] GND " "Pin \"Sa\[7\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[8\] GND " "Pin \"Sa\[8\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[9\] GND " "Pin \"Sa\[9\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[10\] GND " "Pin \"Sa\[10\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[11\] GND " "Pin \"Sa\[11\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[12\] GND " "Pin \"Sa\[12\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Sa[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ba\[0\] GND " "Pin \"Ba\[0\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ba\[1\] GND " "Pin \"Ba\[1\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs_n GND " "Pin \"Cs_n\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cke GND " "Pin \"Cke\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ras_n GND " "Pin \"Ras_n\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cas_n GND " "Pin \"Cas_n\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "We_n GND " "Pin \"We_n\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|We_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[0\] GND " "Pin \"Dqm\[0\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[1\] GND " "Pin \"Dqm\[1\]\" is stuck at GND" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701143451965 "|SDRAM|Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701143451965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpga/workspace/fpga-exps/SDRAM/proj/output_files/SDRAM.map.smsg " "Generated suppressed messages file C:/fpga/workspace/fpga-exps/SDRAM/proj/output_files/SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143452046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701143452244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701143452244 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "121 " "Design contains 121 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst_n " "No output dependent on input pin \"Rst_n\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sd_clk " "No output dependent on input pin \"Sd_clk\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Sd_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[0\] " "No output dependent on input pin \"Wr_data\[0\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[1\] " "No output dependent on input pin \"Wr_data\[1\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[2\] " "No output dependent on input pin \"Wr_data\[2\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[3\] " "No output dependent on input pin \"Wr_data\[3\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[4\] " "No output dependent on input pin \"Wr_data\[4\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[5\] " "No output dependent on input pin \"Wr_data\[5\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[6\] " "No output dependent on input pin \"Wr_data\[6\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[7\] " "No output dependent on input pin \"Wr_data\[7\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[8\] " "No output dependent on input pin \"Wr_data\[8\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[9\] " "No output dependent on input pin \"Wr_data\[9\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[10\] " "No output dependent on input pin \"Wr_data\[10\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[11\] " "No output dependent on input pin \"Wr_data\[11\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[12\] " "No output dependent on input pin \"Wr_data\[12\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[13\] " "No output dependent on input pin \"Wr_data\[13\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[14\] " "No output dependent on input pin \"Wr_data\[14\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_data\[15\] " "No output dependent on input pin \"Wr_data\[15\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_en " "No output dependent on input pin \"Wr_en\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[0\] " "No output dependent on input pin \"Wr_addr\[0\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[1\] " "No output dependent on input pin \"Wr_addr\[1\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[2\] " "No output dependent on input pin \"Wr_addr\[2\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[3\] " "No output dependent on input pin \"Wr_addr\[3\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[4\] " "No output dependent on input pin \"Wr_addr\[4\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[5\] " "No output dependent on input pin \"Wr_addr\[5\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[6\] " "No output dependent on input pin \"Wr_addr\[6\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[7\] " "No output dependent on input pin \"Wr_addr\[7\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[8\] " "No output dependent on input pin \"Wr_addr\[8\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[9\] " "No output dependent on input pin \"Wr_addr\[9\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[10\] " "No output dependent on input pin \"Wr_addr\[10\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[11\] " "No output dependent on input pin \"Wr_addr\[11\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[12\] " "No output dependent on input pin \"Wr_addr\[12\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[13\] " "No output dependent on input pin \"Wr_addr\[13\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[14\] " "No output dependent on input pin \"Wr_addr\[14\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[15\] " "No output dependent on input pin \"Wr_addr\[15\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[16\] " "No output dependent on input pin \"Wr_addr\[16\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[17\] " "No output dependent on input pin \"Wr_addr\[17\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[18\] " "No output dependent on input pin \"Wr_addr\[18\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[19\] " "No output dependent on input pin \"Wr_addr\[19\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[20\] " "No output dependent on input pin \"Wr_addr\[20\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[21\] " "No output dependent on input pin \"Wr_addr\[21\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[22\] " "No output dependent on input pin \"Wr_addr\[22\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_addr\[23\] " "No output dependent on input pin \"Wr_addr\[23\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[0\] " "No output dependent on input pin \"Wr_max_addr\[0\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[1\] " "No output dependent on input pin \"Wr_max_addr\[1\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[2\] " "No output dependent on input pin \"Wr_max_addr\[2\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[3\] " "No output dependent on input pin \"Wr_max_addr\[3\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[4\] " "No output dependent on input pin \"Wr_max_addr\[4\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[5\] " "No output dependent on input pin \"Wr_max_addr\[5\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[6\] " "No output dependent on input pin \"Wr_max_addr\[6\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[7\] " "No output dependent on input pin \"Wr_max_addr\[7\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[8\] " "No output dependent on input pin \"Wr_max_addr\[8\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[9\] " "No output dependent on input pin \"Wr_max_addr\[9\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[10\] " "No output dependent on input pin \"Wr_max_addr\[10\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[11\] " "No output dependent on input pin \"Wr_max_addr\[11\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[12\] " "No output dependent on input pin \"Wr_max_addr\[12\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[13\] " "No output dependent on input pin \"Wr_max_addr\[13\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[14\] " "No output dependent on input pin \"Wr_max_addr\[14\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[15\] " "No output dependent on input pin \"Wr_max_addr\[15\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[16\] " "No output dependent on input pin \"Wr_max_addr\[16\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[17\] " "No output dependent on input pin \"Wr_max_addr\[17\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[18\] " "No output dependent on input pin \"Wr_max_addr\[18\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[19\] " "No output dependent on input pin \"Wr_max_addr\[19\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[20\] " "No output dependent on input pin \"Wr_max_addr\[20\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[21\] " "No output dependent on input pin \"Wr_max_addr\[21\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[22\] " "No output dependent on input pin \"Wr_max_addr\[22\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_max_addr\[23\] " "No output dependent on input pin \"Wr_max_addr\[23\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_max_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_load " "No output dependent on input pin \"Wr_load\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_clk " "No output dependent on input pin \"Wr_clk\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Wr_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_en " "No output dependent on input pin \"Rd_en\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[0\] " "No output dependent on input pin \"Rd_addr\[0\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[1\] " "No output dependent on input pin \"Rd_addr\[1\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[2\] " "No output dependent on input pin \"Rd_addr\[2\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[3\] " "No output dependent on input pin \"Rd_addr\[3\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[4\] " "No output dependent on input pin \"Rd_addr\[4\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[5\] " "No output dependent on input pin \"Rd_addr\[5\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[6\] " "No output dependent on input pin \"Rd_addr\[6\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[7\] " "No output dependent on input pin \"Rd_addr\[7\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[8\] " "No output dependent on input pin \"Rd_addr\[8\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[9\] " "No output dependent on input pin \"Rd_addr\[9\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[10\] " "No output dependent on input pin \"Rd_addr\[10\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[11\] " "No output dependent on input pin \"Rd_addr\[11\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[12\] " "No output dependent on input pin \"Rd_addr\[12\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[13\] " "No output dependent on input pin \"Rd_addr\[13\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[14\] " "No output dependent on input pin \"Rd_addr\[14\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[15\] " "No output dependent on input pin \"Rd_addr\[15\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[16\] " "No output dependent on input pin \"Rd_addr\[16\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[17\] " "No output dependent on input pin \"Rd_addr\[17\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[18\] " "No output dependent on input pin \"Rd_addr\[18\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[19\] " "No output dependent on input pin \"Rd_addr\[19\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[20\] " "No output dependent on input pin \"Rd_addr\[20\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[21\] " "No output dependent on input pin \"Rd_addr\[21\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[22\] " "No output dependent on input pin \"Rd_addr\[22\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_addr\[23\] " "No output dependent on input pin \"Rd_addr\[23\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[0\] " "No output dependent on input pin \"Rd_max_addr\[0\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[1\] " "No output dependent on input pin \"Rd_max_addr\[1\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[2\] " "No output dependent on input pin \"Rd_max_addr\[2\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[3\] " "No output dependent on input pin \"Rd_max_addr\[3\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[4\] " "No output dependent on input pin \"Rd_max_addr\[4\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[5\] " "No output dependent on input pin \"Rd_max_addr\[5\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[6\] " "No output dependent on input pin \"Rd_max_addr\[6\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[7\] " "No output dependent on input pin \"Rd_max_addr\[7\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[8\] " "No output dependent on input pin \"Rd_max_addr\[8\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[9\] " "No output dependent on input pin \"Rd_max_addr\[9\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[10\] " "No output dependent on input pin \"Rd_max_addr\[10\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[11\] " "No output dependent on input pin \"Rd_max_addr\[11\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[12\] " "No output dependent on input pin \"Rd_max_addr\[12\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[13\] " "No output dependent on input pin \"Rd_max_addr\[13\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[14\] " "No output dependent on input pin \"Rd_max_addr\[14\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[15\] " "No output dependent on input pin \"Rd_max_addr\[15\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[16\] " "No output dependent on input pin \"Rd_max_addr\[16\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[17\] " "No output dependent on input pin \"Rd_max_addr\[17\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[18\] " "No output dependent on input pin \"Rd_max_addr\[18\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[19\] " "No output dependent on input pin \"Rd_max_addr\[19\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[20\] " "No output dependent on input pin \"Rd_max_addr\[20\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[21\] " "No output dependent on input pin \"Rd_max_addr\[21\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[22\] " "No output dependent on input pin \"Rd_max_addr\[22\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_max_addr\[23\] " "No output dependent on input pin \"Rd_max_addr\[23\]\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_max_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_load " "No output dependent on input pin \"Rd_load\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd_clk " "No output dependent on input pin \"Rd_clk\"" {  } { { "../rtl/SDRAM.v" "" { Text "C:/fpga/workspace/fpga-exps/SDRAM/rtl/SDRAM.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701143452365 "|SDRAM|Rd_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701143452365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "121 " "Implemented 121 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701143452368 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701143452368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701143452368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701143452368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701143452381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 11:50:52 2023 " "Processing ended: Tue Nov 28 11:50:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701143452381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701143452381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701143452381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701143452381 ""}
