#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec  6 20:59:59 2021
# Process ID: 3968
# Current directory: C:/Users/Fiee/Desktop/cpu_design/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11048 C:\Users\Fiee\Desktop\cpu_design\project\project.xpr
# Log file: C:/Users/Fiee/Desktop/cpu_design/project/vivado.log
# Journal file: C:/Users/Fiee/Desktop/cpu_design/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fiee/Desktop/cpu_design/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Fiee/SoftWare/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.258 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top Decode [current_fileset]
update_compile_order -fileset sources_1
set_property top Decode_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  6 21:06:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Decode_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Fiee/SoftWare/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/Fiee/SoftWare/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decode_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decode_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fiee/Desktop/cpu_design/sim/Decode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim'
"xelab -wto db70b68506644b6bacc4a4969a5bb5b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decode_tb_behav xil_defaultlib.Decode_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Fiee/SoftWare/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto db70b68506644b6bacc4a4969a5bb5b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decode_tb_behav xil_defaultlib.Decode_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Decode_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decode_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim/xsim.dir/Decode_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim/xsim.dir/Decode_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  6 21:07:17 2021. For additional details about this file, please refer to the WebTalk help file at C:/Users/Fiee/SoftWare/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  6 21:07:17 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fiee/Desktop/cpu_design/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decode_tb_behav -key {Behavioral:sim_1:Functional:Decode_tb} -tclbatch {Decode_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Decode_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decode_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.258 ; gain = 0.000
run 100 us
$stop called at time : 2600 ns : File "C:/Users/Fiee/Desktop/cpu_design/sim/Decode_tb.v" Line 57
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.258 ; gain = 0.000
set_property top Risc5CPU [current_fileset]
update_compile_order -fileset sources_1
set_property top Risc5CPU_tb_v [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Fiee/Desktop/cpu_design/source/IPs/DRAM/DRAM.xci' is already up-to-date
[Mon Dec  6 21:09:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/Fiee/Desktop/cpu_design/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Fiee/Desktop/cpu_design/source/IPs/DRAM/DRAM.xci' is already up-to-date
[Mon Dec  6 21:10:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/Fiee/Desktop/cpu_design/project/project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 21:12:08 2021...
