#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5574bb7ad1f0 .scope module, "fulladder4_tb" "fulladder4_tb" 2 3;
 .timescale -9 -12;
v0x5574bb7d3660_0 .var "a", 3 0;
v0x5574bb7d3740_0 .var "b", 3 0;
v0x5574bb7d3810_0 .var "c", 0 0;
v0x5574bb7d38e0_0 .net "c4", 0 0, L_0x5574bb7d7420;  1 drivers
v0x5574bb7d39b0_0 .net "s", 3 0, L_0x5574bb7d4b50;  1 drivers
S_0x5574bb799010 .scope module, "zica" "top" 2 12, 3 6 0, S_0x5574bb7ad1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "c4";
L_0x5574bb7d6da0 .functor AND 1, L_0x5574bb7d6130, v0x5574bb7d3810_0, C4<1>, C4<1>;
v0x5574bb7d21d0_0 .net *"_s49", 0 0, L_0x5574bb7d6da0;  1 drivers
o0x7fc8606383f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5574bb7d22d0_0 name=_s55
o0x7fc860638428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5574bb7d23b0_0 name=_s58
o0x7fc860638458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5574bb7d2470_0 name=_s61
o0x7fc860638488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5574bb7d2550_0 name=_s64
o0x7fc8606384b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5574bb7d2680_0 name=_s67
o0x7fc8606384e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5574bb7d2760_0 name=_s70
v0x5574bb7d2840_0 .net "a", 3 0, v0x5574bb7d3660_0;  1 drivers
v0x5574bb7d2920_0 .net "aux_G", 2 0, L_0x5574bb7d7bd0;  1 drivers
v0x5574bb7d2a70_0 .net "aux_G3", 0 0, L_0x5574bb7d6d00;  1 drivers
v0x5574bb7d2b10_0 .net "aux_P", 2 0, L_0x5574bb7d7a90;  1 drivers
v0x5574bb7d2be0_0 .net "aux_P3", 0 0, L_0x5574bb7d6130;  1 drivers
v0x5574bb7d2cb0_0 .net "aux_c1", 0 0, L_0x5574bb7d5910;  1 drivers
v0x5574bb7d2d50_0 .net "aux_c2", 0 0, L_0x5574bb7d7220;  1 drivers
v0x5574bb7d2df0_0 .net "aux_c3", 0 0, L_0x5574bb7d6560;  1 drivers
v0x5574bb7d2ee0_0 .net "aux_g", 2 0, L_0x5574bb7d76d0;  1 drivers
v0x5574bb7d2f80_0 .net "aux_g1", 2 0, L_0x5574bb7d78d0;  1 drivers
v0x5574bb7d3130_0 .net "aux_p", 2 0, L_0x5574bb7d7630;  1 drivers
v0x5574bb7d3200_0 .net "aux_p1", 2 0, L_0x5574bb7d7830;  1 drivers
v0x5574bb7d32d0_0 .net "b", 3 0, v0x5574bb7d3740_0;  1 drivers
v0x5574bb7d3370_0 .net "c", 0 0, v0x5574bb7d3810_0;  1 drivers
v0x5574bb7d3410_0 .net "c4", 0 0, L_0x5574bb7d7420;  alias, 1 drivers
v0x5574bb7d34b0_0 .net "s", 3 0, L_0x5574bb7d4b50;  alias, 1 drivers
L_0x5574bb7d3ce0 .part v0x5574bb7d3660_0, 0, 1;
L_0x5574bb7d3dd0 .part v0x5574bb7d3740_0, 0, 1;
L_0x5574bb7d4100 .part v0x5574bb7d3660_0, 1, 1;
L_0x5574bb7d41a0 .part v0x5574bb7d3740_0, 1, 1;
L_0x5574bb7d4550 .part v0x5574bb7d3660_0, 2, 1;
L_0x5574bb7d4680 .part v0x5574bb7d3740_0, 2, 1;
L_0x5574bb7d49c0 .part v0x5574bb7d3660_0, 3, 1;
L_0x5574bb7d4a60 .part v0x5574bb7d3740_0, 3, 1;
L_0x5574bb7d4b50 .concat8 [ 1 1 1 1], L_0x5574bb7d3ae0, L_0x5574bb7d3f30, L_0x5574bb7d4310, L_0x5574bb7d4860;
L_0x5574bb7d7420 .arith/sum 1, L_0x5574bb7d6d00, L_0x5574bb7d6da0;
L_0x5574bb7d7630 .concat [ 1 1 1 0], L_0x5574bb7b11e0, L_0x5574bb7d3ec0, o0x7fc8606383f8;
L_0x5574bb7d76d0 .concat [ 1 1 1 0], L_0x5574bb7d3bd0, L_0x5574bb7d3ff0, o0x7fc860638428;
L_0x5574bb7d7830 .concat [ 1 1 1 0], L_0x5574bb7d4270, L_0x5574bb7d47f0, o0x7fc860638458;
L_0x5574bb7d78d0 .concat [ 1 1 1 0], L_0x5574bb7d4490, L_0x5574bb7d4900, o0x7fc860638488;
L_0x5574bb7d7a90 .concat [ 1 1 1 0], L_0x5574bb7d4f10, L_0x5574bb7d54e0, o0x7fc8606384b8;
L_0x5574bb7d7bd0 .concat [ 1 1 1 0], L_0x5574bb7d5440, L_0x5574bb7d6090, o0x7fc8606384e8;
S_0x5574bb7928e0 .scope module, "cla0" "cla_node" 3 64, 4 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "p";
    .port_info 1 /INPUT 3 "g";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "P";
    .port_info 4 /OUTPUT 1 "G";
    .port_info 5 /OUTPUT 1 "c1";
L_0x5574bb7d4f10 .functor AND 1, L_0x5574bb7d4d80, L_0x5574bb7d4e70, C4<1>, C4<1>;
v0x5574bb7a9530_0 .net "G", 0 0, L_0x5574bb7d5440;  1 drivers
v0x5574bb7a9220_0 .net "P", 0 0, L_0x5574bb7d4f10;  1 drivers
v0x5574bb7971f0_0 .net *"_s1", 0 0, L_0x5574bb7d4d80;  1 drivers
v0x5574bb796eb0_0 .net *"_s11", 0 0, L_0x5574bb7d5270;  1 drivers
v0x5574bb793330_0 .net *"_s13", 0 0, L_0x5574bb7d5310;  1 drivers
v0x5574bb792ff0_0 .net *"_s17", 0 0, L_0x5574bb7d55f0;  1 drivers
v0x5574bb7cd940_0 .net *"_s19", 0 0, L_0x5574bb7d5770;  1 drivers
v0x5574bb7cda20_0 .net *"_s21", 0 0, L_0x5574bb7d5810;  1 drivers
v0x5574bb7cdb00_0 .net *"_s3", 0 0, L_0x5574bb7d4e70;  1 drivers
v0x5574bb7cdc70_0 .net *"_s7", 0 0, L_0x5574bb7d5020;  1 drivers
v0x5574bb7cdd50_0 .net *"_s9", 0 0, L_0x5574bb7d5110;  1 drivers
v0x5574bb7cde30_0 .net "c", 0 0, v0x5574bb7d3810_0;  alias, 1 drivers
v0x5574bb7cdef0_0 .net "c1", 0 0, L_0x5574bb7d5910;  alias, 1 drivers
v0x5574bb7cdfb0_0 .net "g", 2 0, L_0x5574bb7d76d0;  alias, 1 drivers
v0x5574bb7ce090_0 .net "p", 2 0, L_0x5574bb7d7630;  alias, 1 drivers
L_0x5574bb7d4d80 .part L_0x5574bb7d7630, 0, 1;
L_0x5574bb7d4e70 .part L_0x5574bb7d7630, 1, 1;
L_0x5574bb7d5020 .part L_0x5574bb7d76d0, 1, 1;
L_0x5574bb7d5110 .part L_0x5574bb7d7630, 1, 1;
L_0x5574bb7d5270 .part L_0x5574bb7d76d0, 0, 1;
L_0x5574bb7d5310 .arith/mult 1, L_0x5574bb7d5110, L_0x5574bb7d5270;
L_0x5574bb7d5440 .arith/sum 1, L_0x5574bb7d5020, L_0x5574bb7d5310;
L_0x5574bb7d55f0 .part L_0x5574bb7d76d0, 0, 1;
L_0x5574bb7d5770 .part L_0x5574bb7d7630, 0, 1;
L_0x5574bb7d5810 .arith/mult 1, L_0x5574bb7d5770, v0x5574bb7d3810_0;
L_0x5574bb7d5910 .arith/sum 1, L_0x5574bb7d55f0, L_0x5574bb7d5810;
S_0x5574bb7ce230 .scope module, "cla1" "cla_node" 3 73, 4 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "p";
    .port_info 1 /INPUT 3 "g";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "P";
    .port_info 4 /OUTPUT 1 "G";
    .port_info 5 /OUTPUT 1 "c1";
L_0x5574bb7d54e0 .functor AND 1, L_0x5574bb7d5a40, L_0x5574bb7d5b30, C4<1>, C4<1>;
v0x5574bb7ce480_0 .net "G", 0 0, L_0x5574bb7d6090;  1 drivers
v0x5574bb7ce540_0 .net "P", 0 0, L_0x5574bb7d54e0;  1 drivers
v0x5574bb7ce600_0 .net *"_s1", 0 0, L_0x5574bb7d5a40;  1 drivers
v0x5574bb7ce6c0_0 .net *"_s11", 0 0, L_0x5574bb7d5ec0;  1 drivers
v0x5574bb7ce7a0_0 .net *"_s13", 0 0, L_0x5574bb7d5f60;  1 drivers
v0x5574bb7ce880_0 .net *"_s17", 0 0, L_0x5574bb7d6240;  1 drivers
v0x5574bb7ce960_0 .net *"_s19", 0 0, L_0x5574bb7d63c0;  1 drivers
v0x5574bb7cea40_0 .net *"_s21", 0 0, L_0x5574bb7d6460;  1 drivers
v0x5574bb7ceb20_0 .net *"_s3", 0 0, L_0x5574bb7d5b30;  1 drivers
v0x5574bb7cec90_0 .net *"_s7", 0 0, L_0x5574bb7d5c70;  1 drivers
v0x5574bb7ced70_0 .net *"_s9", 0 0, L_0x5574bb7d5d60;  1 drivers
v0x5574bb7cee50_0 .net "c", 0 0, L_0x5574bb7d7220;  alias, 1 drivers
v0x5574bb7cef10_0 .net "c1", 0 0, L_0x5574bb7d6560;  alias, 1 drivers
v0x5574bb7cefd0_0 .net "g", 2 0, L_0x5574bb7d78d0;  alias, 1 drivers
v0x5574bb7cf0b0_0 .net "p", 2 0, L_0x5574bb7d7830;  alias, 1 drivers
L_0x5574bb7d5a40 .part L_0x5574bb7d7830, 0, 1;
L_0x5574bb7d5b30 .part L_0x5574bb7d7830, 1, 1;
L_0x5574bb7d5c70 .part L_0x5574bb7d78d0, 1, 1;
L_0x5574bb7d5d60 .part L_0x5574bb7d7830, 1, 1;
L_0x5574bb7d5ec0 .part L_0x5574bb7d78d0, 0, 1;
L_0x5574bb7d5f60 .arith/mult 1, L_0x5574bb7d5d60, L_0x5574bb7d5ec0;
L_0x5574bb7d6090 .arith/sum 1, L_0x5574bb7d5c70, L_0x5574bb7d5f60;
L_0x5574bb7d6240 .part L_0x5574bb7d78d0, 0, 1;
L_0x5574bb7d63c0 .part L_0x5574bb7d7830, 0, 1;
L_0x5574bb7d6460 .arith/mult 1, L_0x5574bb7d63c0, L_0x5574bb7d7220;
L_0x5574bb7d6560 .arith/sum 1, L_0x5574bb7d6240, L_0x5574bb7d6460;
S_0x5574bb7cf250 .scope module, "cla2" "cla_node" 3 82, 4 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "p";
    .port_info 1 /INPUT 3 "g";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "P";
    .port_info 4 /OUTPUT 1 "G";
    .port_info 5 /OUTPUT 1 "c1";
L_0x5574bb7d6130 .functor AND 1, L_0x5574bb7d6690, L_0x5574bb7d6780, C4<1>, C4<1>;
v0x5574bb7cf480_0 .net "G", 0 0, L_0x5574bb7d6d00;  alias, 1 drivers
v0x5574bb7cf540_0 .net "P", 0 0, L_0x5574bb7d6130;  alias, 1 drivers
v0x5574bb7cf600_0 .net *"_s1", 0 0, L_0x5574bb7d6690;  1 drivers
v0x5574bb7cf6c0_0 .net *"_s11", 0 0, L_0x5574bb7d6b30;  1 drivers
v0x5574bb7cf7a0_0 .net *"_s13", 0 0, L_0x5574bb7d6bd0;  1 drivers
v0x5574bb7cf880_0 .net *"_s17", 0 0, L_0x5574bb7d6f00;  1 drivers
v0x5574bb7cf960_0 .net *"_s19", 0 0, L_0x5574bb7d7080;  1 drivers
v0x5574bb7cfa40_0 .net *"_s21", 0 0, L_0x5574bb7d7120;  1 drivers
v0x5574bb7cfb20_0 .net *"_s3", 0 0, L_0x5574bb7d6780;  1 drivers
v0x5574bb7cfc90_0 .net *"_s7", 0 0, L_0x5574bb7d6910;  1 drivers
v0x5574bb7cfd70_0 .net *"_s9", 0 0, L_0x5574bb7d6a00;  1 drivers
v0x5574bb7cfe50_0 .net "c", 0 0, v0x5574bb7d3810_0;  alias, 1 drivers
v0x5574bb7cfef0_0 .net "c1", 0 0, L_0x5574bb7d7220;  alias, 1 drivers
v0x5574bb7cff90_0 .net "g", 2 0, L_0x5574bb7d7bd0;  alias, 1 drivers
v0x5574bb7d0030_0 .net "p", 2 0, L_0x5574bb7d7a90;  alias, 1 drivers
L_0x5574bb7d6690 .part L_0x5574bb7d7a90, 0, 1;
L_0x5574bb7d6780 .part L_0x5574bb7d7a90, 1, 1;
L_0x5574bb7d6910 .part L_0x5574bb7d7bd0, 1, 1;
L_0x5574bb7d6a00 .part L_0x5574bb7d7a90, 1, 1;
L_0x5574bb7d6b30 .part L_0x5574bb7d7bd0, 0, 1;
L_0x5574bb7d6bd0 .arith/mult 1, L_0x5574bb7d6a00, L_0x5574bb7d6b30;
L_0x5574bb7d6d00 .arith/sum 1, L_0x5574bb7d6910, L_0x5574bb7d6bd0;
L_0x5574bb7d6f00 .part L_0x5574bb7d7bd0, 0, 1;
L_0x5574bb7d7080 .part L_0x5574bb7d7a90, 0, 1;
L_0x5574bb7d7120 .arith/mult 1, L_0x5574bb7d7080, v0x5574bb7d3810_0;
L_0x5574bb7d7220 .arith/sum 1, L_0x5574bb7d6f00, L_0x5574bb7d7120;
S_0x5574bb7d01d0 .scope module, "fa0" "full_adder" 3 27, 5 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "g";
L_0x5574bb7b11e0 .functor XOR 1, L_0x5574bb7d3ce0, L_0x5574bb7d3dd0, C4<0>, C4<0>;
L_0x5574bb7d3ae0 .functor XOR 1, L_0x5574bb7b11e0, v0x5574bb7d3810_0, C4<0>, C4<0>;
L_0x5574bb7d3bd0 .functor AND 1, L_0x5574bb7d3ce0, L_0x5574bb7d3dd0, C4<1>, C4<1>;
v0x5574bb7d0400_0 .net "a", 0 0, L_0x5574bb7d3ce0;  1 drivers
v0x5574bb7d04e0_0 .net "b", 0 0, L_0x5574bb7d3dd0;  1 drivers
v0x5574bb7d05a0_0 .net "c", 0 0, v0x5574bb7d3810_0;  alias, 1 drivers
v0x5574bb7d0640_0 .net "g", 0 0, L_0x5574bb7d3bd0;  1 drivers
v0x5574bb7d06e0_0 .net "p", 0 0, L_0x5574bb7b11e0;  1 drivers
v0x5574bb7d07a0_0 .net "s", 0 0, L_0x5574bb7d3ae0;  1 drivers
S_0x5574bb7d0920 .scope module, "fa1" "full_adder" 3 37, 5 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "g";
L_0x5574bb7d3ec0 .functor XOR 1, L_0x5574bb7d4100, L_0x5574bb7d41a0, C4<0>, C4<0>;
L_0x5574bb7d3f30 .functor XOR 1, L_0x5574bb7d3ec0, L_0x5574bb7d5910, C4<0>, C4<0>;
L_0x5574bb7d3ff0 .functor AND 1, L_0x5574bb7d4100, L_0x5574bb7d41a0, C4<1>, C4<1>;
v0x5574bb7d0bf0_0 .net "a", 0 0, L_0x5574bb7d4100;  1 drivers
v0x5574bb7d0cd0_0 .net "b", 0 0, L_0x5574bb7d41a0;  1 drivers
v0x5574bb7d0d90_0 .net "c", 0 0, L_0x5574bb7d5910;  alias, 1 drivers
v0x5574bb7d0e30_0 .net "g", 0 0, L_0x5574bb7d3ff0;  1 drivers
v0x5574bb7d0ed0_0 .net "p", 0 0, L_0x5574bb7d3ec0;  1 drivers
v0x5574bb7d0fc0_0 .net "s", 0 0, L_0x5574bb7d3f30;  1 drivers
S_0x5574bb7d1140 .scope module, "fa2" "full_adder" 3 46, 5 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "g";
L_0x5574bb7d4270 .functor XOR 1, L_0x5574bb7d4550, L_0x5574bb7d4680, C4<0>, C4<0>;
L_0x5574bb7d4310 .functor XOR 1, L_0x5574bb7d4270, L_0x5574bb7d7220, C4<0>, C4<0>;
L_0x5574bb7d4490 .functor AND 1, L_0x5574bb7d4550, L_0x5574bb7d4680, C4<1>, C4<1>;
v0x5574bb7d13c0_0 .net "a", 0 0, L_0x5574bb7d4550;  1 drivers
v0x5574bb7d14a0_0 .net "b", 0 0, L_0x5574bb7d4680;  1 drivers
v0x5574bb7d1560_0 .net "c", 0 0, L_0x5574bb7d7220;  alias, 1 drivers
v0x5574bb7d1650_0 .net "g", 0 0, L_0x5574bb7d4490;  1 drivers
v0x5574bb7d16f0_0 .net "p", 0 0, L_0x5574bb7d4270;  1 drivers
v0x5574bb7d1800_0 .net "s", 0 0, L_0x5574bb7d4310;  1 drivers
S_0x5574bb7d19c0 .scope module, "fa3" "full_adder" 3 55, 5 3 0, S_0x5574bb799010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "g";
L_0x5574bb7d47f0 .functor XOR 1, L_0x5574bb7d49c0, L_0x5574bb7d4a60, C4<0>, C4<0>;
L_0x5574bb7d4860 .functor XOR 1, L_0x5574bb7d47f0, L_0x5574bb7d6560, C4<0>, C4<0>;
L_0x5574bb7d4900 .functor AND 1, L_0x5574bb7d49c0, L_0x5574bb7d4a60, C4<1>, C4<1>;
v0x5574bb7d1c40_0 .net "a", 0 0, L_0x5574bb7d49c0;  1 drivers
v0x5574bb7d1d20_0 .net "b", 0 0, L_0x5574bb7d4a60;  1 drivers
v0x5574bb7d1de0_0 .net "c", 0 0, L_0x5574bb7d6560;  alias, 1 drivers
v0x5574bb7d1e80_0 .net "g", 0 0, L_0x5574bb7d4900;  1 drivers
v0x5574bb7d1f20_0 .net "p", 0 0, L_0x5574bb7d47f0;  1 drivers
v0x5574bb7d2010_0 .net "s", 0 0, L_0x5574bb7d4860;  1 drivers
    .scope S_0x5574bb7ad1f0;
T_0 ;
    %vpi_call 2 22 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5574bb7d3660_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5574bb7d3740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574bb7d3810_0, 0, 1;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fulladder4_tb.v";
    "top.v";
    "cla_node.v";
    "full_adder.v";
