FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$MICROZEDCONNECTION$I56$SYNCDELAYOUT";
2"UN$1$CAEN$I101$CLK";
3"UN$1$CLOCKS$I99$DEFAULTSELECT";
4"UN$1$CLOCKS$I99$CLK100OUTL";
5"UN$1$CAEN$I101$DATA";
6"UN$1$CLOCKS$I99$LE";
7"UN$1$CLOCKS$I99$CLOCK200OUTH";
8"UN$1$CLOCKS$I99$CLOCK200OUTL";
9"UN$1$MICROZEDCONNECTION$I56$TELLIEDELAYIN";
10"UN$1$MICROZEDCONNECTION$I56$BURSTOUT";
11"UN$1$MICROZEDCONNECTION$I56$SYNCPULSEOUT";
12"UN$1$MICROZEDCONNECTION$I56$ASYNCDELAYIN";
13"UN$1$3MERGE$I108$Y";
14"UN$1$MICROZEDCONNECTION$I56$SYNCDELAYIN";
15"UN$1$GENERICUTILITIES$I103$ASYNCPULSEOUT";
16"UN$1$GENERICUTILITIES$I103$LEASYNCPULSE";
17"UN$1$MICROZEDCONNECTION$I56$RAWTRIGSIN";
18"UN$1$CLOCKS$I99$DATARDY";
19"UN$1$MICROZEDCONNECTION$I56$SMELLIEPULSEOUT";
20"UN$1$CLOCKS$I99$CLOCK100";
21"UN$1$MICROZEDCONNECTION$I56$TELLIEPULSEOUT";
22"UN$1$COMPARATORS$I102$LETUNE";
23"UN$1$CNTRLREGISTER$I105$ECALSETUP";
24"UN$1$CAEN$I101$GTRIGHECL";
25"UN$1$COMPARATORS$I102$FASTPULSE";
26"UN$1$COMPARATORS$I102$TUNEPULSE";
27"UN$1$GTDELAYS$I100$DGTH";
28"UN$1$COMPARATORS$I102$LOCKOUT";
29"UN$1$COMPARATORS$I102$LOCKOUT$1";
30"UN$1$COMPARATORS$I102$TUNECOMPOUTL";
31"UN$1$GENERICUTILITIES$I103$ASYNCDELAYIN";
32"UN$1$MICROZEDCONNECTION$I56$SPKR";
33"UN$1$MICROZEDCONNECTION$I56$EXTTRIG";
34"UN$1$3MERGE$I59$Y";
35"UN$1$COMPARATORS$I102$DATARDY";
36"UN$1$MICROZEDCONNECTION$I56$TUBIIGTOUT";
37"UN$1$CLOCKS$I99$MISSEDCLOCK";
38"UN$1$CLOCKS$I99$FOX200MHZ";
39"UN$1$MICROZEDCONNECTION$I56$TELLIEDELAYOUT";
40"UN$1$MICROZEDCONNECTION$I56$PRESCALOUT";
41"UN$1$GENERICUTILITIES$I103$ASYNCPULSEIN";
42"UN$1$MICROZEDCONNECTION$I56$COMBOOUT";
43"UN$1$CNTRLREGISTER$I105$DATARDY";
44"UN$1$CAEN$I101$DATARDY";
45"UN$1$GENERICUTILITIES$I103$LATCHDISPLAY";
46"UN$1$GENERICUTILITIES$I103$PULSE";
47"UN$1$GENERICUTILITIES$I103$CLRCNT";
48"UN$1$MICROZEDCONNECTION$I56$SMELLIEDELAYIN";
49"UN$1$MICROZEDCONNECTION$I56$SMELLIEDELAYOUT";
50"UN$1$CLOCKS$I99$TUBCLKIN";
51"UN$1$CLOCKS$I99$CLK100OUTH";
52"UN$1$CAEN$I101$SYNC24HECL";
53"UN$1$CAEN$I101$GTRIGLECL";
54"UN$1$CNTRLREGISTER$I105$LOSELECT";
55"UN$1$GTDELAYS$I100$LEDGT";
56"UN$1$CNTRLREGISTER$I105$LE";
57"UN$1$CAEN$I101$LE";
58"UN$1$COMPARATORS$I102$FASTCOMPOUTL";
59"UN$1$COMPARATORS$I102$FASTCOMPOUTH";
60"UN$1$COMPARATORS$I102$TUNECOMPOUTH";
61"UN$1$GENERICUTILITIES$I103$ASYNCDELAYOUT";
62"UN$1$COMPARATORS$I102$DGTL";
63"UN$1$CAEN$I101$SYNC24LECL";
64"UN$1$CAEN$I101$SYNCLECL";
65"UN$1$CAEN$I101$SYNCHECL";
66"UN$1$CAEN$I101$SCOPEOUT";
67"UN$1$CAEN$I101$SYNC24LLVDS";
68"UN$1$CAEN$I101$SYNC24HLVDS";
69"UN$1$CAEN$I101$SYNCLLVDS";
70"UN$1$CAEN$I101$SYNCHLVDS";
71"UN$1$CAEN$I101$CAENOUT";
72"UN$1$GTDELAYS$I100$MTCDLO";
73"UN$1$ECALCONTROL$I92$EXTPEDOUT";
74"UN$1$ECALCONTROL$I92$EXTPEDIN";
75"UN$1$HCT238$I58$Y6";
76"UN$1$3MERGE$I59$A";
77"UN$1$3MERGE$I59$C";
78"UN$1$3MERGE$I108$B";
79"UN$1$3MERGE$I108$A";
80"UN$1$3MERGE$I59$B";
81"GND\G";
82"GND\G";
83"UN$1$3MERGE$I108$C";
84"VCC\G";
%"GT_DELAYS"
"1","(2200,2550)","0","tubii_lib","I100";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"MTCD_LO* \B"72;
"GTRIGL"53;
"GTRIGH"24;
"LE_DGT"55;
"DATA"5;
"CLK"2;
"SELECT_LO_SRC"54;
"DGTH"27;
"DGTL"62;
"LOCKOUT* \B"28;
"LOCKOUT"29;
%"CAEN"
"1","(2100,3575)","0","tubii_lib","I101";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SCOPE_OUT<7..0>"66;
"CAEN_OUT<7..0>"71;
"GTRIGH_ECL"24;
"GTRIGL_ECL"53;
"SYNCH_ECL"65;
"SYNCL_ECL"64;
"SYNC24H_ECL"52;
"SYNC24L_ECL"63;
"SYNCH_LVDS"70;
"SYNCL_LVDS"69;
"SYNC24H_LVDS"68;
"SYNC24L_LVDS"67;
"DATA_RDY"
VHDL_MODE"IN"44;
"CLK"
VHDL_MODE"IN"2;
"LE"
VHDL_MODE"IN"57;
"DATA"
VHDL_MODE"IN"5;
%"COMPARATORS"
"1","(-1850,1450)","0","tubii_lib","I102";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"FAST_COMP_OUTL"58;
"FAST_COMP_OUTH"59;
"TUNE_COMP_OUTL"30;
"TUNE_COMP_OUTH"60;
"LOCKOUT"29;
"LOCKOUT* \B"28;
"DGTL"62;
"DGTH"27;
"TUNE_PULSE"26;
"FAST_PULSE"25;
"DATA"5;
"CLK"2;
"DATA_RDY"35;
"LE_TUNE"22;
%"GENERIC_UTILITIES"
"1","(-75,1125)","0","tubii_lib","I103";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLR_CNT"47;
"DISPLAY_ZEROES"83;
"TEST_DISPLAY"78;
"ALLOW_COUNT"79;
"LATCH_DISPLAY"45;
"PULSE"46;
"ASYNC_PULSE_IN"41;
"ASYNC_DELAY_IN"31;
"CLK"2;
"DATA"5;
"LE_ASYNC_PULSE"16;
"LE_ASYNC_DELAY"75;
"ASYNC_PULSE_OUT"15;
"ASYNC_DELAY_OUT"61;
%"PORTS"
"1","(3575,3025)","0","tubii_lib","I104";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SCOPE_OUT<7..0>"66;
"CAEN_OUT<7..0>"71;
"FAST_COMP_OUTH"59;
"TUNE_COMP_OUTL"30;
"FAST_COMP_OUTL"58;
"TUNE_COMP_OUTH"60;
"TUNE_ANPULSE"26;
"FAST_ANPULSE"25;
"EXT_PED_IN"74;
"GTRIGH_ECL"24;
"GTRIGL_ECL"53;
"SYNCH_ECL"65;
"SYNCL_ECL"64;
"SYNC24H_ECL"52;
"SYNC24L_ECL"63;
"SYNCH_LVDS"70;
"SYNCL_LVDS"69;
"SYNC24H_LVDS"68;
"SYNC24L_LVDS"67;
"DGTH"27;
"DGTL"62;
"LOCKOUT* \B"28;
"LOCKOUT"29;
"EXT_PED_OUT"73;
"SYNC_PULSE_OUT"11;
"ASYNC_PULSE_OUT"15;
"SYNC_DELAY_IN"14;
"SYNC_DELAY_OUT"1;
"ASYNC_DELAY_IN"12;
"ASYNC_DELAY_OUT"61;
"MTCD_LO* \B"72;
%"CNTRL_REGISTER"
"1","(1250,4550)","0","tubii_lib","I105";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DISPLAY<2..0>"13;
"DATA"5;
"CLK"2;
"LE"56;
"DATA_RDY"43;
"DEFAULT_CLK_SELECT"3;
"LO_SELECT"54;
"ECAL_SETUP"23;
%"PORTS2"
"1","(-3375,2725)","0","tubii_lib","I106";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TELLIE_DELAY_IN"9;
"TELLIE_DELAY_OUT"39;
"SMELLIE_DELAY_IN"48;
"SMELLIE_DELAY_OUT"49;
"SMELLIE_PULSE_OUT"19;
"CLOCK200_OUTL"8;
"CLOCK200_OUTH"7;
"CLOCK100_OUTL"4;
"CLOCK100_OUTH"51;
"TELLIE_PULSE_OUT"21;
"COMBO_TRIG"42;
"TUBII_GT"36;
"BURST_TRIG"10;
"PRESCALE_TRIG"40;
"RAWTRIGS<3..0>"17;
"EXTTRIG<15..0>"33;
"TUB_CLK_IN"50;
%"TUBII_SPKR"
"1","(-3325,4800)","2","tubii_lib","I107";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SPKR_SIGNAL"32;
%"3 MERGE"
"1","(950,1475)","0","standard","I108";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"79;
"B\NWC\NAC"78;
"C\NWC\NAC"83;
"Y\NWC\NAC"13;
%"POWERS"
"1","(-3150,575)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"MICROZEDCONNECTION"
"1","(25,3125)","0","tubii_lib","I56";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SMELLIE_PULSE_OUT"19;
"SMELLIE_DELAY_OUT"49;
"SMELLIE_DELAY_IN"48;
"CLR_CNT"47;
"CNT_PULSE"46;
"LATCH_DISPLAY"45;
"CLK"2;
"DATA"5;
"CAEN_RDY"44;
"CNTRL_RDY"43;
"COMBO_OUT"42;
"SYNC_DELAY_IN"14;
"SYNC_DELAY_OUT"1;
"ASYNC_PULSE_OUT"41;
"ASYNC_DELAY_IN"12;
"ASYNC_DELAY_OUT"31;
"BURST_OUT"10;
"PRESCAL_OUT"40;
"TELLIE_DELAY_OUT"39;
"TELLIE_DELAY_IN"9;
"TELLIE_PULSE_OUT"21;
"FOX_200MHZ_IN"38;
"TUBIITIME_DATA_RDY"18;
"USING_BCKP"37;
"TUBII_GT_OUT"36;
"RAWTRIGS_IN<3..0>"17;
"COMP_RDY"35;
"LOAD_ENABLE<0..2>"34;
"EXTTRIG<0..15>"33;
"SYNC_PULSE_OUT"11;
"100MHZ_CLK_IN"20;
"SPKR"32;
%"HCT238"
"1","(1075,3100)","0","ttl","I58";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"77;
"A1"80;
"A0"76;
"E3"84;
"E2 \B"82;
"E1 \B"81;
"Y7"16;
"Y6"75;
"Y5"6;
"Y4"22;
"Y3"0;
"Y2"56;
"Y1"55;
"Y0"57;
%"3 MERGE"
"1","(650,3000)","2","standard","I59";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"76;
"B\NWC\NAC"80;
"C\NWC\NAC"77;
"Y\NWC\NAC"34;
%"BASE_MON"
"1","(2525,4375)","0","tubii_lib","I65";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"ECAL_CONTROL"
"1","(2050,1550)","0","tubii_lib","I92";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_IN"74;
"EXT_PED_OUT"73;
"GTRIG"24;
"ECAL_ACTIVE"23;
%"CLOCKS"
"1","(-2025,3275)","0","tubii_lib","I99";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TUB_CLK_IN"50;
"FOX200MHZ"
VHDL_MODE"OUT"38;
"CLK100_OUTL"
VHDL_MODE"OUT"4;
"CLK100_OUTH"
VHDL_MODE"OUT"51;
"MISSEDCLOCK"
VHDL_MODE"OUT"37;
"DEFAULT_SELECT"
VHDL_MODE"OUT"3;
"DATA_RDY"
VHDL_MODE"IN"18;
"LE"
VHDL_MODE"IN"6;
"SR_CLK"
VHDL_MODE"IN"2;
"DATA"
VHDL_MODE"IN"5;
"CLOCK200_OUTH"7;
"CLOCK200_OUTL"8;
"CLOCK100"20;
END.
