// Seed: 1599725310
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    output wor id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    output uwire id_13,
    output tri id_14,
    output wor id_15
    , id_17
);
  logic id_18;
  module_0 modCall_1 ();
  assign id_11 = -1;
endmodule
