{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737907190676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907190676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 16:59:50 2025 " "Processing started: Sun Jan 26 16:59:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907190676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907190676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907190677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737907190919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737907190919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_loop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_loop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_loop_tb-rtl " "Found design unit 1: spi_loop_tb-rtl" {  } { { "spi_loop_tb.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_loop_tb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194738 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_loop_tb " "Found entity 1: spi_loop_tb" {  } { { "spi_loop_tb.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_loop_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_FSM-rtl " "Found design unit 1: spi_FSM-rtl" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194739 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_FSM " "Found entity 1: spi_FSM" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_core-rtl " "Found design unit 1: spi_core-rtl" {  } { { "spi_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_core.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194739 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_core " "Found entity 1: spi_core" {  } { { "spi_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_core.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arc " "Found design unit 1: main-arc" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194740 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_FSM-FSM " "Found design unit 1: cordic_FSM-FSM" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194741 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_FSM " "Found entity 1: cordic_FSM" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_core-core " "Found design unit 1: cordic_core-core" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194749 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_core " "Found entity 1: cordic_core" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_heartbeat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_heartbeat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_heartbeat-Behavioral " "Found design unit 1: blink_heartbeat-Behavioral" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/blink_heartbeat.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194750 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_heartbeat " "Found entity 1: blink_heartbeat" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/blink_heartbeat.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907194750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737907194787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_FSM spi_FSM:spi0 " "Elaborating entity \"spi_FSM\" for hierarchy \"spi_FSM:spi0\"" {  } { { "main.vhd" "spi0" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907194795 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(122) " "VHDL Process Statement warning at spi_FSM.vhd(122): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(129) " "VHDL Process Statement warning at spi_FSM.vhd(129): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(135) " "VHDL Process Statement warning at spi_FSM.vhd(135): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(142) " "VHDL Process Statement warning at spi_FSM.vhd(142): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(149) " "VHDL Process Statement warning at spi_FSM.vhd(149): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_FSM.vhd(159) " "VHDL Process Statement warning at spi_FSM.vhd(159): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out spi_FSM.vhd(171) " "VHDL Process Statement warning at spi_FSM.vhd(171): signal \"x_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out spi_FSM.vhd(177) " "VHDL Process Statement warning at spi_FSM.vhd(177): signal \"y_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out spi_FSM.vhd(183) " "VHDL Process Statement warning at spi_FSM.vhd(183): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataIn spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"dataIn\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_in spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"x_in\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_in spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"y_in\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_in spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"z_in\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[0\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[1\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[2\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[3\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[4\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[5\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[6\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[7\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[8\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[9\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[10\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[11\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[12\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[13\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[14\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[15\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[16\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[16\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[17\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[17\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[18\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[18\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[19\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[19\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[0\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[1\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[2\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[3\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[4\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[5\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[6\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[7\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[8\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[9\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[10\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[11\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[12\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194802 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[13\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[14\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[15\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[0\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[1\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[2\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[3\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[4\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[5\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[6\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[7\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[8\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[9\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[10\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[11\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[12\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[13\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[14\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[15\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start spi_FSM.vhd(108) " "Inferred latch for \"start\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[0\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[1\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[2\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[3\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[4\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[5\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[6\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[7\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[8\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[9\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[10\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[11\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[12\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[13\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[14\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[15\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 "|main|spi_FSM:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink_heartbeat spi_FSM:spi0\|blink_heartbeat:blink_hb " "Elaborating entity \"blink_heartbeat\" for hierarchy \"spi_FSM:spi0\|blink_heartbeat:blink_hb\"" {  } { { "spi_FSM.vhd" "blink_hb" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907194803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_FSM spi_FSM:spi0\|cordic_FSM:cordic " "Elaborating entity \"cordic_FSM\" for hierarchy \"spi_FSM:spi0\|cordic_FSM:cordic\"" {  } { { "spi_FSM.vhd" "cordic" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907194809 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_loop cordic_FSM.vhd(125) " "VHDL Process Statement warning at cordic_FSM.vhd(125): signal \"index_loop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_input cordic_FSM.vhd(126) " "VHDL Process Statement warning at cordic_FSM.vhd(126): signal \"x_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input cordic_FSM.vhd(127) " "VHDL Process Statement warning at cordic_FSM.vhd(127): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_input cordic_FSM.vhd(128) " "VHDL Process Statement warning at cordic_FSM.vhd(128): signal \"z_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_input cordic_FSM.vhd(129) " "VHDL Process Statement warning at cordic_FSM.vhd(129): signal \"z_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out_c cordic_FSM.vhd(131) " "VHDL Process Statement warning at cordic_FSM.vhd(131): signal \"x_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out_c cordic_FSM.vhd(132) " "VHDL Process Statement warning at cordic_FSM.vhd(132): signal \"y_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out_c cordic_FSM.vhd(133) " "VHDL Process Statement warning at cordic_FSM.vhd(133): signal \"z_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out_c cordic_FSM.vhd(134) " "VHDL Process Statement warning at cordic_FSM.vhd(134): signal \"z_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_loop cordic_FSM.vhd(136) " "VHDL Process Statement warning at cordic_FSM.vhd(136): signal \"index_loop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_loop cordic_FSM.vhd(153) " "VHDL Process Statement warning at cordic_FSM.vhd(153): signal \"index_loop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out_c cordic_FSM.vhd(161) " "VHDL Process Statement warning at cordic_FSM.vhd(161): signal \"x_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out_c cordic_FSM.vhd(162) " "VHDL Process Statement warning at cordic_FSM.vhd(162): signal \"y_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out_c cordic_FSM.vhd(163) " "VHDL Process Statement warning at cordic_FSM.vhd(163): signal \"z_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sgn cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"sgn\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_core cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"start_core\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done_flag cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"done_flag\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_in_c cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"x_in_c\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_in_c cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"y_in_c\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_in_c cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"z_in_c\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"index\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_output cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"x_output\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_output cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"y_output\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_output cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"z_output\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194815 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[16\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[16\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[17\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[17\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[18\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[18\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[19\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[19\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[16\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[16\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[17\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[17\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[18\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[18\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[19\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[19\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194816 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done_flag cordic_FSM.vhd(107) " "Inferred latch for \"done_flag\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_core cordic_FSM.vhd(107) " "Inferred latch for \"start_core\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sgn cordic_FSM.vhd(107) " "Inferred latch for \"sgn\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_core spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core " "Elaborating entity \"cordic_core\" for hierarchy \"spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\"" {  } { { "cordic_FSM.vhd" "core" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907194817 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sgn cordic_core.vhd(96) " "VHDL Process Statement warning at cordic_core.vhd(96): signal \"sgn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(97) " "VHDL Process Statement warning at cordic_core.vhd(97): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(97) " "VHDL Process Statement warning at cordic_core.vhd(97): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(97) " "VHDL Process Statement warning at cordic_core.vhd(97): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(98) " "VHDL Process Statement warning at cordic_core.vhd(98): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(98) " "VHDL Process Statement warning at cordic_core.vhd(98): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(98) " "VHDL Process Statement warning at cordic_core.vhd(98): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_in cordic_core.vhd(99) " "VHDL Process Statement warning at cordic_core.vhd(99): signal \"z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(99) " "VHDL Process Statement warning at cordic_core.vhd(99): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(101) " "VHDL Process Statement warning at cordic_core.vhd(101): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(101) " "VHDL Process Statement warning at cordic_core.vhd(101): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(101) " "VHDL Process Statement warning at cordic_core.vhd(101): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(102) " "VHDL Process Statement warning at cordic_core.vhd(102): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(102) " "VHDL Process Statement warning at cordic_core.vhd(102): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194825 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(102) " "VHDL Process Statement warning at cordic_core.vhd(102): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_in cordic_core.vhd(103) " "VHDL Process Statement warning at cordic_core.vhd(103): signal \"z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(103) " "VHDL Process Statement warning at cordic_core.vhd(103): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done_core_flag cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"done_core_flag\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_out cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"y_out\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_out cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"z_out\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[0\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[0\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[1\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[1\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[2\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[2\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[3\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[3\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[4\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[4\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[5\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[5\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[6\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[6\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[7\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[7\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[8\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[8\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[9\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[9\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[10\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[10\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[11\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[11\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[12\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[12\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[13\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[13\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[14\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[14\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[15\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[15\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[16\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[16\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[17\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[17\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[18\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[18\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[19\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[19\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[0\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[1\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[2\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[3\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[4\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[5\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[6\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[7\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[8\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[8\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[9\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[9\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[10\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[10\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[11\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[11\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[12\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[12\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[13\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[13\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[14\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[14\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[15\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[15\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[0\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[1\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[2\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[3\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[4\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[5\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[6\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[7\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[8\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[9\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[9\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[10\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[10\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[11\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[11\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[12\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[12\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[13\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[13\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[14\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[14\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[15\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[15\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done_core_flag cordic_core.vhd(84) " "Inferred latch for \"done_core_flag\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907194826 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core spi_FSM:spi0\|spi_core:spi " "Elaborating entity \"spi_core\" for hierarchy \"spi_FSM:spi0\|spi_core:spi\"" {  } { { "spi_FSM.vhd" "spi" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907194827 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737907195167 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737907195167 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907195167 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737907195167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[15\] " "Latch spi_FSM:spi0\|dataIn\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[14\] " "Latch spi_FSM:spi0\|dataIn\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|cordic_FSM:cordic\|done_flag " "Latch spi_FSM:spi0\|cordic_FSM:cordic\|done_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[13\] " "Latch spi_FSM:spi0\|dataIn\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|start " "Latch spi_FSM:spi0\|start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.START_CORDIC " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.START_CORDIC" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[12\] " "Latch spi_FSM:spi0\|dataIn\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|cordic_FSM:cordic\|sgn " "Latch spi_FSM:spi0\|cordic_FSM:cordic\|sgn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|cordic_FSM:cordic\|start_core " "Latch spi_FSM:spi0\|cordic_FSM:cordic\|start_core has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|cordic_FSM:cordic\|state.START_STATE " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|cordic_FSM:cordic\|state.START_STATE" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[11\] " "Latch spi_FSM:spi0\|dataIn\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[10\] " "Latch spi_FSM:spi0\|dataIn\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[9\] " "Latch spi_FSM:spi0\|dataIn\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[8\] " "Latch spi_FSM:spi0\|dataIn\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[7\] " "Latch spi_FSM:spi0\|dataIn\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[6\] " "Latch spi_FSM:spi0\|dataIn\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[5\] " "Latch spi_FSM:spi0\|dataIn\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[4\] " "Latch spi_FSM:spi0\|dataIn\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[3\] " "Latch spi_FSM:spi0\|dataIn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[2\] " "Latch spi_FSM:spi0\|dataIn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195169 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[1\] " "Latch spi_FSM:spi0\|dataIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195170 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[0\] " "Latch spi_FSM:spi0\|dataIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907195170 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907195170 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907195220 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737907195220 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907195220 "|main|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737907195220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737907195266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737907195397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737907195560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907195560 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907195665 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907195665 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907195665 "|main|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737907195665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "605 " "Implemented 605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737907195667 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737907195667 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737907195667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737907195667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737907195667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907195682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 16:59:55 2025 " "Processing ended: Sun Jan 26 16:59:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907195682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907195682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907195682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907195682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737907196805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907196805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 16:59:56 2025 " "Processing started: Sun Jan 26 16:59:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907196805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737907196805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737907196805 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737907197428 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1737907197429 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1737907197429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737907197503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737907197503 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSEBA6U23I7S " "Selected device 5CSEBA6U23I7S for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737907197509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737907197533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737907197533 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737907197773 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737907197822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737907197939 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1737907204722 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 121 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 121 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1737907204778 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737907204778 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737907204778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737907204807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737907204807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737907204808 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737907204808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737907204809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737907204809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "229 " "The Timing Analyzer is analyzing 229 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1737907205403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737907205404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737907205405 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737907205410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737907205412 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737907205413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737907205442 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737907205442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737907205442 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SCL " "Node \"HDMI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SDA " "Node \"HDMI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S " "Node \"HDMI_I2S\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1737907205575 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1737907205575 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737907205576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737907208759 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1737907208916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737907218397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737907228984 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737907230504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737907230504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737907231273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737907233843 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737907233843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737907241892 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737907241892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737907241895 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737907244264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737907244295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737907244617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737907244618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737907244920 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737907246726 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1737907246860 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737907246869 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1737907246869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737907246928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7917 " "Peak virtual memory: 7917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907247351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 17:00:47 2025 " "Processing ended: Sun Jan 26 17:00:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907247351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907247351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:16 " "Total CPU time (on all processors): 00:04:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907247351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737907247351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737907248359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907248359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 17:00:48 2025 " "Processing started: Sun Jan 26 17:00:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907248359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737907248359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737907248359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737907248699 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737907252933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907253261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 17:00:53 2025 " "Processing ended: Sun Jan 26 17:00:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907253261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907253261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907253261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737907253261 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737907253933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737907254293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907254293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 17:00:54 2025 " "Processing started: Sun Jan 26 17:00:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907254293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737907254293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737907254293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737907254353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737907254623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737907254623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907254644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907254644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "229 " "The Timing Analyzer is analyzing 229 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1737907254916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737907254937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907254938 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|state.CORDIC_DONE spi_FSM:spi0\|state.CORDIC_DONE " "create_clock -period 1.000 -name spi_FSM:spi0\|state.CORDIC_DONE spi_FSM:spi0\|state.CORDIC_DONE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|state.RESET_S spi_FSM:spi0\|state.RESET_S " "create_clock -period 1.000 -name spi_FSM:spi0\|state.RESET_S spi_FSM:spi0\|state.RESET_S" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " "create_clock -period 1.000 -name spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " "create_clock -period 1.000 -name spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737907254939 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907254939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737907254941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907254942 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737907254943 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1737907254953 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907254977 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907254977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.308 " "Worst-case setup slack is -7.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.308            -367.316 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -7.308            -367.316 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.056             -14.015 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -7.056             -14.015 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.016            -319.689 FPGA_CLK1_50  " "   -7.016            -319.689 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.328            -297.809 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -6.328            -297.809 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.488             -82.827 spi_FSM:spi0\|state.RESET_S  " "   -5.488             -82.827 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.793              -4.793 spi_FSM:spi0\|state.CORDIC_DONE  " "   -4.793              -4.793 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.365            -188.289 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -4.365            -188.289 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572            -100.188 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -2.572            -100.188 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907254981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.341 " "Worst-case hold slack is -2.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.341             -32.103 FPGA_CLK1_50  " "   -2.341             -32.103 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.306               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.424               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.584               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.971               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.988               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.641               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    1.641               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.720               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    3.720               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907254984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907254987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907254988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -110.489 FPGA_CLK1_50  " "   -0.538            -110.489 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -0.596 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -0.120              -0.596 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.139               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.186               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.213               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.245               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.339               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.414               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907254991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907254991 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907255002 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907255002 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1737907255004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737907255026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737907255522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907255563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907255568 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907255568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.494 " "Worst-case setup slack is -7.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.494            -380.677 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -7.494            -380.677 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.217             -14.501 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -7.217             -14.501 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.617            -304.799 FPGA_CLK1_50  " "   -6.617            -304.799 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.528            -304.088 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -6.528            -304.088 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.744             -88.783 spi_FSM:spi0\|state.RESET_S  " "   -5.744             -88.783 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.098              -5.098 spi_FSM:spi0\|state.CORDIC_DONE  " "   -5.098              -5.098 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.684            -204.812 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -4.684            -204.812 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533             -99.842 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -2.533             -99.842 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907255570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.601 " "Worst-case hold slack is -2.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601             -35.515 FPGA_CLK1_50  " "   -2.601             -35.515 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.234               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.276               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.514               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.884               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    1.007               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    1.876               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.948               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    3.948               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907255572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907255579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907255580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -117.343 FPGA_CLK1_50  " "   -0.538            -117.343 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.099 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -0.038              -0.099 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.168               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.231               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.235               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.242               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.296               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.404               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907255591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907255591 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907255598 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907255598 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1737907255600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737907255696 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737907256149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907256191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907256193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907256193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.034 " "Worst-case setup slack is -4.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034            -124.987 FPGA_CLK1_50  " "   -4.034            -124.987 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.503            -166.880 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -3.503            -166.880 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079              -5.917 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -3.079              -5.917 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827            -122.168 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -2.827            -122.168 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -30.747 spi_FSM:spi0\|state.RESET_S  " "   -2.279             -30.747 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040              -2.040 spi_FSM:spi0\|state.CORDIC_DONE  " "   -2.040              -2.040 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890             -70.362 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -1.890             -70.362 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943             -29.550 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -0.943             -29.550 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907256194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.153 " "Worst-case hold slack is -1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153             -15.113 FPGA_CLK1_50  " "   -1.153             -15.113 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.182               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.232               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.271               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.406               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    0.797               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    2.062               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907256198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907256201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907256202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -12.573 FPGA_CLK1_50  " "   -0.094             -12.573 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    0.031               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.174               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.250               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.263               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.403               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.474               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907256205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907256211 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907256211 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1737907256212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907256310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737907256313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737907256313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.138 " "Worst-case setup slack is -3.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138            -152.912 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "   -3.138            -152.912 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130             -83.919 FPGA_CLK1_50  " "   -3.130             -83.919 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711              -5.151 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "   -2.711              -5.151 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270             -99.661 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "   -2.270             -99.661 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041             -28.644 spi_FSM:spi0\|state.RESET_S  " "   -2.041             -28.644 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947              -1.947 spi_FSM:spi0\|state.CORDIC_DONE  " "   -1.947              -1.947 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821             -71.511 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "   -1.821             -71.511 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646             -18.344 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "   -0.646             -18.344 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907256314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.197 " "Worst-case hold slack is -1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197             -16.348 FPGA_CLK1_50  " "   -1.197             -16.348 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.144               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.234               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.308               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.335               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.353               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    1.011               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.004               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    2.004               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907256319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907256321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737907256336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -12.300 FPGA_CLK1_50  " "   -0.091             -12.300 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag  " "    0.162               0.000 spi_FSM:spi0\|spi_core:spi\|SPI_rd_wr_done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE  " "    0.267               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 spi_FSM:spi0\|state.RESET_S  " "    0.324               0.000 spi_FSM:spi0\|state.RESET_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE  " "    0.326               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\|state.EXECUTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA  " "    0.327               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE  " "    0.409               0.000 spi_FSM:spi0\|cordic_FSM:cordic\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 spi_FSM:spi0\|state.CORDIC_DONE  " "    0.483               0.000 spi_FSM:spi0\|state.CORDIC_DONE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737907256337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737907256337 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737907256343 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737907256343 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737907257165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737907257165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5300 " "Peak virtual memory: 5300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907257207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 17:00:57 2025 " "Processing ended: Sun Jan 26 17:00:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907257207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907257207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907257207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737907257207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1737907258100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907258100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 17:00:58 2025 " "Processing started: Sun Jan 26 17:00:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907258100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737907258100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737907258100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1737907258631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vho C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/simulation/modelsim/ simulation " "Generated file main.vho in folder \"C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737907258700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907258724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 17:00:58 2025 " "Processing ended: Sun Jan 26 17:00:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907258724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907258724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907258724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737907258724 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 193 s " "Quartus Prime Full Compilation was successful. 0 errors, 193 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737907259328 ""}
