MO X_OPAD NULL N:/J.30/rtf/verilog/src/simprims/X_OPAD.v vlg.bin:14013808 1164795457
MO X_ONE NULL N:/J.30/rtf/verilog/src/simprims/X_ONE.v vlg.bin:14013147 1164795457
MO X_XOR2 NULL N:/J.30/rtf/verilog/src/simprims/X_XOR2.v vlg.bin:2711121 1164795385
MO X_LUT4 NULL N:/J.30/rtf/verilog/src/simprims/X_LUT4.v vlg.bin:13270506 1164795445
MO X_IPAD NULL N:/J.30/rtf/verilog/src/simprims/X_IPAD.v vlg.bin:13216744 1164795439
UD ffsrce NULL N:/J.30/rtf/verilog/src/simprims/X_FF.v vlg.bin:12437014 1164795435
MO X_RAMD16 NULL N:/J.30/rtf/verilog/src/simprims/X_RAMD16.v vlg.bin:2543384 1164795376
MO X_ZERO NULL N:/J.30/rtf/verilog/src/simprims/X_ZERO.v vlg.bin:2759529 1164795388
MO X_INV NULL N:/J.30/rtf/verilog/src/simprims/X_INV.v vlg.bin:13215360 1164795439
MO X_SFF NULL N:/J.30/rtf/verilog/src/simprims/X_SFF.v vlg.bin:2651102 1164795382
UD sffsrce NULL N:/J.30/rtf/verilog/src/simprims/X_SFF.v vlg.bin:2668748 1164795382
MO X_FF NULL N:/J.30/rtf/verilog/src/simprims/X_FF.v vlg.bin:12423837 1164795435
MO X_RAMB16_S18 NULL N:/J.30/rtf/verilog/src/simprims/X_RAMB16_S18.v vlg.bin:14843619 1164795469
MO X_BUF NULL N:/J.30/rtf/verilog/src/simprims/X_BUF.v vlg.bin:12047148 1164795427
MO X_AND2 NULL N:/J.30/rtf/verilog/src/simprims/X_AND2.v vlg.bin:11973106 1164795417
MO X_AND3 NULL N:/J.30/rtf/verilog/src/simprims/X_AND3.v vlg.bin:11975125 1164795417
UD mux NULL N:/J.30/rtf/verilog/src/simprims/X_MUX2.v vlg.bin:13994797 1164795451
MO X_OBUF NULL N:/J.30/rtf/verilog/src/simprims/X_OBUF.v vlg.bin:14000574 1164795453
MO X_MUX2 NULL N:/J.30/rtf/verilog/src/simprims/X_MUX2.v vlg.bin:13992157 1164795451
MO X_BUFGMUX NULL N:/J.30/rtf/verilog/src/simprims/X_BUFGMUX.v vlg.bin:12048532 1164795427
