--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf atlys_vmodcam.ucf -ucf timing.ucf -ucf
atlys.ucf -ucf hijacker.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 340 paths analyzed, 131 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.118ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X35Y80.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      9.259ns (Levels of Logic = 2)
  Clock Path Skew:      -1.824ns (0.685 - 2.509)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X35Y80.D4      net (fanout=4)        2.272   Inst_SysCon/DcmProgDone
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      9.259ns (2.382ns logic, 6.877ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.356ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.AQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X36Y81.D4      net (fanout=3)        0.664   Inst_SysCon/state_FSM_FFd6
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (1.321ns logic, 6.035ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.412ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.685 - 0.673)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y79.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X36Y81.D1      net (fanout=3)        0.776   Inst_SysCon/state_FSM_FFd2
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (1.265ns logic, 6.147ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.043ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.685 - 0.673)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y79.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X36Y81.D5      net (fanout=4)        0.407   Inst_SysCon/state_FSM_FFd3
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.043ns (1.265ns logic, 5.778ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X35Y80.D1      net (fanout=2)        0.736   Inst_SysCon/state_FSM_FFd7
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (1.329ns logic, 5.341ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y79.AMUX    Tshcko                0.461   ][13806_2473
                                                       Inst_SysCon/prevRes_0
    SLICE_X35Y80.D6      net (fanout=3)        0.523   Inst_SysCon/prevRes<0>
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (1.343ns logic, 5.128ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.174 - 0.185)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X35Y80.D3      net (fanout=3)        0.322   Inst_SysCon/prevRes<2>
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.362   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (1.329ns logic, 4.927ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_3 (SLICE_X35Y80.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      9.258ns (Levels of Logic = 2)
  Clock Path Skew:      -1.824ns (0.685 - 2.509)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X35Y80.D4      net (fanout=4)        2.272   Inst_SysCon/DcmProgDone
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (2.381ns logic, 6.877ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.AQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X36Y81.D4      net (fanout=3)        0.664   Inst_SysCon/state_FSM_FFd6
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (1.320ns logic, 6.035ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.411ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.685 - 0.673)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y79.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X36Y81.D1      net (fanout=3)        0.776   Inst_SysCon/state_FSM_FFd2
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (1.264ns logic, 6.147ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.685 - 0.673)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y79.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X36Y81.D5      net (fanout=4)        0.407   Inst_SysCon/state_FSM_FFd3
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (1.264ns logic, 5.778ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X35Y80.D1      net (fanout=2)        0.736   Inst_SysCon/state_FSM_FFd7
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (1.328ns logic, 5.341ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y79.AMUX    Tshcko                0.461   ][13806_2473
                                                       Inst_SysCon/prevRes_0
    SLICE_X35Y80.D6      net (fanout=3)        0.523   Inst_SysCon/prevRes<0>
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.342ns logic, 5.128ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.174 - 0.185)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X35Y80.D3      net (fanout=3)        0.322   Inst_SysCon/prevRes<2>
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.361   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.255ns (1.328ns logic, 4.927ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_2 (SLICE_X35Y80.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      9.221ns (Levels of Logic = 2)
  Clock Path Skew:      -1.824ns (0.685 - 2.509)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X35Y80.D4      net (fanout=4)        2.272   Inst_SysCon/DcmProgDone
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      9.221ns (2.344ns logic, 6.877ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.AQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X36Y81.D4      net (fanout=3)        0.664   Inst_SysCon/state_FSM_FFd6
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (1.283ns logic, 6.035ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.685 - 0.673)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y79.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X36Y81.D1      net (fanout=3)        0.776   Inst_SysCon/state_FSM_FFd2
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (1.227ns logic, 6.147ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.005ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.685 - 0.673)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y79.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X36Y81.D5      net (fanout=4)        0.407   Inst_SysCon/state_FSM_FFd3
    SLICE_X36Y81.DMUX    Tilo                  0.251   lut4109_2
                                                       lut8783_1858
    SLICE_X44Y58.B2      net (fanout=3)        3.017   ][13096_1859
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.227ns logic, 5.778ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X35Y80.D1      net (fanout=2)        0.736   Inst_SysCon/state_FSM_FFd7
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (1.291ns logic, 5.341ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (0.685 - 0.867)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y79.AMUX    Tshcko                0.461   ][13806_2473
                                                       Inst_SysCon/prevRes_0
    SLICE_X35Y80.D6      net (fanout=3)        0.523   Inst_SysCon/prevRes<0>
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (1.305ns logic, 5.128ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.218ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.174 - 0.185)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X35Y80.D3      net (fanout=3)        0.322   Inst_SysCon/prevRes<2>
    SLICE_X35Y80.D       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut8764_1845
    SLICE_X44Y58.B5      net (fanout=4)        2.251   lut8764_1845
    SLICE_X44Y58.BMUX    Tilo                  0.261   Inst_camctlB/initFb<2>
                                                       lut8875_1893
    SLICE_X35Y80.CE      net (fanout=1)        2.354   ][13142_1894
    SLICE_X35Y80.CLK     Tceck                 0.324   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (1.291ns logic, 4.927ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (DCM_X0Y6.PSINCDEC), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/DcmProgReg_0 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 0)
  Clock Path Skew:      1.220ns (1.620 - 0.400)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/DcmProgReg_0 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y80.BMUX    Tshcko                0.244   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_0
    DCM_X0Y6.PSINCDEC    net (fanout=1)        1.307   Inst_SysCon/DcmProgReg<0>
    DCM_X0Y6.PSCLK       Tdmckc_PSINCDEC(-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.244ns logic, 1.307ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_5 (SLICE_X58Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstDbncQ_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstDbncQ_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y24.CQ      Tcko                  0.200   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X58Y24.DX      net (fanout=2)        0.137   Inst_SysCon/RstDbncQ_4
    SLICE_X58Y24.CLK     Tckdi       (-Th)    -0.048   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_9 (SLICE_X58Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstDbncQ_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstDbncQ_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y25.CQ      Tcko                  0.200   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X58Y25.DX      net (fanout=2)        0.137   Inst_SysCon/RstDbncQ_8
    SLICE_X58Y25.CLK     Tckdi       (-Th)    -0.048   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.942ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ][13838_2511/CLK0
  Logical resource: Inst_SysCon/RstDbncQ_1/CLK0
  Location pin: ILOGIC_X26Y0.CLK0
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X30Y58.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X30Y58.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X30Y58.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X30Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<1>/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X36Y79.SR
  Clock network: ][13095_1856
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<1>/SR
  Logical resource: Inst_SysCon/bitCount_2/SR
  Location pin: SLICE_X36Y79.SR
  Clock network: ][13095_1856
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X36Y78.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X58Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X58Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X58Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X58Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X30Y58.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X30Y58.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X30Y58.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X34Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X34Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X34Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X38Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X52Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X27Y59.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X27Y60.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X27Y60.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X27Y60.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X27Y60.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X27Y60.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X27Y60.SR
  Clock network: ][IN_virtPIBox_5029_7169
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: ][13806_2473/SR
  Logical resource: Inst_SysCon/prevRes_0/SR
  Location pin: SLICE_X35Y79.SR
  Clock network: ][24257_5
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X27Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X27Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X27Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X27Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X27Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X27Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X27Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X27Y60.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: ][13806_2473/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X35Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X35Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X35Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X35Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X35Y80.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X37Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X37Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X37Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X37Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.519ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.474ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y1.CQ       Tcko                  0.408   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_4
    SLICE_X1Y72.A1       net (fanout=4)        7.502   Inst_camctlA/D_O<4>
    SLICE_X1Y72.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4369_108
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        1.794   lut4369_108
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.474ns (1.178ns logic, 9.296ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y1.DQ       Tcko                  0.408   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_6
    SLICE_X1Y72.C4       net (fanout=6)        7.104   Inst_camctlA/D_O<6>
    SLICE_X1Y72.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4365_106
    MCB_X0Y1.P1WRDATA22  net (fanout=1)        1.459   lut4365_106
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.741ns (1.178ns logic, 8.563ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y1.DMUX     Tshcko                0.455   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_7
    SLICE_X1Y72.D6       net (fanout=6)        6.820   Inst_camctlA/D_O<7>
    SLICE_X1Y72.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4363_105
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        1.613   lut4363_105
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.658ns (1.225ns logic, 8.433ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel0 (SLICE_X17Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRst0/RstQ_4 (FF)
  Destination:          Inst_FBCtl/rd_data_sel0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRst0/RstQ_4 to Inst_FBCtl/rd_data_sel0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y59.DQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRst0/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRst0/RstQ_4
    SLICE_X17Y60.SR      net (fanout=3)        0.316   Inst_FBCtl/Inst_LocalRst0/RstQ_4
    SLICE_X17Y60.CLK     Tcksr       (-Th)     0.138   lut4271_69
                                                       Inst_FBCtl/rd_data_sel0
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.060ns logic, 0.316ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X20Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X20Y55.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X20Y55.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X13Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X13Y49.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X13Y49.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X16Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X16Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X16Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X16Y88.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X16Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X16Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X16Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X16Y89.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X16Y90.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X16Y90.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X16Y90.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X16Y90.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X16Y91.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X16Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X16Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X16Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X16Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X16Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X16Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X16Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_1/SR
  Location pin: SLICE_X20Y55.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_2/SR
  Location pin: SLICE_X20Y55.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_3/SR
  Location pin: SLICE_X20Y55.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA2/RstQ_4/SR
  Location pin: SLICE_X20Y55.SR
  Clock network: Inst_FBCtl/calib_done
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_9/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_8/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_11/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_10/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_13/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_12/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_15/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<14>/CLK
  Logical resource: Inst_camctlA/D_O_14/CK
  Location pin: SLICE_X46Y0.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_1/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_0/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_3/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_2/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_5/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_4/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_7/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<6>/CLK
  Logical resource: Inst_camctlA/D_O_6/CK
  Location pin: SLICE_X46Y1.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X6Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X6Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X6Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X6Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X6Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X6Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X6Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X6Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X6Y87.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X6Y87.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X52Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X52Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X52Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X52Y58.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X52Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X52Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X52Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X52Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X52Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X52Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X52Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X52Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X52Y61.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X52Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X52Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X52Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X52Y62.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X52Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X52Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X52Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X52Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X52Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X52Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X52Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X52Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X1Y52.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X1Y52.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X1Y52.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1672911 paths analyzed, 8502 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.971ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA18), 2936 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.948ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.948ns (5.699ns logic, 8.249ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.862ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.862ns (5.699ns logic, 8.163ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.862ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.862ns (5.699ns logic, 8.163ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.845ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (5.802ns logic, 8.043ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.845ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (5.920ns logic, 7.925ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.845ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.845ns (5.879ns logic, 7.966ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.827ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.827ns (5.818ns logic, 8.009ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.832ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.832ns (5.699ns logic, 8.133ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.832ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.832ns (5.699ns logic, 8.133ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.824ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.824ns (5.880ns logic, 7.944ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.810ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.810ns (5.810ns logic, 8.000ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.782ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.782ns (5.805ns logic, 7.977ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.775ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.775ns (5.699ns logic, 8.076ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.774ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.774ns (5.666ns logic, 8.108ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.802ns logic, 7.957ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.920ns logic, 7.839ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.802ns logic, 7.957ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.920ns logic, 7.839ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.761ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.DMUX     Taxd                  0.377   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.761ns (5.575ns logic, 8.186ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.879ns logic, 7.880ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.879ns logic, 7.880ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.750ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.750ns (5.810ns logic, 7.940ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.741ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.741ns (5.818ns logic, 7.923ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.741ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.741ns (5.818ns logic, 7.923ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.738ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.738ns (5.880ns logic, 7.858ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.738ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.738ns (5.880ns logic, 7.858ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.802ns logic, 7.927ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.920ns logic, 7.809ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.802ns logic, 7.927ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.920ns logic, 7.809ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.732ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.732ns (5.921ns logic, 7.811ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.616ns logic, 8.113ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.879ns logic, 7.850ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (5.879ns logic, 7.850ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.724ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.724ns (5.810ns logic, 7.914ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.724ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.724ns (5.810ns logic, 7.914ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.720ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.720ns (5.658ns logic, 8.062ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.711ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.711ns (5.818ns logic, 7.893ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.711ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.711ns (5.818ns logic, 7.893ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.708ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.708ns (5.880ns logic, 7.828ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.715ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.715ns (5.599ns logic, 8.116ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.708ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.708ns (5.880ns logic, 7.828ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.710ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.710ns (5.580ns logic, 8.130ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.702ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.702ns (5.761ns logic, 7.941ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.697ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.697ns (5.591ns logic, 8.106ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.696ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.696ns (5.818ns logic, 7.878ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.696ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.696ns (5.805ns logic, 7.891ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.696ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.696ns (5.805ns logic, 7.891ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.695ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A10      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (5.699ns logic, 7.996ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.695ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A12      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (5.699ns logic, 7.996ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.695ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A13      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (5.699ns logic, 7.996ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.695ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A15      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (5.699ns logic, 7.996ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.695ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A17      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.695ns (5.699ns logic, 7.996ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.694ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.694ns (5.810ns logic, 7.884ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.694ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.694ns (5.810ns logic, 7.884ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.689ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.689ns (5.699ns logic, 7.990ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.689ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.689ns (5.699ns logic, 7.990ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.688ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.688ns (5.666ns logic, 8.022ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.688ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.688ns (5.666ns logic, 8.022ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.672ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.672ns (5.802ns logic, 7.870ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.672ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.672ns (5.920ns logic, 7.752ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.667ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.DMUX     Topad                 0.566   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.667ns (5.805ns logic, 7.862ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.672ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.672ns (5.879ns logic, 7.793ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.664ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.664ns (5.810ns logic, 7.854ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.664ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.664ns (5.810ns logic, 7.854ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.667ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.DMUX     Topad                 0.566   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.667ns (5.764ns logic, 7.903ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.666ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.666ns (5.805ns logic, 7.861ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.666ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.666ns (5.805ns logic, 7.861ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.665ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A7       net (fanout=14)       0.356   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.665ns (5.699ns logic, 7.966ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.654ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.654ns (5.818ns logic, 7.836ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.659ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.659ns (5.699ns logic, 7.960ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.659ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.659ns (5.699ns logic, 7.960ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.651ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.651ns (5.880ns logic, 7.771ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.658ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.658ns (5.666ns logic, 7.992ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.658ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.658ns (5.666ns logic, 7.992ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.650ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.DMUX     Topbd                 0.571   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.650ns (5.769ns logic, 7.881ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.646ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.646ns (5.921ns logic, 7.725ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.646ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.646ns (5.921ns logic, 7.725ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.644ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_6
    SLICE_X6Y43.C5       net (fanout=6)        0.529   hijacker1/Gaussian1<6>
    SLICE_X6Y43.DMUX     Topcd                 0.435   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.644ns (5.633ns logic, 8.011ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.643ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.643ns (5.616ns logic, 8.027ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.643ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.643ns (5.616ns logic, 8.027ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.634ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.634ns (5.810ns logic, 7.824ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.634ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.634ns (5.810ns logic, 7.824ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.639ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.BMUX     Tcinb                 0.292   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A5       net (fanout=4)        0.340   hijacker1/DHL[0].DoG<5>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.639ns (5.689ns logic, 7.950ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.637ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M11      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A6       net (fanout=5)        1.111   hijacker1/DHL[0].m_ac/n0010<11>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (5.810ns logic, 7.827ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.629ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_12
    SLICE_X6Y43.A5       net (fanout=1)        0.383   hijacker1/Gaussian1<12>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.629ns (5.764ns logic, 7.865ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.620ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.DMUX     Topcd                 0.435   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.620ns (5.674ns logic, 7.946ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.625ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.DMUX     Tbxd                  0.341   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.625ns (5.580ns logic, 8.045ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.617ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.617ns (5.879ns logic, 7.738ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.617ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.617ns (5.761ns logic, 7.856ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.624ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.624ns (5.580ns logic, 8.044ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.624ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.624ns (5.580ns logic, 8.044ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.612ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.612ns (5.820ns logic, 7.792ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.612ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.DMUX     Topdd                 0.393   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.612ns (5.632ns logic, 7.980ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.612ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.612ns (5.702ns logic, 7.910ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.617ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.617ns (5.838ns logic, 7.779ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.616ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (5.921ns logic, 7.695ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.616ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (5.761ns logic, 7.855ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.616ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (5.761ns logic, 7.855ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.616ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M10      Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.A5       net (fanout=6)        1.284   hijacker1/DHL[0].m_ac/n0010<10>
    SLICE_X7Y41.A        Tilo                  0.259   lut4799_158
                                                       lut4754_131
    SLICE_X6Y50.D3       net (fanout=2)        0.915   lut4754_131
    SLICE_X6Y50.DMUX     Tilo                  0.261   lut4771_142
                                                       lut4786_151
    SLICE_X1Y57.B5       net (fanout=2)        1.166   lut4786_151
    SLICE_X1Y57.BMUX     Tilo                  0.313   lut4752_129
                                                       lut4787_152
    SLICE_X1Y53.C6       net (fanout=1)        0.769   lut4787_152
    SLICE_X1Y53.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4788_153
    SLICE_X1Y52.C5       net (fanout=3)        0.338   lut4788_153
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (5.921ns logic, 7.695ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA27), 2171 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.355ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.355ns (5.902ns logic, 7.453ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.269ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.269ns (5.902ns logic, 7.367ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.269ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.269ns (5.902ns logic, 7.367ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.252ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.252ns (6.005ns logic, 7.247ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.252ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.252ns (6.123ns logic, 7.129ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.252ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.252ns (6.082ns logic, 7.170ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.234ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.234ns (6.021ns logic, 7.213ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.239ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.239ns (5.902ns logic, 7.337ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.239ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.239ns (5.902ns logic, 7.337ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.231ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.231ns (6.083ns logic, 7.148ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.217ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.217ns (6.013ns logic, 7.204ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.189ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.189ns (6.008ns logic, 7.181ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.181ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.181ns (5.869ns logic, 7.312ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.166ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.123ns logic, 7.043ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.166ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.005ns logic, 7.161ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.166ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.123ns logic, 7.043ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.166ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.005ns logic, 7.161ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.168ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.DMUX     Taxd                  0.377   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.168ns (5.778ns logic, 7.390ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.166ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.082ns logic, 7.084ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.166ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.082ns logic, 7.084ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.157ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (6.013ns logic, 7.144ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.148ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.148ns (6.021ns logic, 7.127ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.148ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.148ns (6.021ns logic, 7.127ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.145ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.145ns (6.083ns logic, 7.062ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.145ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.145ns (6.083ns logic, 7.062ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (6.123ns logic, 7.013ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (6.005ns logic, 7.131ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (6.123ns logic, 7.013ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (6.005ns logic, 7.131ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.139ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (6.124ns logic, 7.015ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (6.082ns logic, 7.054ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (5.819ns logic, 7.317ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.136ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (6.082ns logic, 7.054ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.131ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.131ns (6.013ns logic, 7.118ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.131ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.131ns (6.013ns logic, 7.118ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.127ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.127ns (5.861ns logic, 7.266ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.118ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.118ns (6.021ns logic, 7.097ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.118ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.118ns (6.021ns logic, 7.097ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.115ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (6.083ns logic, 7.032ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.122ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (5.802ns logic, 7.320ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.115ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (6.083ns logic, 7.032ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.117ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.117ns (5.783ns logic, 7.334ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.109ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.109ns (5.964ns logic, 7.145ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.104ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.104ns (5.794ns logic, 7.310ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.103ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (6.008ns logic, 7.095ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.103ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (6.021ns logic, 7.082ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.103ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (6.008ns logic, 7.095ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.102ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A15      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (5.902ns logic, 7.200ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.102ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A12      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (5.902ns logic, 7.200ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.102ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A13      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (5.902ns logic, 7.200ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.102ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A17      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (5.902ns logic, 7.200ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.102ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A10      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (5.902ns logic, 7.200ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.101ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.101ns (6.013ns logic, 7.088ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.101ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.101ns (6.013ns logic, 7.088ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.095ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.095ns (5.869ns logic, 7.226ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.095ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.095ns (5.869ns logic, 7.226ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.074ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.DMUX     Topad                 0.566   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.074ns (6.008ns logic, 7.066ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.071ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (6.013ns logic, 7.058ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.071ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (6.013ns logic, 7.058ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.074ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.DMUX     Topad                 0.566   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.074ns (5.967ns logic, 7.107ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.073ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.073ns (6.008ns logic, 7.065ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.073ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.073ns (6.008ns logic, 7.065ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.072ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A7       net (fanout=14)       0.356   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.072ns (5.902ns logic, 7.170ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.065ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.065ns (5.869ns logic, 7.196ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.065ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.065ns (5.869ns logic, 7.196ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.057ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.DMUX     Topbd                 0.571   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.057ns (5.972ns logic, 7.085ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.061ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C5       net (fanout=5)        0.988   hijacker1/DHL[0].m_ac/n0010<6>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.061ns (5.902ns logic, 7.159ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (6.124ns logic, 6.929ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.053ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.053ns (6.124ns logic, 6.929ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.051ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_6
    SLICE_X6Y43.C5       net (fanout=6)        0.529   hijacker1/Gaussian1<6>
    SLICE_X6Y43.DMUX     Topcd                 0.435   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (5.836ns logic, 7.215ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.050ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (5.819ns logic, 7.231ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.050ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (5.819ns logic, 7.231ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.041ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.041ns (6.013ns logic, 7.028ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.041ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.041ns (6.013ns logic, 7.028ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.046ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.BMUX     Tcinb                 0.292   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A5       net (fanout=4)        0.340   hijacker1/DHL[0].DoG<5>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.046ns (5.892ns logic, 7.154ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.036ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_12
    SLICE_X6Y43.A5       net (fanout=1)        0.383   hijacker1/Gaussian1<12>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.036ns (5.967ns logic, 7.069ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.027ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.DMUX     Topcd                 0.435   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.027ns (5.877ns logic, 7.150ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.032ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.DMUX     Tbxd                  0.341   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.032ns (5.783ns logic, 7.249ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.024ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (5.964ns logic, 7.060ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.024ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (6.082ns logic, 6.942ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.031ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (5.783ns logic, 7.248ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.031ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (5.783ns logic, 7.248ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.019ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (5.905ns logic, 7.114ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.019ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (6.023ns logic, 6.996ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.019ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.DMUX     Topdd                 0.393   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (5.835ns logic, 7.184ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.024ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.024ns (6.041ns logic, 6.983ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.023ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (6.124ns logic, 6.899ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.023ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (6.124ns logic, 6.899ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.023ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (5.964ns logic, 7.059ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.023ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (5.964ns logic, 7.059ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.020ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.020ns (5.819ns logic, 7.201ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.020ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.020ns (5.819ns logic, 7.201ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.019ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.019ns (5.982ns logic, 7.037ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.018ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.018ns (5.794ns logic, 7.224ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.018ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.018ns (5.794ns logic, 7.224ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.017ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.017ns (6.021ns logic, 6.996ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.017ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.017ns (6.021ns logic, 6.996ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.006ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.006ns (5.980ns logic, 7.026ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.013ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.DX       net (fanout=6)        0.534   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Tdxcy                 0.087   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.013ns (5.790ns logic, 7.223ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.003ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y53.B5       net (fanout=3)        0.757   lut4815_168
    SLICE_X1Y53.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut4816_169
    MCB_X0Y1.P2WRDATA27  net (fanout=2)        1.778   ][24496_170
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.003ns (6.042ns logic, 6.961ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA16), 2171 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      13.043ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     13.043ns (5.902ns logic, 7.141ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.957ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.957ns (5.902ns logic, 7.055ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.957ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.957ns (5.902ns logic, 7.055ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.940ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (6.005ns logic, 6.935ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.940ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (6.123ns logic, 6.817ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.940ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.940ns (6.082ns logic, 6.858ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.922ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.922ns (6.021ns logic, 6.901ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.927ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.927ns (5.902ns logic, 7.025ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.927ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.927ns (5.902ns logic, 7.025ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.919ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.919ns (6.083ns logic, 6.836ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.905ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.905ns (6.013ns logic, 6.892ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.877ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.877ns (6.008ns logic, 6.869ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.869ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.869ns (5.869ns logic, 7.000ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.123ns logic, 6.731ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.005ns logic, 6.849ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.123ns logic, 6.731ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.005ns logic, 6.849ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.856ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.DMUX     Taxd                  0.377   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.856ns (5.778ns logic, 7.078ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.082ns logic, 6.772ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.082ns logic, 6.772ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.845ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.845ns (6.013ns logic, 6.832ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.836ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.836ns (6.021ns logic, 6.815ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.836ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.836ns (6.021ns logic, 6.815ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.833ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.833ns (6.083ns logic, 6.750ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.833ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.833ns (6.083ns logic, 6.750ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (6.123ns logic, 6.701ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (6.005ns logic, 6.819ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (6.123ns logic, 6.701ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (6.005ns logic, 6.819ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.827ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.827ns (6.124ns logic, 6.703ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (6.082ns logic, 6.742ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (5.819ns logic, 7.005ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.824ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (6.082ns logic, 6.742ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.819ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.819ns (6.013ns logic, 6.806ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.819ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.819ns (6.013ns logic, 6.806ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.815ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (5.861ns logic, 6.954ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.806ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.806ns (6.021ns logic, 6.785ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.806ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.806ns (6.021ns logic, 6.785ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.803ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.803ns (6.083ns logic, 6.720ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.810ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.810ns (5.802ns logic, 7.008ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.803ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.803ns (6.083ns logic, 6.720ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.805ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.805ns (5.783ns logic, 7.022ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.797ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.797ns (5.964ns logic, 6.833ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.792ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.792ns (5.794ns logic, 6.998ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.791ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.791ns (6.008ns logic, 6.783ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.791ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.791ns (6.021ns logic, 6.770ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.791ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.791ns (6.008ns logic, 6.783ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.790ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A15      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (5.902ns logic, 6.888ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.790ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A12      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (5.902ns logic, 6.888ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.790ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A13      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (5.902ns logic, 6.888ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.790ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A17      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (5.902ns logic, 6.888ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.790ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A10      net (fanout=14)       0.386   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (5.902ns logic, 6.888ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.789ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (6.013ns logic, 6.776ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.789ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.B6       net (fanout=6)        0.518   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (6.013ns logic, 6.776ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.783ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.783ns (5.869ns logic, 6.914ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.783ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.783ns (5.869ns logic, 6.914ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.762ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.DMUX     Topad                 0.566   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.762ns (6.008ns logic, 6.754ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.759ns (6.013ns logic, 6.746ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.759ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.759ns (6.013ns logic, 6.746ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.762ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.DMUX     Topad                 0.566   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.762ns (5.967ns logic, 6.795ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.761ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.761ns (6.008ns logic, 6.753ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.761ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.A6       net (fanout=6)        0.495   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.761ns (6.008ns logic, 6.753ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.760ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A7       net (fanout=14)       0.356   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.760ns (5.902ns logic, 6.858ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.753ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (5.869ns logic, 6.884ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.753ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Tbxcy                 0.125   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (5.869ns logic, 6.884ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.745ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.DMUX     Topbd                 0.571   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (5.972ns logic, 6.773ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.749ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M6       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C5       net (fanout=5)        0.988   hijacker1/DHL[0].m_ac/n0010<6>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.749ns (5.902ns logic, 6.847ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.741ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.741ns (6.124ns logic, 6.617ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.741ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.741ns (6.124ns logic, 6.617ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.739ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_6
    SLICE_X6Y43.C5       net (fanout=6)        0.529   hijacker1/Gaussian1<6>
    SLICE_X6Y43.DMUX     Topcd                 0.435   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<6>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.739ns (5.836ns logic, 6.903ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.738ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (5.819ns logic, 6.919ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.738ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (5.819ns logic, 6.919ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.729ns (6.013ns logic, 6.716ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.729ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_13
    SLICE_X6Y43.B4       net (fanout=1)        0.458   hijacker1/Gaussian1<13>
    SLICE_X6Y43.DMUX     Topbd                 0.571   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<5>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.729ns (6.013ns logic, 6.716ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.734ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.AX       net (fanout=3)        0.764   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Taxcy                 0.199   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.BMUX     Tcinb                 0.292   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A5       net (fanout=4)        0.340   hijacker1/DHL[0].DoG<5>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.734ns (5.892ns logic, 6.842ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.724ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_12
    SLICE_X6Y43.A5       net (fanout=1)        0.383   hijacker1/Gaussian1<12>
    SLICE_X6Y43.DMUX     Topad                 0.566   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<4>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.724ns (5.967ns logic, 6.757ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.715ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.DMUX     Topcd                 0.435   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.715ns (5.877ns logic, 6.838ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.720ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.BX       net (fanout=6)        0.623   hijacker1/Gaussian1<1>
    SLICE_X6Y42.DMUX     Tbxd                  0.341   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.720ns (5.783ns logic, 6.937ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.712ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (5.964ns logic, 6.748ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.712ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (6.082ns logic, 6.630ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.719ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.719ns (5.783ns logic, 6.936ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.719ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.AMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_5
    SLICE_X6Y43.BX       net (fanout=6)        0.648   hijacker1/Gaussian1<5>
    SLICE_X6Y43.DMUX     Tbxd                  0.341   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.719ns (5.783ns logic, 6.936ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.707ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.707ns (5.905ns logic, 6.802ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.707ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.DMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_8
    SLICE_X6Y42.A5       net (fanout=1)        0.440   hijacker1/Gaussian1<8>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.707ns (6.023ns logic, 6.684ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.707ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_11
    SLICE_X6Y42.D6       net (fanout=1)        0.558   hijacker1/Gaussian1<11>
    SLICE_X6Y42.DMUX     Topdd                 0.393   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    DSP48_X0Y10.A3       net (fanout=4)        0.579   hijacker1/DHL[0].DoG<3>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.707ns (5.835ns logic, 6.872ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.712ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (6.041ns logic, 6.671ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.711ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.711ns (6.124ns logic, 6.587ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.711ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_1
    SLICE_X6Y42.B6       net (fanout=6)        0.326   hijacker1/Gaussian1<1>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.711ns (6.124ns logic, 6.587ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.711ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.711ns (5.964ns logic, 6.747ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.711ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.D4       net (fanout=6)        0.456   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Topcyd                0.261   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.711ns (5.964ns logic, 6.747ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.708ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A14      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (5.819ns logic, 6.889ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.708ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_4
    SLICE_X6Y43.AX       net (fanout=6)        0.631   hijacker1/Gaussian1<4>
    SLICE_X6Y43.DMUX     Taxd                  0.377   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A11      net (fanout=14)       0.523   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (5.819ns logic, 6.889ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.707ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_0
    SLICE_X6Y42.A3       net (fanout=3)        0.481   hijacker1/Gaussian1<0>
    SLICE_X6Y42.COUT     Topcya                0.379   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<0>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.AMUX     Tcina                 0.202   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A4       net (fanout=3)        0.506   hijacker1/DHL[0].DoG<4>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.707ns (5.982ns logic, 6.725ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.706ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.706ns (5.794ns logic, 6.912ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.706ns (Levels of Logic = 8)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_7
    SLICE_X6Y43.D5       net (fanout=5)        0.624   hijacker1/Gaussian1<7>
    SLICE_X6Y43.DMUX     Topdd                 0.393   hijacker1/DHL[0].DoG<7>
                                                       lut4676_583
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.706ns (5.794ns logic, 6.912ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.705ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A9       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (6.021ns logic, 6.684ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.705ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.CMUX     Tshcko                0.488   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_2
    SLICE_X6Y42.C5       net (fanout=6)        0.393   hijacker1/Gaussian1<2>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A8       net (fanout=14)       0.553   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (6.021ns logic, 6.684ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.694ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CMUX     Tshcko                0.488   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_10
    SLICE_X6Y42.C3       net (fanout=1)        0.524   hijacker1/Gaussian1<10>
    SLICE_X6Y42.COUT     Topcyc                0.277   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<2>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.694ns (5.980ns logic, 6.714ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.701ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.507 - 0.495)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.447   hijacker1/Gaussian1<0>
                                                       hijacker1/Gaussian1_3
    SLICE_X6Y42.DX       net (fanout=6)        0.534   hijacker1/Gaussian1<3>
    SLICE_X6Y42.COUT     Tdxcy                 0.087   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.DMUX     Tcind                 0.302   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A16      net (fanout=14)       0.639   hijacker1/DHL[0].DoG<7>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.701ns (5.790ns logic, 6.911ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/Gaussian1_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.691ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/Gaussian1_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.447   hijacker1/Gaussian1<14>
                                                       hijacker1/Gaussian1_9
    SLICE_X6Y42.B4       net (fanout=1)        0.459   hijacker1/Gaussian1<9>
    SLICE_X6Y42.COUT     Topcyb                0.380   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_lut<1>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   hijacker1/Msub_DHL[0].DoG_Madd_cy<3>
    SLICE_X6Y43.CMUX     Tcinc                 0.261   hijacker1/DHL[0].DoG<7>
                                                       hijacker1/Msub_DHL[0].DoG_Madd_xor<7>
    DSP48_X0Y10.A6       net (fanout=3)        0.452   hijacker1/DHL[0].DoG<6>
    DSP48_X0Y10.M7       Tdspdo_A_M            2.835   hijacker1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y41.C1       net (fanout=5)        1.282   hijacker1/DHL[0].m_ac/n0010<7>
    SLICE_X7Y41.C        Tilo                  0.259   lut4799_158
                                                       lut4799_158
    SLICE_X7Y41.B4       net (fanout=3)        0.343   lut4799_158
    SLICE_X7Y41.B        Tilo                  0.259   lut4799_158
                                                       lut4800_159
    SLICE_X7Y47.C6       net (fanout=2)        0.680   lut4800_159
    SLICE_X7Y47.C        Tilo                  0.259   lut4813_166
                                                       lut4813_166
    SLICE_X7Y47.B6       net (fanout=1)        0.285   lut4813_166
    SLICE_X7Y47.B        Tilo                  0.259   lut4813_166
                                                       lut4814_167
    SLICE_X1Y53.A5       net (fanout=1)        0.922   lut4814_167
    SLICE_X1Y53.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4815_168
    SLICE_X1Y52.A4       net (fanout=3)        0.442   lut4815_168
    SLICE_X1Y52.AMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4859_194
    MCB_X0Y1.P2WRDATA16  net (fanout=2)        1.781   lut4859_194
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.691ns (6.042ns logic, 6.649ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_28 (SLICE_X26Y96.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_8 (FF)
  Destination:          hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_8 to hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.AQ      Tcko                  0.200   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<9>
                                                       hijacker1/OM1/hCornor/_i000002/DY_ShiftReg_8
    SLICE_X26Y96.BI      net (fanout=3)        0.132   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<8>
    SLICE_X26Y96.CLK     Tdh         (-Th)    -0.029   hijacker1/OM1/hCornor/_i000002/DY_ShiftReg<23>
                                                       hijacker1/OM1/hCornor/_i000002/Mshreg_DY_ShiftReg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.229ns logic, 0.132ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/spiDataCount_7 (SLICE_X24Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/SPI_S1/spiDataCount_6 (FF)
  Destination:          hijacker1/SPI_S1/spiDataCount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/SPI_S1/spiDataCount_6 to hijacker1/SPI_S1/spiDataCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.CQ       Tcko                  0.200   hijacker1/SPI_S1/spiDataCount<7>
                                                       hijacker1/SPI_S1/spiDataCount_6
    SLICE_X24Y8.DX       net (fanout=1)        0.131   hijacker1/SPI_S1/spiDataCount<6>
    SLICE_X24Y8.CLK      Tckdi       (-Th)    -0.048   hijacker1/SPI_S1/spiDataCount<7>
                                                       hijacker1/SPI_S1/spiDataCount_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/FilterL6b[0].HerizontalBuff_50 (SLICE_X24Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/FilterL6b[0].HerizontalBuff_42 (FF)
  Destination:          hijacker1/OM1/FilterL6b[0].HerizontalBuff_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/FilterL6b[0].HerizontalBuff_42 to hijacker1/OM1/FilterL6b[0].HerizontalBuff_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.200   hijacker1/OM1/FilterL6b[0].HerizontalBuff<43>
                                                       hijacker1/OM1/FilterL6b[0].HerizontalBuff_42
    SLICE_X24Y55.C5      net (fanout=3)        0.066   hijacker1/OM1/FilterL6b[0].HerizontalBuff<42>
    SLICE_X24Y55.CLK     Tah         (-Th)    -0.121   hijacker1/OM1/FilterL6b[0].HerizontalBuff<43>
                                                       hijacker1/OM1/FilterL6b[0].HerizontalBuff<42>_rt
                                                       hijacker1/OM1/FilterL6b[0].HerizontalBuff_50
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y19.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y18.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y26.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y35.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y21.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y47.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y47.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y47.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y47.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y45.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y45.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y49.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y46.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y48.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y42.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y46.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_5/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_1/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_3/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_2/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_7/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_0/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_6/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/harrisRes1<4>/CLK
  Logical resource: hijacker1/Mshreg_harrisRes1_4/CLK
  Location pin: SLICE_X6Y40.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_5/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_6/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_4/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_3/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_2/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_7/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_1/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<0>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_0/CLK
  Location pin: SLICE_X6Y41.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_13/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_15/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_11/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_12/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_10/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_9/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_8/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<14>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_14/CLK
  Location pin: SLICE_X6Y44.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_59/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_60/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_55/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_61/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_54/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_58/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_56/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<57>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_57/CLK
  Location pin: SLICE_X10Y85.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_82/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_80/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_86/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_83/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_87/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_81/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_85/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_84/CLK
  Location pin: SLICE_X14Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_54/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_59/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_55/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_57/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_53/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_52/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IxIx_col_sum_SR<58>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_58/CLK
  Location pin: SLICE_X14Y78.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/hCornor/IyIy_col_sum_SR<64>/CLK
  Logical resource: hijacker1/OM1/hCornor/Mshreg_IyIy_col_sum_SR_64/CLK
  Location pin: SLICE_X14Y83.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_3/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_2/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_4/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_5/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_6/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_0/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_7/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[1].HerizontalBuff<1>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_1/CLK
  Location pin: SLICE_X22Y33.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[0].HerizontalBuff<82>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_83/CLK
  Location pin: SLICE_X22Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL6b[0].HerizontalBuff<82>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_80/CLK
  Location pin: SLICE_X22Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6010 paths analyzed, 1411 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.625ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/ERR_O (SLICE_X35Y49.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.528ns (0.487 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X29Y34.C1      net (fanout=7)        2.775   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X29Y34.CMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut8636_1761
    SLICE_X37Y43.C4      net (fanout=4)        1.731   lut8636_1761
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X35Y49.SR      net (fanout=3)        0.996   lut10298_2465
    SLICE_X35Y49.CLK     Tsrck                 0.425   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (2.043ns logic, 5.502ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.529ns (0.487 - 1.016)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X29Y34.C5      net (fanout=4)        2.674   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X29Y34.CMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut8636_1761
    SLICE_X37Y43.C4      net (fanout=4)        1.731   lut8636_1761
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X35Y49.SR      net (fanout=3)        0.996   lut10298_2465
    SLICE_X35Y49.CLK     Tsrck                 0.425   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (2.043ns logic, 5.401ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.256ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.487 - 0.475)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.CQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X29Y34.C3      net (fanout=3)        1.070   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X29Y34.CMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut8636_1761
    SLICE_X37Y43.C4      net (fanout=4)        1.731   lut8636_1761
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X35Y49.SR      net (fanout=3)        0.996   lut10298_2465
    SLICE_X35Y49.CLK     Tsrck                 0.425   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.459ns logic, 3.797ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.487 - 0.479)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y43.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X37Y43.C2      net (fanout=12)       1.097   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X35Y49.SR      net (fanout=3)        0.996   lut10298_2465
    SLICE_X35Y49.CLK     Tsrck                 0.425   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.129ns logic, 2.093ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.487 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X37Y43.C5      net (fanout=17)       0.601   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X35Y49.SR      net (fanout=3)        0.996   lut10298_2465
    SLICE_X35Y49.CLK     Tsrck                 0.425   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (1.129ns logic, 1.597ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.487 - 0.480)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/ERR_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.BMUX    Tshcko                0.461   lut8531_1687
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X37Y43.C3      net (fanout=10)       0.515   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X35Y49.SR      net (fanout=3)        0.996   lut10298_2465
    SLICE_X35Y49.CLK     Tsrck                 0.425   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (1.199ns logic, 1.511ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X39Y40.C3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BMUX    Tshcko                0.455   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_4
    SLICE_X44Y56.D5      net (fanout=20)       1.399   Inst_camctlB/initA<4>
    SLICE_X44Y56.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X42Y43.D4      net (fanout=7)        1.607   Inst_camctlB/_n0130<32>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (1.695ns logic, 6.127ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.521ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AMUX    Tshcko                0.455   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_1
    SLICE_X44Y56.D2      net (fanout=21)       1.098   Inst_camctlB/initA<1>
    SLICE_X44Y56.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X42Y43.D4      net (fanout=7)        1.607   Inst_camctlB/_n0130<32>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (1.695ns logic, 5.826ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.470ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AQ      Tcko                  0.408   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X44Y56.D1      net (fanout=21)       1.094   Inst_camctlB/initA<0>
    SLICE_X44Y56.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X42Y43.D4      net (fanout=7)        1.607   Inst_camctlB/_n0130<32>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (1.648ns logic, 5.822ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.DQ      Tcko                  0.408   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_3
    SLICE_X44Y56.D4      net (fanout=20)       1.020   Inst_camctlB/initA<3>
    SLICE_X44Y56.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X42Y43.D4      net (fanout=7)        1.607   Inst_camctlB/_n0130<32>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.396ns (1.648ns logic, 5.748ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.288ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BQ      Tcko                  0.408   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_2
    SLICE_X44Y56.D3      net (fanout=20)       0.912   Inst_camctlB/initA<2>
    SLICE_X44Y56.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X42Y43.D4      net (fanout=7)        1.607   Inst_camctlB/_n0130<32>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.648ns logic, 5.640ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.632ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.448 - 0.498)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X42Y43.D4      net (fanout=7)        1.607   Inst_camctlB/_n0130<32>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (1.904ns logic, 4.728ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y58.DMUX    Tshcko                0.461   ][13044_1806
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X42Y43.D5      net (fanout=7)        1.310   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (1.498ns logic, 4.431ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.CQ      Tcko                  0.408   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X42Y43.D2      net (fanout=35)       1.310   Inst_camctlB/state_FSM_FFd2
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.445ns logic, 4.431ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.408   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X42Y43.D3      net (fanout=33)       1.174   Inst_camctlB/state_FSM_FFd3
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (1.445ns logic, 4.295ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.448 - 0.504)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.AQ      Tcko                  0.408   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X52Y41.B1      net (fanout=31)       2.434   Inst_camctlB/state_FSM_FFd1
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (1.194ns logic, 4.280ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.356ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.AQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X42Y43.D1      net (fanout=5)        0.790   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X42Y43.DMUX    Tilo                  0.251   lut8627_1754
                                                       lut8627_1754
    SLICE_X52Y41.B3      net (fanout=3)        1.275   lut8627_1754
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (1.445ns logic, 3.911ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y58.AQ      Tcko                  0.447   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    SLICE_X52Y41.B2      net (fanout=8)        2.214   Inst_camctlB/initFb<0>
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (1.233ns logic, 4.060ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.448 - 0.502)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y58.DMUX    Tshcko                0.461   ][13044_1806
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X52Y41.B5      net (fanout=7)        2.048   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (1.247ns logic, 3.894ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.448 - 0.481)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/int_Rst to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y27.AMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/int_Rst
                                                       Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X52Y41.B4      net (fanout=10)       1.899   Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (1.247ns logic, 3.745ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X52Y41.B6      net (fanout=11)       0.842   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X52Y41.B       Tilo                  0.203   Inst_SysCon/RstQ<99>
                                                       lut8638_1763
    SLICE_X52Y41.D1      net (fanout=1)        0.482   lut8638_1763
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.177ns logic, 2.688ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.232 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y43.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X52Y41.D4      net (fanout=12)       1.159   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.974ns logic, 2.523ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X52Y41.C3      net (fanout=3)        0.701   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X52Y41.C       Tilo                  0.204   Inst_SysCon/RstQ<99>
                                                       lut8518_1680
    SLICE_X52Y41.D5      net (fanout=7)        0.210   lut8518_1680
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.178ns logic, 2.275ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.416ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X52Y41.C2      net (fanout=3)        0.594   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X52Y41.C       Tilo                  0.204   Inst_SysCon/RstQ<99>
                                                       lut8518_1680
    SLICE_X52Y41.D5      net (fanout=7)        0.210   lut8518_1680
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.248ns logic, 2.168ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/subState<0>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X52Y41.D2      net (fanout=9)        1.000   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.044ns logic, 2.364ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y40.DMUX    Tshcko                0.461   ][12970_1704
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X52Y41.C4      net (fanout=4)        0.448   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X52Y41.C       Tilo                  0.204   Inst_SysCon/RstQ<99>
                                                       lut8518_1680
    SLICE_X52Y41.D5      net (fanout=7)        0.210   lut8518_1680
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.248ns logic, 2.022ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X52Y41.C1      net (fanout=3)        0.463   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X52Y41.C       Tilo                  0.204   Inst_SysCon/RstQ<99>
                                                       lut8518_1680
    SLICE_X52Y41.D5      net (fanout=7)        0.210   lut8518_1680
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (1.178ns logic, 2.037ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X52Y41.C6      net (fanout=3)        0.292   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X52Y41.C       Tilo                  0.204   Inst_SysCon/RstQ<99>
                                                       lut8518_1680
    SLICE_X52Y41.D5      net (fanout=7)        0.210   lut8518_1680
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (1.178ns logic, 1.866ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X52Y41.C5      net (fanout=3)        0.203   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X52Y41.C       Tilo                  0.204   Inst_SysCon/RstQ<99>
                                                       lut8518_1680
    SLICE_X52Y41.D5      net (fanout=7)        0.210   lut8518_1680
    SLICE_X52Y41.DMUX    Tilo                  0.261   Inst_SysCon/RstQ<99>
                                                       lut8639_1764
    SLICE_X39Y40.C3      net (fanout=1)        1.364   lut8639_1764
    SLICE_X39Y40.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8641_1766
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.248ns logic, 1.777ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/DONE_O (SLICE_X36Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.557ns (0.458 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X29Y34.C1      net (fanout=7)        2.775   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X29Y34.CMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut8636_1761
    SLICE_X37Y43.C4      net (fanout=4)        1.731   lut8636_1761
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X36Y45.SR      net (fanout=3)        0.633   lut10298_2465
    SLICE_X36Y45.CLK     Tsrck                 0.418   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      7.175ns (2.036ns logic, 5.139ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.558ns (0.458 - 1.016)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X29Y34.C5      net (fanout=4)        2.674   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X29Y34.CMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut8636_1761
    SLICE_X37Y43.C4      net (fanout=4)        1.731   lut8636_1761
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X36Y45.SR      net (fanout=3)        0.633   lut10298_2465
    SLICE_X36Y45.CLK     Tsrck                 0.418   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (2.036ns logic, 5.038ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.242 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.CQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X29Y34.C3      net (fanout=3)        1.070   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X29Y34.CMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busFreeCnt<4>
                                                       lut8636_1761
    SLICE_X37Y43.C4      net (fanout=4)        1.731   lut8636_1761
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X36Y45.SR      net (fanout=3)        0.633   lut10298_2465
    SLICE_X36Y45.CLK     Tsrck                 0.418   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.452ns logic, 3.434ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.242 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y43.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X37Y43.C2      net (fanout=12)       1.097   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X36Y45.SR      net (fanout=3)        0.633   lut10298_2465
    SLICE_X36Y45.CLK     Tsrck                 0.418   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (1.122ns logic, 1.730ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.242 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X37Y43.C5      net (fanout=17)       0.601   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X36Y45.SR      net (fanout=3)        0.633   lut10298_2465
    SLICE_X36Y45.CLK     Tsrck                 0.418   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (1.122ns logic, 1.234ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/DONE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.BMUX    Tshcko                0.461   lut8531_1687
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X37Y43.C3      net (fanout=10)       0.515   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X37Y43.CMUX    Tilo                  0.313   lut8529_1685
                                                       lut10298_2465
    SLICE_X36Y45.SR      net (fanout=3)        0.633   lut10298_2465
    SLICE_X36Y45.CLK     Tsrck                 0.418   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (1.192ns logic, 1.148ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X48Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_0 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.AQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_0
    SLICE_X48Y29.AX      net (fanout=1)        0.216   Inst_camctlA/initFb<8>
    SLICE_X48Y29.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.078ns logic, 0.216ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM11 (SLICE_X48Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_2 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_2 to Inst_camctlA/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.CQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_2
    SLICE_X48Y29.BX      net (fanout=1)        0.218   Inst_camctlA/initFb<10>
    SLICE_X48Y29.CLK     Tdh         (-Th)     0.111   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.087ns logic, 0.218ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM10 (SLICE_X48Y29.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_1 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_1 to Inst_camctlA/Mram_CamInitRAM10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.BQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_1
    SLICE_X48Y29.AI      net (fanout=1)        0.113   Inst_camctlA/initFb<9>
    SLICE_X48Y29.CLK     Tdh         (-Th)     0.004   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM10
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.194ns logic, 0.113ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X44Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<28>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X44Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X44Y56.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<20>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X44Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X48Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X48Y29.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X48Y46.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<7>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X48Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X52Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/ddSda/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/ddSda/CK
  Location pin: SLICE_X28Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/CLK
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_1/CK
  Location pin: SLICE_X32Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/SR
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X32Y49.SR
  Clock network: Inst_SysCon/ASYNC_RST
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/CLK
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_2/CK
  Location pin: SLICE_X32Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/SR
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_2/SR
  Location pin: SLICE_X32Y49.SR
  Clock network: Inst_SysCon/ASYNC_RST
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/CLK
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/CK
  Location pin: SLICE_X32Y49.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/SR
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/SR
  Location pin: SLICE_X32Y49.SR
  Clock network: Inst_SysCon/ASYNC_RST
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/rSda/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/rSda/CK
  Location pin: SLICE_X36Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/DONE_O/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/DONE_O/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/state_FSM_FFd3/CLK
  Logical resource: Inst_camctlA/state_FSM_FFd1/CK
  Location pin: SLICE_X40Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/state_FSM_FFd3/CLK
  Logical resource: Inst_camctlA/state_FSM_FFd2/CK
  Location pin: SLICE_X40Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/state_FSM_FFd3/CLK
  Logical resource: Inst_camctlA/state_FSM_FFd3/CK
  Location pin: SLICE_X40Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][12955_1690/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/dataByte_3/CK
  Location pin: SLICE_X40Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/currAddr<0>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/currAddr_0/CK
  Location pin: SLICE_X42Y45.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/rScl/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/rScl/CK
  Location pin: SLICE_X46Y12.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/subState<0>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/subState_1/CK
  Location pin: SLICE_X46Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/Inst_TWICtl/subState<0>/SR
  Logical resource: Inst_camctlA/Inst_TWICtl/subState_1/SR
  Location pin: SLICE_X46Y14.SR
  Clock network: lut8271_1533
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/subState<0>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/subState_0/CK
  Location pin: SLICE_X46Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/bitCount<2>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/bitCount_1/CK
  Location pin: SLICE_X46Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/Inst_TWICtl/bitCount<2>/SR
  Logical resource: Inst_camctlA/Inst_TWICtl/bitCount_1/SR
  Location pin: SLICE_X46Y16.SR
  Clock network: lut8286_1540
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/bitCount<2>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/bitCount_0/CK
  Location pin: SLICE_X46Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/bitCount<2>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/bitCount_2/CK
  Location pin: SLICE_X46Y16.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/initA<4>/CLK
  Logical resource: Inst_camctlA/initA_1/CK
  Location pin: SLICE_X46Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/initA<4>/SR
  Logical resource: Inst_camctlA/initA_1/SR
  Location pin: SLICE_X46Y28.SR
  Clock network: ][12636_1387
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/initA<4>/CLK
  Logical resource: Inst_camctlA/initA_0/CK
  Location pin: SLICE_X46Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/initA<4>/CLK
  Logical resource: Inst_camctlA/initA_2/CK
  Location pin: SLICE_X46Y28.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/initA<4>/SR
  Logical resource: Inst_camctlA/initA_2/SR
  Location pin: SLICE_X46Y28.SR
  Clock network: ][12636_1387
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13668 paths analyzed, 1225 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.232ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (SLICE_X3Y80.CE), 355 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X3Y79.A3       net (fanout=7)        1.001   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (2.049ns logic, 5.073ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.124ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (2.402ns logic, 4.722ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.002ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X3Y79.A5       net (fanout=6)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (2.119ns logic, 4.883ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.000ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (2.407ns logic, 4.593ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.000ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X3Y79.A2       net (fanout=11)       0.809   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (2.119ns logic, 4.881ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (2.317ns logic, 4.629ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.896ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.896ns (2.897ns logic, 3.999ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (2.377ns logic, 4.485ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (2.376ns logic, 4.483ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (2.359ns logic, 4.460ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.793ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.793ns (2.417ns logic, 4.376ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.780ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.CMUX     Topbc                 0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.780ns (2.332ns logic, 4.448ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (2.269ns logic, 4.496ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.744ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.744ns (2.826ns logic, 3.918ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.740ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.BMUX     Topbb                 0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (2.182ns logic, 4.558ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    SLICE_X2Y81.D4       net (fanout=3)        0.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (2.402ns logic, 4.328ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.737ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (2.478ns logic, 4.259ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (2.646ns logic, 4.078ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (2.377ns logic, 4.341ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.706ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.706ns (2.302ns logic, 4.404ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.175ns logic, 4.518ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.681ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (2.273ns logic, 4.408ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (2.388ns logic, 4.295ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.678ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.678ns (2.328ns logic, 4.350ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.DMUX     Taxd                  0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.113ns logic, 4.564ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (2.106ns logic, 4.554ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X2Y83.C2       net (fanout=6)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X2Y83.CMUX     Topcc                 0.413   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (2.149ns logic, 4.508ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.644ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.644ns (2.826ns logic, 3.818ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.BMUX     Topbb                 0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.923ns logic, 4.684ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.612ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.612ns (2.369ns logic, 4.243ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (2.478ns logic, 4.126ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.603ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.603ns (2.302ns logic, 4.301ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.606ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.606ns (2.302ns logic, 4.304ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (2.447ns logic, 4.149ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (2.447ns logic, 4.149ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X3Y79.A4       net (fanout=13)       0.472   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (2.049ns logic, 4.544ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (2.305ns logic, 4.286ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.572ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X2Y83.C2       net (fanout=6)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X2Y83.DMUX     Topcd                 0.435   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (2.171ns logic, 4.401ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.550ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (2.388ns logic, 4.162ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B4       net (fanout=1)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (2.067ns logic, 4.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.540ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X3Y82.D4       net (fanout=1)        0.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.540ns (2.302ns logic, 4.238ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.537ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.537ns (2.215ns logic, 4.322ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (2.488ns logic, 4.042ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.519ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (1.916ns logic, 4.603ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (2.305ns logic, 4.190ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.BMUX     Taxb                  0.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (1.732ns logic, 4.763ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B6       net (fanout=1)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (2.165ns logic, 4.327ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.484ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.DQ       Tad_logic             0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (2.608ns logic, 3.876ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y81.B2       net (fanout=6)        0.485   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y81.DQ       Tad_logic             0.980   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (2.786ns logic, 3.684ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y83.A6       net (fanout=2)        0.657   lut11768_2876
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (2.402ns logic, 4.073ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (2.447ns logic, 4.016ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.461ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.461ns (2.407ns logic, 4.054ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.BX       net (fanout=11)       0.612   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (2.642ns logic, 3.814ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (2.376ns logic, 4.068ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (2.274ns logic, 4.176ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.449ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.B6       net (fanout=11)       0.350   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (2.897ns logic, 3.552ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.215ns logic, 4.226ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.BX       net (fanout=11)       0.612   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.DMUX     Tbxd                  0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (2.147ns logic, 4.300ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y81.BX       net (fanout=11)       0.688   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y81.DQ       Tito_logic            0.750   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (2.556ns logic, 3.887ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.439ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (2.175ns logic, 4.264ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.421ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X3Y79.C3       net (fanout=6)        0.909   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X3Y79.C        Tilo                  0.259   lut11759_2867
                                                       lut11765_2873
    SLICE_X4Y83.B1       net (fanout=1)        1.331   lut11765_2873
    SLICE_X4Y83.B        Tilo                  0.205   lut11766_2874
                                                       lut11766_2874
    SLICE_X4Y83.A3       net (fanout=1)        0.399   lut11766_2874
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.421ns (1.957ns logic, 4.464ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (2.273ns logic, 4.154ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.AX       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (2.227ns logic, 4.190ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (2.196ns logic, 4.228ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B2       net (fanout=1)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (2.478ns logic, 3.937ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.916ns logic, 4.503ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.411ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.BX       net (fanout=6)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (2.223ns logic, 4.188ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.B6       net (fanout=11)       0.350   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (2.377ns logic, 4.038ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.407ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.407ns (2.317ns logic, 4.090ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.D6       net (fanout=6)        0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (2.359ns logic, 4.045ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (2.106ns logic, 4.300ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.397ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.397ns (2.488ns logic, 3.909ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.D5       net (fanout=12)       0.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (2.778ns logic, 3.626ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y81.A1       net (fanout=7)        0.485   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y81.DQ       Tad_logic             0.975   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (2.711ns logic, 3.684ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.BX       net (fanout=6)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.CMUX     Taxc                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (2.116ns logic, 4.277ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.392ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.CX       net (fanout=6)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (2.121ns logic, 4.271ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.398ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B5       net (fanout=1)        0.703   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.398ns (1.998ns logic, 4.400ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.384ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.384ns (2.315ns logic, 4.069ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y80.C4       net (fanout=6)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y80.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (2.724ns logic, 3.646ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.AX       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (2.137ns logic, 4.226ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X2Y83.C5       net (fanout=11)       0.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X2Y83.CMUX     Topcc                 0.413   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (2.149ns logic, 4.221ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.357ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.BX       net (fanout=6)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (2.133ns logic, 4.224ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (2.274ns logic, 4.080ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.DX       net (fanout=6)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Tdxcy                 0.087   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (2.185ns logic, 4.168ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.D6       net (fanout=6)        0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (2.269ns logic, 4.081ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y83.A6       net (fanout=2)        0.657   lut11768_2876
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (2.407ns logic, 3.944ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (2.302ns logic, 4.047ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.338ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.CX       net (fanout=6)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (2.031ns logic, 4.307ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (2.376ns logic, 3.968ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.AX       net (fanout=7)        0.597   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.BMUX     Taxb                  0.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.991ns logic, 4.343ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.376ns logic, 3.944ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.AX       net (fanout=7)        0.597   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.CMUX     Taxc                  0.348   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (2.084ns logic, 4.233ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.BX       net (fanout=6)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.DMUX     Tbxd                  0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (2.147ns logic, 4.170ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.B6       net (fanout=6)        0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.CMUX     Topbc                 0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.312ns (2.332ns logic, 3.980ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y81.B6       net (fanout=11)       0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y81.DQ       Tad_logic             0.980   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (2.786ns logic, 3.531ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B5       net (fanout=1)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (2.388ns logic, 3.920ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.311ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.D5       net (fanout=12)       0.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.311ns (2.199ns logic, 4.112ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y80.C4       net (fanout=6)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y80.DMUX     Topcd                 0.435   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.171ns logic, 4.132ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.DX       net (fanout=6)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Tdxcy                 0.087   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (2.095ns logic, 4.204ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X3Y82.D4       net (fanout=1)        0.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (2.199ns logic, 4.105ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (SLICE_X3Y80.CE), 355 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X3Y79.A3       net (fanout=7)        1.001   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (2.048ns logic, 5.073ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.401ns logic, 4.722ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.001ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X3Y79.A5       net (fanout=6)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      7.001ns (2.118ns logic, 4.883ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.999ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (2.406ns logic, 4.593ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.999ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X3Y79.A2       net (fanout=11)       0.809   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (2.118ns logic, 4.881ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.945ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (2.316ns logic, 4.629ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (2.896ns logic, 3.999ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (2.376ns logic, 4.485ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.858ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (2.375ns logic, 4.483ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.818ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.818ns (2.358ns logic, 4.460ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (2.416ns logic, 4.376ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.779ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.CMUX     Topbc                 0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.779ns (2.331ns logic, 4.448ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (2.268ns logic, 4.496ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (2.825ns logic, 3.918ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.BMUX     Topbb                 0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (2.181ns logic, 4.558ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    SLICE_X2Y81.D4       net (fanout=3)        0.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (2.401ns logic, 4.328ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (2.477ns logic, 4.259ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (2.645ns logic, 4.078ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.717ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.717ns (2.376ns logic, 4.341ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.705ns (2.301ns logic, 4.404ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.692ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.692ns (2.174ns logic, 4.518ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (2.272ns logic, 4.408ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.682ns (2.387ns logic, 4.295ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.327ns logic, 4.350ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.DMUX     Taxd                  0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.112ns logic, 4.564ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (2.105ns logic, 4.554ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X2Y83.C2       net (fanout=6)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X2Y83.CMUX     Topcc                 0.413   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (2.148ns logic, 4.508ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.643ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.643ns (2.825ns logic, 3.818ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.BMUX     Topbb                 0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.606ns (1.922ns logic, 4.684ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (2.368ns logic, 4.243ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.603ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.603ns (2.477ns logic, 4.126ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (2.301ns logic, 4.301ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.605ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.605ns (2.301ns logic, 4.304ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.595ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.595ns (2.446ns logic, 4.149ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.595ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.595ns (2.446ns logic, 4.149ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X3Y79.A4       net (fanout=13)       0.472   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (2.048ns logic, 4.544ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.304ns logic, 4.286ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X2Y83.C2       net (fanout=6)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X2Y83.DMUX     Topcd                 0.435   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.571ns (2.170ns logic, 4.401ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.549ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.549ns (2.387ns logic, 4.162ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.553ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B4       net (fanout=1)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.553ns (2.066ns logic, 4.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.539ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X3Y82.D4       net (fanout=1)        0.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.539ns (2.301ns logic, 4.238ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (2.214ns logic, 4.322ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.529ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.529ns (2.487ns logic, 4.042ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (1.915ns logic, 4.603ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (2.304ns logic, 4.190ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.494ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.BMUX     Taxb                  0.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.494ns (1.731ns logic, 4.763ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B6       net (fanout=1)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (2.164ns logic, 4.327ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.483ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.DQ       Tad_logic             0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.483ns (2.607ns logic, 3.876ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.469ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y81.B2       net (fanout=6)        0.485   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y81.DQ       Tad_logic             0.980   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (2.785ns logic, 3.684ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.474ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y83.A6       net (fanout=2)        0.657   lut11768_2876
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (2.401ns logic, 4.073ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (2.446ns logic, 4.016ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (2.406ns logic, 4.054ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.BX       net (fanout=11)       0.612   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (2.641ns logic, 3.814ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (2.375ns logic, 4.068ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.449ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (2.273ns logic, 4.176ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.B6       net (fanout=11)       0.350   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (2.896ns logic, 3.552ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.440ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.440ns (2.214ns logic, 4.226ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.BX       net (fanout=11)       0.612   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.DMUX     Tbxd                  0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (2.146ns logic, 4.300ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.442ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y81.BX       net (fanout=11)       0.688   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y81.DQ       Tito_logic            0.750   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (2.555ns logic, 3.887ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (2.174ns logic, 4.264ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X3Y79.C3       net (fanout=6)        0.909   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X3Y79.C        Tilo                  0.259   lut11759_2867
                                                       lut11765_2873
    SLICE_X4Y83.B1       net (fanout=1)        1.331   lut11765_2873
    SLICE_X4Y83.B        Tilo                  0.205   lut11766_2874
                                                       lut11766_2874
    SLICE_X4Y83.A3       net (fanout=1)        0.399   lut11766_2874
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.420ns (1.956ns logic, 4.464ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.426ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.426ns (2.272ns logic, 4.154ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.416ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.AX       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.416ns (2.226ns logic, 4.190ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.423ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (2.195ns logic, 4.228ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B2       net (fanout=1)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (2.477ns logic, 3.937ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.418ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.418ns (1.915ns logic, 4.503ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.410ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.BX       net (fanout=6)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (2.222ns logic, 4.188ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.B6       net (fanout=11)       0.350   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (2.376ns logic, 4.038ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (2.316ns logic, 4.090ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.403ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.D6       net (fanout=6)        0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (2.358ns logic, 4.045ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (2.105ns logic, 4.300ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (2.487ns logic, 3.909ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.403ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.D5       net (fanout=12)       0.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (2.777ns logic, 3.626ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y81.A1       net (fanout=7)        0.485   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y81.DQ       Tad_logic             0.975   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (2.710ns logic, 3.684ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.392ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.BX       net (fanout=6)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.CMUX     Taxc                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (2.115ns logic, 4.277ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.CX       net (fanout=6)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (2.120ns logic, 4.271ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.397ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B5       net (fanout=1)        0.703   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.397ns (1.997ns logic, 4.400ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.383ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (2.314ns logic, 4.069ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y80.C4       net (fanout=6)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y80.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (2.723ns logic, 3.646ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.362ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.AX       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.362ns (2.136ns logic, 4.226ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X2Y83.C5       net (fanout=11)       0.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X2Y83.CMUX     Topcc                 0.413   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (2.148ns logic, 4.221ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.BX       net (fanout=6)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (2.132ns logic, 4.224ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (2.273ns logic, 4.080ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.352ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.DX       net (fanout=6)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Tdxcy                 0.087   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (2.184ns logic, 4.168ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.D6       net (fanout=6)        0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (2.268ns logic, 4.081ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y83.A6       net (fanout=2)        0.657   lut11768_2876
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (2.406ns logic, 3.944ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (2.301ns logic, 4.047ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.CX       net (fanout=6)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (2.030ns logic, 4.307ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (2.375ns logic, 3.968ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.333ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.AX       net (fanout=7)        0.597   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.BMUX     Taxb                  0.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (1.990ns logic, 4.343ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (2.375ns logic, 3.944ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.AX       net (fanout=7)        0.597   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.CMUX     Taxc                  0.348   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (2.083ns logic, 4.233ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.BX       net (fanout=6)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.DMUX     Tbxd                  0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (2.146ns logic, 4.170ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.311ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.B6       net (fanout=6)        0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.CMUX     Topbc                 0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.311ns (2.331ns logic, 3.980ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y81.B6       net (fanout=11)       0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y81.DQ       Tad_logic             0.980   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (2.785ns logic, 3.531ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B5       net (fanout=1)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (2.387ns logic, 3.920ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.D5       net (fanout=12)       0.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (2.198ns logic, 4.112ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y80.C4       net (fanout=6)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y80.DMUX     Topcd                 0.435   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (2.170ns logic, 4.132ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.DX       net (fanout=6)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Tdxcy                 0.087   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (2.094ns logic, 4.204ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X3Y82.D4       net (fanout=1)        0.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.362   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.198ns logic, 4.105ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (SLICE_X3Y80.CE), 355 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X3Y79.A3       net (fanout=7)        1.001   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      7.120ns (2.047ns logic, 5.073ns route)
                                                       (28.8% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (2.400ns logic, 4.722ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X3Y79.A5       net (fanout=6)        0.811   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (2.117ns logic, 4.883ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.998ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.998ns (2.405ns logic, 4.593ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.998ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X3Y79.A2       net (fanout=11)       0.809   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.998ns (2.117ns logic, 4.881ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (2.315ns logic, 4.629ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (2.895ns logic, 3.999ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (2.375ns logic, 4.485ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (2.374ns logic, 4.483ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (2.357ns logic, 4.460ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.791ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.791ns (2.415ns logic, 4.376ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.CMUX     Topbc                 0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (2.330ns logic, 4.448ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (2.267ns logic, 4.496ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (2.824ns logic, 3.918ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.738ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.BMUX     Topbb                 0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.738ns (2.180ns logic, 4.558ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    SLICE_X2Y81.D4       net (fanout=3)        0.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (2.400ns logic, 4.328ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.735ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (2.476ns logic, 4.259ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.722ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.722ns (2.644ns logic, 4.078ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y83.B5       net (fanout=11)       0.812   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y83.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (2.375ns logic, 4.341ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.704ns (2.300ns logic, 4.404ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (2.173ns logic, 4.518ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.679ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.679ns (2.271ns logic, 4.408ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.681ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (2.386ns logic, 4.295ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.326ns logic, 4.350ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.675ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.DMUX     Taxd                  0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (2.111ns logic, 4.564ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (2.104ns logic, 4.554ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X2Y83.C2       net (fanout=6)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X2Y83.CMUX     Topcc                 0.413   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (2.147ns logic, 4.508ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.642ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (2.824ns logic, 3.818ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.BMUX     Topbb                 0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.605ns (1.921ns logic, 4.684ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.610ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (2.367ns logic, 4.243ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.602ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (2.476ns logic, 4.126ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.601ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.A2       net (fanout=7)        0.772   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.601ns (2.300ns logic, 4.301ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (2.300ns logic, 4.304ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (2.445ns logic, 4.149ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (2.445ns logic, 4.149ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X3Y79.A4       net (fanout=13)       0.472   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X3Y79.AMUX     Tilo                  0.313   lut11759_2867
                                                       lut11758_2866
    SLICE_X5Y83.C3       net (fanout=2)        1.256   lut11758_2866
    SLICE_X5Y83.C        Tilo                  0.259   lut11760_2868
                                                       lut11760_2868
    SLICE_X5Y83.B4       net (fanout=1)        0.327   lut11760_2868
    SLICE_X5Y83.B        Tilo                  0.259   lut11760_2868
                                                       lut11761_2869
    SLICE_X4Y86.B4       net (fanout=3)        1.140   lut11761_2869
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (2.047ns logic, 4.544ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.589ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.589ns (2.303ns logic, 4.286ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X2Y83.C2       net (fanout=6)        0.872   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X2Y83.DMUX     Topcd                 0.435   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (2.169ns logic, 4.401ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.548ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (2.386ns logic, 4.162ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.552ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B4       net (fanout=1)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (2.065ns logic, 4.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X3Y82.D4       net (fanout=1)        0.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (2.300ns logic, 4.238ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (2.213ns logic, 4.322ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y82.B4       net (fanout=11)       0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (2.486ns logic, 4.042ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (1.914ns logic, 4.603ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (2.303ns logic, 4.190ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.BMUX     Taxb                  0.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.730ns logic, 4.763ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B6       net (fanout=1)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (2.163ns logic, 4.327ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.DQ       Tad_logic             0.802   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (2.606ns logic, 3.876ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y81.B2       net (fanout=6)        0.485   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y81.DQ       Tad_logic             0.980   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (2.784ns logic, 3.684ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X2Y81.D1       net (fanout=7)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X2Y81.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut11651_1057
    SLICE_X2Y83.D5       net (fanout=1)        0.516   ][10907_1058
    SLICE_X2Y83.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       ][10907_1058_rt
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y83.A6       net (fanout=2)        0.657   lut11768_2876
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (2.400ns logic, 4.073ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.461ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.461ns (2.445ns logic, 4.016ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (2.405ns logic, 4.054ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.BX       net (fanout=11)       0.612   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (2.640ns logic, 3.814ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.442ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y80.A1       net (fanout=6)        0.716   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.442ns (2.374ns logic, 4.068ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (2.272ns logic, 4.176ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.B6       net (fanout=11)       0.350   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (2.895ns logic, 3.552ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.439ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (2.213ns logic, 4.226ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.BX       net (fanout=11)       0.612   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.DMUX     Tbxd                  0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (2.145ns logic, 4.300ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y81.BX       net (fanout=11)       0.688   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y81.DQ       Tito_logic            0.750   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.554ns logic, 3.887ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.437ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (2.173ns logic, 4.264ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X3Y79.C3       net (fanout=6)        0.909   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X3Y79.C        Tilo                  0.259   lut11759_2867
                                                       lut11765_2873
    SLICE_X4Y83.B1       net (fanout=1)        1.331   lut11765_2873
    SLICE_X4Y83.B        Tilo                  0.205   lut11766_2874
                                                       lut11766_2874
    SLICE_X4Y83.A3       net (fanout=1)        0.399   lut11766_2874
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (1.955ns logic, 4.464ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.425ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.CMUX     Topac                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.425ns (2.271ns logic, 4.154ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.AX       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (2.225ns logic, 4.190ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.AX       net (fanout=9)        0.876   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (2.194ns logic, 4.228ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B2       net (fanout=1)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.476ns logic, 3.937ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.BMUX     Topab                 0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.A1       net (fanout=1)        1.593   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.914ns logic, 4.503ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.BX       net (fanout=6)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.221ns logic, 4.188ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X2Y80.B6       net (fanout=11)       0.350   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X2Y80.DMUX     Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (2.375ns logic, 4.038ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (2.315ns logic, 4.090ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.D6       net (fanout=6)        0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (2.357ns logic, 4.045ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (2.104ns logic, 4.300ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.B5       net (fanout=6)        0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (2.486ns logic, 3.909ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.D5       net (fanout=12)       0.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (2.776ns logic, 3.626ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y81.A1       net (fanout=7)        0.485   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y81.DQ       Tad_logic             0.975   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (2.709ns logic, 3.684ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.BX       net (fanout=6)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.CMUX     Taxc                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (2.114ns logic, 4.277ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.390ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.CX       net (fanout=6)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (2.119ns logic, 4.271ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.AMUX     Topaa                 0.370   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X4Y85.B5       net (fanout=1)        0.703   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>
    SLICE_X4Y85.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11767_2875
    SLICE_X4Y85.C3       net (fanout=2)        0.656   lut11767_2875
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.996ns logic, 4.400ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X2Y82.C5       net (fanout=12)       0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.DMUX     Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (2.313ns logic, 4.069ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.368ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y80.C4       net (fanout=6)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y80.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.DQ       Tito_logic            0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.368ns (2.722ns logic, 3.646ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.361ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.AX       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.361ns (2.135ns logic, 4.226ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.368ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.DQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X2Y83.C5       net (fanout=11)       0.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X2Y83.CMUX     Topcc                 0.413   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.368ns (2.147ns logic, 4.221ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y82.BX       net (fanout=6)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y82.COUT     Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (2.131ns logic, 4.224ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.352ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.C4       net (fanout=6)        0.441   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (2.272ns logic, 4.080ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.DX       net (fanout=6)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Tdxcy                 0.087   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (2.183ns logic, 4.168ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.D6       net (fanout=6)        0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (2.267ns logic, 4.081ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y82.A2       net (fanout=9)        0.844   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.BMUX     Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y83.A6       net (fanout=2)        0.657   lut11768_2876
    SLICE_X4Y83.A        Tilo                  0.205   lut11766_2874
                                                       lut11769_2877
    SLICE_X4Y86.B6       net (fanout=2)        0.476   lut11769_2877
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (2.405ns logic, 3.944ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X2Y83.A6       net (fanout=13)       0.518   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X2Y83.DMUX     Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.300ns logic, 4.047ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.336ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y82.CX       net (fanout=6)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y82.COUT     Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (2.029ns logic, 4.307ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X2Y80.A2       net (fanout=9)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X2Y80.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B1       net (fanout=1)        0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (2.374ns logic, 3.968ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.AX       net (fanout=7)        0.597   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.BMUX     Taxb                  0.255   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D2       net (fanout=1)        0.615   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (1.989ns logic, 4.343ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.318ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X2Y82.A6       net (fanout=6)        0.305   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X2Y82.COUT     Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CMUX     Tcinc                 0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.318ns (2.374ns logic, 3.944ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X2Y83.AX       net (fanout=7)        0.597   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X2Y83.CMUX     Taxc                  0.348   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (2.082ns logic, 4.233ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.BX       net (fanout=6)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.DMUX     Tbxd                  0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D5       net (fanout=1)        0.398   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (2.145ns logic, 4.170ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X2Y83.B6       net (fanout=6)        0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X2Y83.CMUX     Topbc                 0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D3       net (fanout=1)        0.505   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<6>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (2.330ns logic, 3.980ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.CMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X2Y81.B6       net (fanout=11)       0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X2Y81.DQ       Tad_logic             0.980   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X3Y83.B6       net (fanout=1)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (2.784ns logic, 3.531ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.AMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X2Y80.B3       net (fanout=6)        0.797   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X2Y80.COUT     Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X2Y81.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X3Y83.B5       net (fanout=1)        0.639   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (2.386ns logic, 3.920ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y80.D5       net (fanout=12)       0.424   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y80.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (2.197ns logic, 4.112ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X2Y80.C4       net (fanout=6)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X2Y80.DMUX     Topcd                 0.435   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X3Y83.B3       net (fanout=1)        1.207   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X3Y83.B        Tilo                  0.259   lut11756_2864
                                                       lut11762_2870
    SLICE_X3Y83.A5       net (fanout=1)        0.187   lut11762_2870
    SLICE_X3Y83.A        Tilo                  0.259   lut11756_2864
                                                       lut11763_2871
    SLICE_X4Y86.B2       net (fanout=3)        0.945   lut11763_2871
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.169ns logic, 4.132ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y81.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X2Y82.DX       net (fanout=6)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X2Y82.COUT     Tdxcy                 0.087   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.CIN      net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X2Y83.AMUX     Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X3Y82.D1       net (fanout=1)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (2.093ns logic, 4.204ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BMUX     Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X2Y82.D2       net (fanout=12)       0.711   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X2Y82.DMUX     Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X3Y82.D4       net (fanout=1)        0.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X3Y82.DMUX     Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       lut11768_2876
    SLICE_X4Y85.C1       net (fanout=2)        0.934   lut11768_2876
    SLICE_X4Y85.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       lut11770_2878
    SLICE_X4Y86.B1       net (fanout=1)        0.848   lut11770_2878
    SLICE_X4Y86.B        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut11771_2879
    SLICE_X3Y79.B6       net (fanout=2)        1.070   lut11771_2879
    SLICE_X3Y79.B        Tilo                  0.259   lut11759_2867
                                                       lut12655_3146
    SLICE_X3Y80.CE       net (fanout=1)        0.279   lut12655_3146
    SLICE_X3Y80.CLK      Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (2.197ns logic, 4.105ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (SLICE_X12Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.CQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7
    SLICE_X12Y69.C5      net (fanout=4)        0.071   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
    SLICE_X12Y69.CLK     Tah         (-Th)    -0.121   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>
                                                       lut12606_3117
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 (SLICE_X4Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0
    SLICE_X4Y78.A6       net (fanout=3)        0.032   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>
    SLICE_X4Y78.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>
                                                       ][14242_2774_INV_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3 (SLICE_X3Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y77.CQ       Tcko                  0.234   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3
    SLICE_X3Y77.DX       net (fanout=2)        0.136   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<3>
    SLICE_X3Y77.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.293ns logic, 0.136ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X16Y72.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X16Y72.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X16Y72.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X16Y72.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X16Y72.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X16Y72.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X16Y72.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X16Y72.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X16Y73.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X16Y73.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X16Y73.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X16Y73.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X16Y73.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X16Y73.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X16Y73.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X16Y73.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X16Y74.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X16Y74.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X16Y74.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X16Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X16Y74.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X16Y75.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X16Y75.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X16Y75.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X16Y75.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X16Y75.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X16Y75.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X16Y75.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X16Y75.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X4Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X4Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X4Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CK
  Location pin: SLICE_X4Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CK
  Location pin: SLICE_X4Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CK
  Location pin: SLICE_X4Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X4Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X4Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_ADD/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1/CK
  Location pin: SLICE_X0Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][24365_71/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ][24365_71/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/SR
  Location pin: SLICE_X0Y84.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cs/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1/CK
  Location pin: SLICE_X0Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CK
  Location pin: SLICE_X0Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CK
  Location pin: SLICE_X0Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CK
  Location pin: SLICE_X0Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0/CK
  Location pin: SLICE_X0Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1/CK
  Location pin: SLICE_X0Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2/CK
  Location pin: SLICE_X0Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0/CK
  Location pin: SLICE_X0Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1/CK
  Location pin: SLICE_X0Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2/CK
  Location pin: SLICE_X0Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3/CK
  Location pin: SLICE_X0Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_read/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/MCB_UIREAD/CK
  Location pin: SLICE_X0Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CK
  Location pin: SLICE_X0Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CK
  Location pin: SLICE_X0Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CK
  Location pin: SLICE_X0Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4/CK
  Location pin: SLICE_X0Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5/CK
  Location pin: SLICE_X0Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6/CK
  Location pin: SLICE_X0Y107.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][14084_2699/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0/CK
  Location pin: SLICE_X4Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1/CK
  Location pin: SLICE_X4Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2/CK
  Location pin: SLICE_X4Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1/CK
  Location pin: SLICE_X4Y86.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done/CK
  Location pin: SLICE_X4Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CK
  Location pin: SLICE_X4Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CK
  Location pin: SLICE_X4Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1/CK
  Location pin: SLICE_X4Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_0/CK
  Location pin: SLICE_X4Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1/CK
  Location pin: SLICE_X4Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3/CK
  Location pin: SLICE_X4Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7/CK
  Location pin: SLICE_X4Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CK
  Location pin: SLICE_X8Y63.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/CK
  Location pin: SLICE_X12Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6/SR
  Location pin: SLICE_X12Y69.SR
  Clock network: ][24310_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8/CK
  Location pin: SLICE_X12Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.226ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X12Y107.B5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.892ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (1.759 - 1.881)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y106.C1     net (fanout=3)        1.003   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y106.CMUX   Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10171_2397
    SLICE_X12Y107.B5     net (fanout=10)       1.788   ][13736_2398
    SLICE_X12Y107.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10224_2424
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.892ns (1.101ns logic, 2.791ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.331ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.237 - 0.249)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y106.AQ     Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X23Y106.C4     net (fanout=1)        0.481   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X23Y106.CMUX   Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10171_2397
    SLICE_X12Y107.B5     net (fanout=10)       1.788   ][13736_2398
    SLICE_X12Y107.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10224_2424
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.062ns logic, 2.269ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X12Y107.A5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.849ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (1.759 - 1.881)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y106.C1     net (fanout=3)        1.003   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y106.CMUX   Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10171_2397
    SLICE_X12Y107.A5     net (fanout=10)       1.745   ][13736_2398
    SLICE_X12Y107.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10236_2430
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.101ns logic, 2.748ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.288ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.237 - 0.249)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y106.AQ     Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X23Y106.C4     net (fanout=1)        0.481   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X23Y106.CMUX   Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10171_2397
    SLICE_X12Y107.A5     net (fanout=10)       1.745   ][13736_2398
    SLICE_X12Y107.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10236_2430
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.062ns logic, 2.226ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (SLICE_X12Y107.C6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (1.759 - 1.881)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y106.C1     net (fanout=3)        1.003   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y106.CMUX   Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10171_2397
    SLICE_X12Y107.C6     net (fanout=10)       1.715   ][13736_2398
    SLICE_X12Y107.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10212_2418
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (1.101ns logic, 2.718ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.237 - 0.249)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y106.AQ     Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X23Y106.C4     net (fanout=1)        0.481   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X23Y106.CMUX   Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10171_2397
    SLICE_X12Y107.C6     net (fanout=10)       1.715   ][13736_2398
    SLICE_X12Y107.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut10212_2418
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.062ns logic, 2.196ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (SLICE_X28Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.912 - 0.872)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y110.BQ     Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1
    SLICE_X28Y110.A5     net (fanout=1)        0.047   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<1>
    SLICE_X28Y110.CLK    Tah         (-Th)    -0.121   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
                                                       lut10260_2442
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.BQ     Tcko                  0.384   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2
    OLOGIC_X12Y118.D3    net (fanout=1)        1.145   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<2>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.319   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (-0.935ns logic, 1.145ns route)
                                                       (-445.2% logic, 545.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X28Y110.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.912 - 0.872)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y110.CQ     Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3
    SLICE_X28Y110.B4     net (fanout=1)        0.120   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<3>
    SLICE_X28Y110.CLK    Tah         (-Th)    -0.121   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
                                                       lut10248_2436
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.319ns logic, 0.120ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X12Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X24Y106.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X32Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X32Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X32Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X32Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X32Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X23Y107.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3000 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.850ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7 (SLICE_X23Y106.D4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.552 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4
    SLICE_X23Y106.D3     net (fanout=6)        4.815   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
    SLICE_X23Y106.D      Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10100_2359
    SLICE_X23Y106.C5     net (fanout=2)        0.337   ][13709_2370
    SLICE_X23Y106.C      Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10101_2360
    SLICE_X23Y106.D4     net (fanout=1)        0.402   lut10101_2360
    SLICE_X23Y106.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10102_2361
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (1.136ns logic, 5.554ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5
    SLICE_X23Y106.C2     net (fanout=7)        4.521   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
    SLICE_X23Y106.C      Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10101_2360
    SLICE_X23Y106.D4     net (fanout=1)        0.402   lut10101_2360
    SLICE_X23Y106.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10102_2361
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.877ns logic, 4.923ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3
    SLICE_X23Y106.D5     net (fanout=7)        3.658   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
    SLICE_X23Y106.D      Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10100_2359
    SLICE_X23Y106.C5     net (fanout=2)        0.337   ][13709_2370
    SLICE_X23Y106.C      Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10101_2360
    SLICE_X23Y106.D4     net (fanout=1)        0.402   lut10101_2360
    SLICE_X23Y106.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10102_2361
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (1.136ns logic, 4.397ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.552 - 0.625)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6
    SLICE_X23Y106.C3     net (fanout=6)        3.898   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
    SLICE_X23Y106.C      Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10101_2360
    SLICE_X23Y106.D4     net (fanout=1)        0.402   lut10101_2360
    SLICE_X23Y106.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d<4>
                                                       lut10102_2361
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (0.894ns logic, 4.300ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X36Y62.D1), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.486 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X40Y62.A5      net (fanout=11)       2.331   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X40Y62.A       Tilo                  0.205   lut9535_1103
                                                       lut9517_1102
    SLICE_X38Y62.D4      net (fanout=3)        0.464   lut9517_1102
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (1.671ns logic, 4.862ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.041ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.486 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X40Y62.A5      net (fanout=11)       2.331   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X40Y62.AMUX    Tilo                  0.251   lut9535_1103
                                                       lut9519_1105
    SLICE_X38Y62.D2      net (fanout=3)        0.686   lut9519_1105
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.775ns logic, 4.266ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y61.A1      net (fanout=7)        0.668   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (1.686ns logic, 3.810ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.487ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y61.A2      net (fanout=9)        0.620   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.725ns logic, 3.762ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.390ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X40Y62.B1      net (fanout=7)        1.058   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.678ns logic, 3.712ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.331ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X39Y61.A3      net (fanout=7)        0.520   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (1.669ns logic, 3.662ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y61.A4      net (fanout=4)        0.443   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.725ns logic, 3.585ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.305ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X40Y62.A2      net (fanout=9)        1.103   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X40Y62.A       Tilo                  0.205   lut9535_1103
                                                       lut9517_1102
    SLICE_X38Y62.D4      net (fanout=3)        0.464   lut9517_1102
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (1.671ns logic, 3.634ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.232ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X40Y62.B3      net (fanout=9)        0.861   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (1.717ns logic, 3.515ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X40Y62.B2      net (fanout=7)        0.860   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.231ns (1.717ns logic, 3.514ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.224ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y61.A5      net (fanout=7)        0.357   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (1.725ns logic, 3.499ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.214ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X40Y62.A1      net (fanout=9)        1.051   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X40Y62.A       Tilo                  0.205   lut9535_1103
                                                       lut9517_1102
    SLICE_X38Y62.D4      net (fanout=3)        0.464   lut9517_1102
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.632ns logic, 3.582ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X40Y62.B4      net (fanout=9)        0.878   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (1.678ns logic, 3.532ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y61.A6      net (fanout=9)        0.348   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (1.686ns logic, 3.490ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y62.C1      net (fanout=7)        0.925   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X38Y62.C6      net (fanout=2)        0.152   lut9514_1112
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (1.798ns logic, 3.330ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.067ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y62.C4      net (fanout=9)        0.864   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X38Y62.C6      net (fanout=2)        0.152   lut9514_1112
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (1.798ns logic, 3.269ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y62.C1      net (fanout=7)        0.925   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X36Y62.B2      net (fanout=2)        0.668   lut9514_1112
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (1.594ns logic, 3.335ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.890ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y62.C2      net (fanout=7)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X38Y62.C6      net (fanout=2)        0.152   lut9514_1112
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.837ns logic, 3.053ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y62.C3      net (fanout=9)        0.628   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X38Y62.C6      net (fanout=2)        0.152   lut9514_1112
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (1.837ns logic, 3.033ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y62.C4      net (fanout=9)        0.864   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X36Y62.B2      net (fanout=2)        0.668   lut9514_1112
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.594ns logic, 3.274ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y62.C1      net (fanout=7)        0.925   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X39Y63.B3      net (fanout=4)        0.546   lut9497_1110
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (1.796ns logic, 3.026ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.813ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X40Y62.A2      net (fanout=9)        1.103   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X40Y62.AMUX    Tilo                  0.251   lut9535_1103
                                                       lut9519_1105
    SLICE_X38Y62.D2      net (fanout=3)        0.686   lut9519_1105
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.775ns logic, 3.038ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.784ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X40Y62.A4      net (fanout=5)        0.638   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X40Y62.A       Tilo                  0.205   lut9535_1103
                                                       lut9517_1102
    SLICE_X38Y62.D4      net (fanout=3)        0.464   lut9517_1102
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (1.615ns logic, 3.169ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.761ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y62.C4      net (fanout=9)        0.864   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X39Y63.B3      net (fanout=4)        0.546   lut9497_1110
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.796ns logic, 2.965ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.736ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y61.A1      net (fanout=7)        0.668   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.744ns logic, 2.992ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.727ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y61.A2      net (fanout=9)        0.620   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.783ns logic, 2.944ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.722ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X40Y62.A1      net (fanout=9)        1.051   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X40Y62.AMUX    Tilo                  0.251   lut9535_1103
                                                       lut9519_1105
    SLICE_X38Y62.D2      net (fanout=3)        0.686   lut9519_1105
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.736ns logic, 2.986ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y62.C2      net (fanout=7)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X36Y62.B2      net (fanout=2)        0.668   lut9514_1112
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.633ns logic, 3.058ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.671ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y62.C3      net (fanout=9)        0.628   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X36Y62.B2      net (fanout=2)        0.668   lut9514_1112
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.633ns logic, 3.038ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X40Y62.B1      net (fanout=7)        1.058   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (1.736ns logic, 2.894ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y62.C5      net (fanout=4)        0.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X38Y62.C6      net (fanout=2)        0.152   lut9514_1112
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.837ns logic, 2.776ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y62.C2      net (fanout=7)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X39Y63.B3      net (fanout=4)        0.546   lut9497_1110
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.835ns logic, 2.749ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X39Y61.A3      net (fanout=7)        0.520   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (1.727ns logic, 2.844ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y62.C3      net (fanout=9)        0.628   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X39Y63.B3      net (fanout=4)        0.546   lut9497_1110
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.835ns logic, 2.729ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.550ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y61.A4      net (fanout=4)        0.443   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.783ns logic, 2.767ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.472ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X40Y62.B3      net (fanout=9)        0.861   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (1.775ns logic, 2.697ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X40Y62.B2      net (fanout=7)        0.860   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.471ns (1.775ns logic, 2.696ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.464ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y61.A5      net (fanout=7)        0.357   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.783ns logic, 2.681ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.450ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X40Y62.B4      net (fanout=9)        0.878   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X40Y62.BMUX    Tilo                  0.251   lut9535_1103
                                                       lut9516_1104
    SLICE_X38Y62.D5      net (fanout=3)        0.587   lut9516_1104
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.736ns logic, 2.714ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y62.C5      net (fanout=4)        0.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X38Y62.B1      net (fanout=4)        1.299   lut9497_1110
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X36Y62.B2      net (fanout=2)        0.668   lut9514_1112
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (1.633ns logic, 2.781ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y61.A6      net (fanout=9)        0.348   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y61.A       Tilo                  0.259   lut9515_1113
                                                       lut9515_1113
    SLICE_X38Y62.D1      net (fanout=2)        1.075   lut9515_1113
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (1.744ns logic, 2.672ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.307ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y62.C5      net (fanout=4)        0.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y62.CMUX    Tilo                  0.313   lut9513_1101
                                                       lut9497_1110
    SLICE_X39Y63.B3      net (fanout=4)        0.546   lut9497_1110
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.835ns logic, 2.472ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X40Y62.A4      net (fanout=5)        0.638   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X40Y62.AMUX    Tilo                  0.251   lut9535_1103
                                                       lut9519_1105
    SLICE_X38Y62.D2      net (fanout=3)        0.686   lut9519_1105
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.292ns (1.719ns logic, 2.573ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.275ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y63.A1      net (fanout=7)        0.860   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       lut9502_1134
    SLICE_X39Y63.B6      net (fanout=1)        0.118   lut9502_1134
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.742ns logic, 2.533ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X38Y62.B2      net (fanout=7)        0.677   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X38Y62.B       Tilo                  0.203   lut9518_1114
                                                       lut9506_1107
    SLICE_X38Y62.A3      net (fanout=1)        0.472   lut9506_1107
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.668ns logic, 2.525ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.123ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y63.A3      net (fanout=9)        0.669   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       lut9502_1134
    SLICE_X39Y63.B6      net (fanout=1)        0.118   lut9502_1134
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.781ns logic, 2.342ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.095ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y63.A4      net (fanout=4)        0.641   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       lut9502_1134
    SLICE_X39Y63.B6      net (fanout=1)        0.118   lut9502_1134
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.781ns logic, 2.314ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.105ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X38Y62.B3      net (fanout=4)        0.572   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X38Y62.B       Tilo                  0.203   lut9518_1114
                                                       lut9506_1107
    SLICE_X38Y62.A3      net (fanout=1)        0.472   lut9506_1107
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.685ns logic, 2.420ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y63.A5      net (fanout=7)        0.568   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       lut9502_1134
    SLICE_X39Y63.B6      net (fanout=1)        0.118   lut9502_1134
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.781ns logic, 2.241ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.990ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X38Y62.B4      net (fanout=8)        0.474   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X38Y62.B       Tilo                  0.203   lut9518_1114
                                                       lut9506_1107
    SLICE_X38Y62.A3      net (fanout=1)        0.472   lut9506_1107
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.668ns logic, 2.322ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X38Y62.D3      net (fanout=8)        0.509   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X38Y62.D       Tilo                  0.203   lut9518_1114
                                                       lut9518_1114
    SLICE_X38Y62.C1      net (fanout=1)        1.113   lut9518_1114
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (1.410ns logic, 2.576ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.958ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y63.A6      net (fanout=9)        0.543   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y63.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       lut9502_1134
    SLICE_X39Y63.B6      net (fanout=1)        0.118   lut9502_1134
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (1.742ns logic, 2.216ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.909ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X38Y62.B5      net (fanout=5)        0.393   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X38Y62.B       Tilo                  0.203   lut9518_1114
                                                       lut9506_1107
    SLICE_X38Y62.A3      net (fanout=1)        0.472   lut9506_1107
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.668ns logic, 2.241ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.861ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X39Y63.B2      net (fanout=8)        0.840   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.466ns logic, 2.395ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X39Y63.B1      net (fanout=5)        0.643   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.466ns logic, 2.198ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X38Y62.A1      net (fanout=4)        0.681   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.521ns logic, 2.057ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X39Y63.B4      net (fanout=7)        0.556   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.466ns logic, 2.111ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.562ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y62.C1      net (fanout=7)        0.925   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X38Y62.C5      net (fanout=4)        0.200   lut9513_1101
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.483ns logic, 2.079ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X38Y62.A2      net (fanout=7)        0.650   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.521ns logic, 2.026ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X38Y62.A4      net (fanout=9)        0.677   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.482ns logic, 2.053ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.501ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y62.C4      net (fanout=9)        0.864   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X38Y62.C5      net (fanout=4)        0.200   lut9513_1101
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.483ns logic, 2.018ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X38Y62.A5      net (fanout=7)        0.624   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.482ns logic, 2.000ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.458ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X39Y63.B5      net (fanout=4)        0.420   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X39Y63.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X38Y62.C2      net (fanout=6)        0.601   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.483ns logic, 1.975ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X39Y62.C1      net (fanout=7)        0.925   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X36Y62.B4      net (fanout=4)        0.800   lut9513_1101
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.279ns logic, 2.168ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.425ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X41Y62.A2      net (fanout=9)        1.037   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X41Y62.A       Tilo                  0.259   lut9522_1117
                                                       lut9522_1117
    SLICE_X36Y62.B5      net (fanout=2)        0.666   lut9522_1117
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.279ns logic, 2.146ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X39Y62.C4      net (fanout=9)        0.864   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X36Y62.B4      net (fanout=4)        0.800   lut9513_1101
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.279ns logic, 2.107ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X38Y62.A6      net (fanout=9)        0.456   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X38Y62.A       Tilo                  0.203   lut9518_1114
                                                       lut9507_1108
    SLICE_X37Y62.C1      net (fanout=8)        0.649   lut9507_1108
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.521ns logic, 1.832ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.324ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y62.C2      net (fanout=7)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X38Y62.C5      net (fanout=4)        0.200   lut9513_1101
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (1.522ns logic, 1.802ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y62.C3      net (fanout=9)        0.628   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X38Y62.C5      net (fanout=4)        0.200   lut9513_1101
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.522ns logic, 1.782ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X41Y62.A1      net (fanout=7)        0.880   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X41Y62.A       Tilo                  0.259   lut9522_1117
                                                       lut9522_1117
    SLICE_X36Y62.B5      net (fanout=2)        0.666   lut9522_1117
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.279ns logic, 1.989ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.254ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X41Y62.A3      net (fanout=9)        0.827   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X41Y62.A       Tilo                  0.259   lut9522_1117
                                                       lut9522_1117
    SLICE_X36Y62.B5      net (fanout=2)        0.666   lut9522_1117
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.318ns logic, 1.936ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X38Y62.D3      net (fanout=8)        0.509   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X38Y62.DMUX    Tilo                  0.261   lut9518_1114
                                                       lut9520_1115
    SLICE_X38Y62.C4      net (fanout=1)        0.295   lut9520_1115
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.468ns logic, 1.758ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.209ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X39Y62.C2      net (fanout=7)        0.648   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X36Y62.B4      net (fanout=4)        0.800   lut9513_1101
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.318ns logic, 1.891ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.AQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X39Y62.C3      net (fanout=9)        0.628   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X36Y62.B4      net (fanout=4)        0.800   lut9513_1101
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.318ns logic, 1.871ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.163ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X38Y62.B3      net (fanout=4)        0.572   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X38Y62.C6      net (fanout=2)        0.152   lut9514_1112
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.485ns logic, 1.678ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y62.C5      net (fanout=4)        0.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X38Y62.C5      net (fanout=4)        0.200   lut9513_1101
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.522ns logic, 1.525ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X41Y62.A4      net (fanout=5)        0.672   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X41Y62.A       Tilo                  0.259   lut9522_1117
                                                       lut9522_1117
    SLICE_X36Y62.B5      net (fanout=2)        0.666   lut9522_1117
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (1.262ns logic, 1.781ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.BQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X41Y62.A6      net (fanout=7)        0.530   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X41Y62.A       Tilo                  0.259   lut9522_1117
                                                       lut9522_1117
    SLICE_X36Y62.B5      net (fanout=2)        0.666   lut9522_1117
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (1.318ns logic, 1.639ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.964ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X38Y62.B3      net (fanout=4)        0.572   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X38Y62.BMUX    Tilo                  0.261   lut9518_1114
                                                       lut9514_1112
    SLICE_X36Y62.B2      net (fanout=2)        0.668   lut9514_1112
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (1.281ns logic, 1.683ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.932ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X39Y62.C5      net (fanout=4)        0.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X39Y62.C       Tilo                  0.259   lut9513_1101
                                                       lut9513_1101
    SLICE_X36Y62.B4      net (fanout=4)        0.800   lut9513_1101
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.318ns logic, 1.614ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.578 - 0.603)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.AMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X37Y62.C5      net (fanout=7)        0.831   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X37Y62.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut9512_1111
    SLICE_X36Y62.B6      net (fanout=2)        0.284   lut9512_1111
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.332ns logic, 1.558ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.817ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X41Y62.A5      net (fanout=8)        0.446   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X41Y62.A       Tilo                  0.259   lut9522_1117
                                                       lut9522_1117
    SLICE_X36Y62.B5      net (fanout=2)        0.666   lut9522_1117
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.817ns (1.262ns logic, 1.555ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X38Y62.C3      net (fanout=7)        0.531   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X38Y62.C       Tilo                  0.204   lut9518_1114
                                                       lut9521_1116
    SLICE_X36Y62.B3      net (fanout=1)        0.511   lut9521_1116
    SLICE_X36Y62.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut9523_1118
    SLICE_X36Y62.D1      net (fanout=2)        0.443   lut9523_1118
    SLICE_X36Y62.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor<4>11
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (1.207ns logic, 1.485ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X13Y60.C2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.503 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA1   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X13Y53.D1      net (fanout=1)        2.199   Inst_FBCtl/p3_rd_data<1>
    SLICE_X13Y53.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       lut10135_2378
    SLICE_X13Y60.C2      net (fanout=2)        1.020   lut10135_2378
    SLICE_X13Y60.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10140_2383
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (3.335ns logic, 3.219ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.503 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA17  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X13Y53.D5      net (fanout=1)        1.785   Inst_FBCtl/p3_rd_data<17>
    SLICE_X13Y53.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       lut10135_2378
    SLICE_X13Y60.C2      net (fanout=2)        1.020   lut10135_2378
    SLICE_X13Y60.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10140_2383
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (3.335ns logic, 2.805ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.DMUX    Tshcko                0.461   lut4256_63
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X13Y53.D4      net (fanout=9)        0.489   Inst_FBCtl/rd_data_sel
    SLICE_X13Y53.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       lut10135_2378
    SLICE_X13Y60.C2      net (fanout=2)        1.020   lut10135_2378
    SLICE_X13Y60.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut10140_2383
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.096ns logic, 1.509ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/stateRd_FSM_FFd1 (SLICE_X0Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/stateRd_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.200   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X0Y46.A6       net (fanout=3)        0.031   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X0Y46.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut13251_3286
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X14Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.CQ      Tcko                  0.234   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X14Y60.DX      net (fanout=1)        0.158   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X14Y60.CLK     Tckdi       (-Th)    -0.041   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/vs (SLICE_X53Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/vs (FF)
  Destination:          Inst_VideoTimingCtl/vs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/vs to Inst_VideoTimingCtl/vs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y71.AQ      Tcko                  0.198   Inst_VideoTimingCtl/hs
                                                       Inst_VideoTimingCtl/vs
    SLICE_X53Y71.A6      net (fanout=2)        0.026   Inst_VideoTimingCtl/vs
    SLICE_X53Y71.CLK     Tah         (-Th)    -0.215   Inst_VideoTimingCtl/hs
                                                       lut10327_2482
                                                       Inst_VideoTimingCtl/vs
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X52Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X52Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X52Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X50Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X50Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X50Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X50Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X50Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X50Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X50Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X50Y66.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X50Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X50Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X54Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X54Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X54Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X54Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X54Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X54Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X54Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X54Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X54Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X54Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X54Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X0Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X0Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X0Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X0Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X0Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X0Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X0Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X0Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X0Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X0Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X0Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X0Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X0Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X0Y93.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X24Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X24Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3/CK
  Location pin: SLICE_X24Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X24Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1/CK
  Location pin: SLICE_X24Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2/CK
  Location pin: SLICE_X24Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1/CK
  Location pin: SLICE_X24Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2/CK
  Location pin: SLICE_X24Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X24Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X24Y91.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X36Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/SR
  Location pin: SLICE_X14Y60.SR
  Clock network: ][IN_virtPIBox_5034_7175
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Location pin: SLICE_X14Y60.SR
  Clock network: ][IN_virtPIBox_5034_7175
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/SR
  Location pin: SLICE_X14Y60.SR
  Clock network: ][IN_virtPIBox_5034_7175
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Location pin: SLICE_X14Y60.SR
  Clock network: ][IN_virtPIBox_5034_7175
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4/CK
  Location pin: SLICE_X14Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/CK
  Location pin: SLICE_X14Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CK
  Location pin: SLICE_X14Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/CK
  Location pin: SLICE_X14Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CK
  Location pin: SLICE_X14Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear/CK
  Location pin: SLICE_X22Y110.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X26Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2/CK
  Location pin: SLICE_X26Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3/CK
  Location pin: SLICE_X26Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1/CK
  Location pin: SLICE_X38Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2/CK
  Location pin: SLICE_X38Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3/CK
  Location pin: SLICE_X38Y60.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3/CK
  Location pin: SLICE_X48Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1/CK
  Location pin: SLICE_X48Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4/CK
  Location pin: SLICE_X48Y67.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X52Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X52Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X52Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X7Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X7Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X7Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X7Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X9Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X9Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X9Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CK
  Location pin: SLICE_X11Y56.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0/CK
  Location pin: SLICE_X11Y56.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1/CK
  Location pin: SLICE_X11Y56.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7/CK
  Location pin: SLICE_X13Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 28 failing endpoints
 28 timing errors detected. (28 setup errors, 0 hold errors)
 Minimum allowable offset is   4.029ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.779ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.245ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y53.D1       net (fanout=26)       4.251   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y53.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4351_99
    MCB_X0Y1.P1WRDATA29  net (fanout=2)        0.914   lut4351_99
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (2.080ns logic, 5.165ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp370.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.405ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.871ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y53.B1       net (fanout=26)       4.067   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y53.B        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4355_101
    MCB_X0Y1.P1WRDATA27  net (fanout=2)        0.724   lut4355_101
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.080ns logic, 4.791ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp370.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA18), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.339ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.805ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y52.C2       net (fanout=26)       4.212   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_3
                                                       lut4373_110
    MCB_X0Y1.P1WRDATA18  net (fanout=1)        0.513   lut4373_110
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (2.080ns logic, 4.725ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp370.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp369.IMUX.24
    SLICE_X39Y2.AX       net (fanout=1)        1.387   Inst_InputSync_FVA/n0003<0>
    SLICE_X39Y2.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.174ns logic, 1.387ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp370.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X46Y1.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.450ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp369.IMUX.7
    SLICE_X46Y1.D3       net (fanout=2)        1.464   CAMA_D_I_7_IBUF
    SLICE_X46Y1.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<6>
                                                       lut8179_1482
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.305ns logic, 1.464ns route)
                                                       (47.1% logic, 52.9% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp370.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X46Y1.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X46Y1.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.478ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.797ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp369.IMUX.5
    SLICE_X46Y1.C4       net (fanout=2)        1.492   CAMA_D_I_5_IBUF
    SLICE_X46Y1.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<6>
                                                       lut8191_1490
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (1.305ns logic, 1.492ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp370.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X46Y1.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 215 paths analyzed, 195 endpoints analyzed, 142 failing endpoints
 142 timing errors detected. (142 setup errors, 0 hold errors)
 Minimum allowable offset is   5.526ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA18), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.276ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.717ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y52.C2       net (fanout=26)       4.212   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut4855_192
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        2.371   lut4855_192
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.717ns (2.134ns logic, 6.583ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=435)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.239ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.680ns (Levels of Logic = 4)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y57.B1       net (fanout=26)       3.832   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y57.B        Tilo                  0.259   lut4752_129
                                                       lut4757_134
    SLICE_X1Y57.A5       net (fanout=1)        0.187   lut4757_134
    SLICE_X1Y57.A        Tilo                  0.259   lut4752_129
                                                       lut4758_135
    SLICE_X1Y48.D4       net (fanout=7)        1.030   lut4758_135
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_15
                                                       lut4851_190
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        0.979   lut4851_190
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.680ns (2.652ns logic, 6.028ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=435)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.108ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.549ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y48.D2       net (fanout=26)       4.436   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.DMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_15
                                                       lut4851_190
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        0.979   lut4851_190
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.549ns (2.134ns logic, 5.415ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=435)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA31), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.774ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      8.215ns (Levels of Logic = 4)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y57.B1       net (fanout=26)       3.832   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y57.B        Tilo                  0.259   lut4752_129
                                                       lut4757_134
    SLICE_X1Y57.A5       net (fanout=1)        0.187   lut4757_134
    SLICE_X1Y57.A        Tilo                  0.259   lut4752_129
                                                       lut4758_135
    SLICE_X1Y48.D4       net (fanout=7)        1.030   lut4758_135
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4759_136
    MCB_X0Y1.P2WRDATA31  net (fanout=1)        0.568   ][24492_137
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.215ns (2.598ns logic, 5.617ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=435)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.643ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.084ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp369.IMUX.9
    SLICE_X1Y48.D2       net (fanout=26)       4.436   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut4759_136
    MCB_X0Y1.P2WRDATA31  net (fanout=1)        0.568   ][24492_137
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (2.080ns logic, 5.004ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=435)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.464ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.019ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp369.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp378.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=435)      1.757   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.519ns logic, 2.500ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp369.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp379.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=435)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp369.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp378.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp370.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=435)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     11.118ns|     12.490ns|            7|            2|          340|        22761|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.452ns|            0|            0|            0|         3083|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.226ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      6.850ns|          N/A|            0|            0|         3000|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      8.625ns|          N/A|            0|            0|         6010|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      7.232ns|          N/A|            0|            0|        13668|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

6 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.213(R)|      FAST  |   -0.141(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.911(R)|      FAST  |    0.066(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    0.999(R)|      FAST  |    0.019(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.836(R)|      FAST  |    0.107(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.740(R)|      FAST  |    0.265(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.403(R)|      FAST  |    0.772(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.563(R)|      FAST  |    0.502(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.440(R)|      FAST  |    0.800(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.339(R)|      FAST  |    0.765(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    4.029(R)|      SLOW  |   -0.269(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.892(R)|      FAST  |    0.146(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.910(R)|      FAST  |    0.056(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.538(R)|      FAST  |    0.477(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.397(R)|      FAST  |    0.725(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.524(R)|      FAST  |    0.675(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.380(R)|      FAST  |    0.770(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.541(R)|      FAST  |    0.565(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.624(R)|      FAST  |    0.623(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.316(R)|      FAST  |    0.802(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    5.526(R)|      SLOW  |   -1.168(R)|      FAST  |CamBPClk          |   0.000|
css         |    3.727(R)|      SLOW  |    1.786(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    3.672(R)|      SLOW  |    1.678(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   10.519|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   13.971|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   11.118|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 5.037; Ideal Clock Offset To Actual Clock 4.011; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.213(R)|      FAST  |   -0.141(R)|      SLOW  |    0.037|    6.391|       -3.177|
CAMA_D_I<1>       |    0.911(R)|      FAST  |    0.066(R)|      SLOW  |    0.339|    6.184|       -2.923|
CAMA_D_I<2>       |    0.999(R)|      FAST  |    0.019(R)|      SLOW  |    0.251|    6.231|       -2.990|
CAMA_D_I<3>       |    0.836(R)|      FAST  |    0.107(R)|      SLOW  |    0.414|    6.143|       -2.865|
CAMA_D_I<4>       |    0.740(R)|      FAST  |    0.265(R)|      SLOW  |    0.510|    5.985|       -2.738|
CAMA_D_I<5>       |    0.403(R)|      FAST  |    0.772(R)|      SLOW  |    0.847|    5.478|       -2.316|
CAMA_D_I<6>       |    0.563(R)|      FAST  |    0.502(R)|      SLOW  |    0.687|    5.748|       -2.531|
CAMA_D_I<7>       |    0.440(R)|      FAST  |    0.800(R)|      SLOW  |    0.810|    5.450|       -2.320|
CAMA_FV_I         |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |    1.075|    5.242|       -2.084|
CAMA_LV_I         |    0.339(R)|      FAST  |    0.765(R)|      SLOW  |    0.911|    5.485|       -2.287|
SW_I<7>           |    4.029(R)|      SLOW  |   -0.269(R)|      SLOW  |   -2.779|    6.519|       -4.649|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.029|         -  |       1.008|         -  |   -2.779|    5.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 7.312; Ideal Clock Offset To Actual Clock 4.370; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.892(R)|      FAST  |    0.146(R)|      SLOW  |    0.358|    6.104|       -2.873|
CAMB_D_I<1>       |    0.910(R)|      FAST  |    0.056(R)|      SLOW  |    0.340|    6.194|       -2.927|
CAMB_D_I<2>       |    0.538(R)|      FAST  |    0.477(R)|      SLOW  |    0.712|    5.773|       -2.531|
CAMB_D_I<3>       |    0.397(R)|      FAST  |    0.725(R)|      SLOW  |    0.853|    5.525|       -2.336|
CAMB_D_I<4>       |    0.524(R)|      FAST  |    0.675(R)|      SLOW  |    0.726|    5.575|       -2.425|
CAMB_D_I<5>       |    0.380(R)|      FAST  |    0.770(R)|      SLOW  |    0.870|    5.480|       -2.305|
CAMB_D_I<6>       |    0.541(R)|      FAST  |    0.565(R)|      SLOW  |    0.709|    5.685|       -2.488|
CAMB_D_I<7>       |    0.624(R)|      FAST  |    0.623(R)|      SLOW  |    0.626|    5.627|       -2.500|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    0.316(R)|      FAST  |    0.802(R)|      SLOW  |    0.934|    5.448|       -2.257|
SW_I<7>           |    5.526(R)|      SLOW  |   -1.168(R)|      FAST  |   -4.276|    7.418|       -5.847|
css               |    3.727(R)|      SLOW  |    1.786(R)|      SLOW  |   -2.477|    4.464|       -3.471|
mosi              |    3.672(R)|      SLOW  |    1.678(R)|      SLOW  |   -2.422|    4.572|       -3.497|
sck               |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |    1.374|    4.527|       -1.577|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.526|         -  |       1.786|         -  |   -4.276|    4.464|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 186  Score: 275323  (Setup/Max: 274825, Hold: 0, Component Switching Limit: 498)

Constraints cover 1699685 paths, 0 nets, and 13873 connections

Design statistics:
   Minimum period:  13.971ns{1}   (Maximum frequency:  71.577MHz)
   Minimum input required time before clock:   5.526ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 16 15:37:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



