#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 14 14:16:07 2023
# Process ID: 25808
# Current directory: D:/School/cpu/proj_miniRV/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22680 D:\School\cpu\proj_miniRV\proj_single_cycle\proj_single_cycle.xpr
# Log file: D:/School/cpu/proj_miniRV/proj_single_cycle/vivado.log
# Journal file: D:/School/cpu/proj_miniRV/proj_single_cycle\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {203.457} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
[Fri Jul 14 14:16:34 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Fri Jul 14 14:17:00 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Fri Jul 14 14:17:43 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jul 14 14:19:51 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {272.433} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
[Fri Jul 14 14:25:13 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
[Fri Jul 14 14:25:50 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Fri Jul 14 14:26:47 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jul 14 14:29:34 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {238.418} \
  CONFIG.CLKOUT1_PHASE_ERROR {240.486} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {39} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
[Fri Jul 14 14:32:32 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
[Fri Jul 14 14:33:12 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Fri Jul 14 14:33:59 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jul 14 14:36:05 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {313.062} \
  CONFIG.CLKOUT1_PHASE_ERROR {310.955} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {42} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
[Fri Jul 14 14:38:22 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1

launch_runs synth_1 -jobs 24
[Fri Jul 14 14:38:47 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Fri Jul 14 14:40:37 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jul 14 14:42:17 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {291.846} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {55} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs cpuclk_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
[Fri Jul 14 14:46:11 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
[Fri Jul 14 14:46:39 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Fri Jul 14 14:47:40 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jul 14 14:49:10 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {203.457} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
] [get_ips cpuclk]
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpuclk
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c4dd60ea6c36b8d to dir: d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/ip/2022.2/5/c/5c4dd60ea6c36b8d/cpuclk.dcp to d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/ip/2022.2/5/c/5c4dd60ea6c36b8d/cpuclk_sim_netlist.v to d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/ip/2022.2/5/c/5c4dd60ea6c36b8d/cpuclk_sim_netlist.vhdl to d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/ip/2022.2/5/c/5c4dd60ea6c36b8d/cpuclk_stub.v to d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/ip/2022.2/5/c/5c4dd60ea6c36b8d/cpuclk_stub.vhdl to d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = 5c4dd60ea6c36b8d; cache size = 7.225 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul 14 14:51:24 2023] Launched synth_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul 14 14:52:01 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Fri Jul 14 14:53:36 2023] Launched impl_1...
Run output will be captured here: D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 15:15:22 2023...
