{"vcs1":{"timestamp_begin":1700275125.675706621, "rt":8.67, "ut":7.68, "st":0.60}}
{"vcselab":{"timestamp_begin":1700275134.428647844, "rt":1.25, "ut":0.45, "st":0.19}}
{"link":{"timestamp_begin":1700275135.752836438, "rt":0.46, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700275125.018973747}
{"VCS_COMP_START_TIME": 1700275125.018973747}
{"VCS_COMP_END_TIME": 1700275144.083455665}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240020}}
