<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="sdx.custom.platform.repository.locations" value="C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\design_1_wrapper\export\design_1_wrapper"/>
</section>
