module ALU_von (
    input [7:0] AC,
    input [7:0] DR,
    input [2:0] mode,
    input activate,
    output reg E,
    output reg [7:0] result
);

    // 000 ---- Add the operand of instruction to the value of a specific register
    // 001 ---- Arithmetic shifting the operand of instruction to left
    // 010 ---- Applying Xnor to the operand of instruction and the value of a specific register
    // 011 ---- Divide the operand of instruction by 2
    // 100 ---- Load the value of the operand of instruction to a specific register
    // 101 ---- Store the value of specific register to the operand of instruction 
    // 110 ---- Twoâ€™s complement the operand of instruction

    reg [8:0] O;
    initial begin
        O = 0;
        E = 0;
        result = 0;
    end
    
    always @(*) begin
        E = O[8];
        result = O[7:0];        
    end


    always@(posedge activate)
    begin
        case (mode)
            3'b000: begin
                O <= AC + DR;
            end
            3'b001: begin
                O <= DR <<< 1;
            end
            3'b010: begin
                O <= ~(AC^ DR);
            end
            3'b011: begin
                O <= DR >> 1;
            end
            3'b100: begin
                O <= DR;
            end
            3'b110: begin
                O <= ~DR + 1;
            end
            default: begin
                O <= O;
            end
        endcase
        // if (E) begin
            
        // end
    end

endmodule
