
FC_inzynierka_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c284  080001e0  080001e0  000011e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ea0  0800c464  0800c464  0000d464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e304  0800e304  00010098  2**0
                  CONTENTS
  4 .ARM          00000008  0800e304  0800e304  0000f304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e30c  0800e30c  00010098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e30c  0800e30c  0000f30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e310  0800e310  0000f310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800e314  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000998  20000098  0800e3ac  00010098  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a30  0800e3ac  00010a30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dbd1  00000000  00000000  000100c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000383d  00000000  00000000  0002dc99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  000314d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000151a  00000000  00000000  00032f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024ef7  00000000  00000000  000344aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000221f4  00000000  00000000  000593a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e497c  00000000  00000000  0007b595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015ff11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000759c  00000000  00000000  0015ff54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001674f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000098 	.word	0x20000098
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c44c 	.word	0x0800c44c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000009c 	.word	0x2000009c
 800021c:	0800c44c 	.word	0x0800c44c

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	@ 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	3a01      	subs	r2, #1
 8000b16:	bf28      	it	cs
 8000b18:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b1c:	d2ed      	bcs.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	200d      	movs	r0, #13
 8000f8c:	f005 f8c7 	bl	800611e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000f90:	200d      	movs	r0, #13
 8000f92:	f005 f8e0 	bl	8006156 <HAL_NVIC_EnableIRQ>

}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800

08000fa4 <a_mpu6500_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mpu6500_read(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	72fb      	strb	r3, [r7, #11]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                     /* if iic interface */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10e      	bne.n	8000fe0 <a_mpu6500_read+0x3c>
    {
        if (handle->iic_read(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* read data */
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	68dc      	ldr	r4, [r3, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	7818      	ldrb	r0, [r3, #0]
 8000fca:	893b      	ldrh	r3, [r7, #8]
 8000fcc:	7af9      	ldrb	r1, [r7, #11]
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	47a0      	blx	r4
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <a_mpu6500_read+0x38>
        {
            return 1;                                                                 /* return error */
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e010      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e00e      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
    }
    else                                                                              /* spi interface */
    {
        if (handle->spi_read(reg | 0x80, (uint8_t *)buf, len) != 0)                   /* read data */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	7afa      	ldrb	r2, [r7, #11]
 8000fe6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000fea:	b2d0      	uxtb	r0, r2
 8000fec:	893a      	ldrh	r2, [r7, #8]
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	4798      	blx	r3
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <a_mpu6500_read+0x58>
        {
            return 1;                                                                 /* return error */
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e000      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000ffc:	2300      	movs	r3, #0
        }
    }
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bd90      	pop	{r4, r7, pc}

08001006 <a_mpu6500_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mpu6500_write(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001006:	b590      	push	{r4, r7, lr}
 8001008:	b085      	sub	sp, #20
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	461a      	mov	r2, r3
 8001012:	460b      	mov	r3, r1
 8001014:	72fb      	strb	r3, [r7, #11]
 8001016:	4613      	mov	r3, r2
 8001018:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                      /* if iic interface */
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10e      	bne.n	8001042 <a_mpu6500_write+0x3c>
    {
        if (handle->iic_write(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* write data */
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	691c      	ldr	r4, [r3, #16]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	7818      	ldrb	r0, [r3, #0]
 800102c:	893b      	ldrh	r3, [r7, #8]
 800102e:	7af9      	ldrb	r1, [r7, #11]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	47a0      	blx	r4
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <a_mpu6500_write+0x38>
        {
            return 1;                                                                  /* return error */
 800103a:	2301      	movs	r3, #1
 800103c:	e010      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800103e:	2300      	movs	r3, #0
 8001040:	e00e      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
    }
    else                                                                               /* spi interface */
    {
        if (handle->spi_write(reg & (~0x80), (uint8_t *)buf, len) != 0)                /* write data */
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	6a1b      	ldr	r3, [r3, #32]
 8001046:	7afa      	ldrb	r2, [r7, #11]
 8001048:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800104c:	b2d0      	uxtb	r0, r2
 800104e:	893a      	ldrh	r2, [r7, #8]
 8001050:	6879      	ldr	r1, [r7, #4]
 8001052:	4798      	blx	r3
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <a_mpu6500_write+0x58>
        {
            return 1;                                                                  /* return error */
 800105a:	2301      	movs	r3, #1
 800105c:	e000      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800105e:	2300      	movs	r3, #0
        }
    }
}
 8001060:	4618      	mov	r0, r3
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bd90      	pop	{r4, r7, pc}

08001068 <a_mpu6500_deinit>:
 *            - 0 success
 *            - 1 deinit failed
 * @note      none
 */
static uint8_t a_mpu6500_deinit(mpu6500_handle_t *handle)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)        /* if iic interface */
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001076:	2b00      	cmp	r3, #0
 8001078:	d109      	bne.n	800108e <a_mpu6500_deinit+0x26>
    {
        if (handle->iic_deinit() != 0)                   /* iic deinit */
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	4798      	blx	r3
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <a_mpu6500_deinit+0x22>
        {
            return 1;                                    /* return error */
 8001086:	2301      	movs	r3, #1
 8001088:	e00a      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800108a:	2300      	movs	r3, #0
 800108c:	e008      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                   /* if spi interface */
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	4798      	blx	r3
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <a_mpu6500_deinit+0x36>
        {
            return 1;                                    /* return error */
 800109a:	2301      	movs	r3, #1
 800109c:	e000      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800109e:	2300      	movs	r3, #0
        }
    }
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <mpu6500_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_interface(mpu6500_handle_t *handle, mpu6500_interface_t interface)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <mpu6500_set_interface+0x16>
    {
        return 2;                                /* return error */
 80010ba:	2302      	movs	r3, #2
 80010bc:	e004      	b.n	80010c8 <mpu6500_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;        /* set interface */
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	78fa      	ldrb	r2, [r7, #3]
 80010c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
    return 0;                                    /* success return 0 */
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <mpu6500_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_addr_pin(mpu6500_handle_t *handle, mpu6500_address_t addr_pin)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d101      	bne.n	80010ea <mpu6500_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 80010e6:	2302      	movs	r3, #2
 80010e8:	e003      	b.n	80010f2 <mpu6500_set_addr_pin+0x1e>
    }

    handle->iic_addr = (uint8_t)addr_pin;        /* set iic addr */
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <mpu6500_init>:
 *            - 4 reset failed
 *            - 5 id is invalid
 * @note      none
 */
uint8_t mpu6500_init(mpu6500_handle_t *handle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;
    uint32_t timeout;
  
    if (handle == NULL)                                                             /* check handle */
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <mpu6500_init+0x12>
    {
        return 2;                                                                   /* return error */
 800110e:	2302      	movs	r3, #2
 8001110:	e0fb      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <mpu6500_init+0x1e>
    {
        return 3;                                                                   /* return error */
 800111a:	2303      	movs	r3, #3
 800111c:	e0f5      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d105      	bne.n	8001132 <mpu6500_init+0x32>
    {
        handle->debug_print("mpu6500: iic_init is null.\n");                        /* iic_init is null */
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800112a:	487a      	ldr	r0, [pc, #488]	@ (8001314 <mpu6500_init+0x214>)
 800112c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800112e:	2303      	movs	r3, #3
 8001130:	e0eb      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d105      	bne.n	8001146 <mpu6500_init+0x46>
    {
        handle->debug_print("mpu6500: iic_deinit is null.\n");                      /* iic_deinit is null */
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113e:	4876      	ldr	r0, [pc, #472]	@ (8001318 <mpu6500_init+0x218>)
 8001140:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001142:	2303      	movs	r3, #3
 8001144:	e0e1      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_read == NULL)                                                   /* check iic_read */
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d105      	bne.n	800115a <mpu6500_init+0x5a>
    {
        handle->debug_print("mpu6500: iic_read is null.\n");                        /* iic_read is null */
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001152:	4872      	ldr	r0, [pc, #456]	@ (800131c <mpu6500_init+0x21c>)
 8001154:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001156:	2303      	movs	r3, #3
 8001158:	e0d7      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_write == NULL)                                                  /* check iic_write */
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d105      	bne.n	800116e <mpu6500_init+0x6e>
    {
        handle->debug_print("mpu6500: iic_write is null.\n");                       /* iic_write is null */
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001166:	486e      	ldr	r0, [pc, #440]	@ (8001320 <mpu6500_init+0x220>)
 8001168:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800116a:	2303      	movs	r3, #3
 800116c:	e0cd      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_init == NULL)                                                   /* check spi_init */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d105      	bne.n	8001182 <mpu6500_init+0x82>
    {
        handle->debug_print("mpu6500: spi_init is null.\n");                        /* spi_init is null */
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117a:	486a      	ldr	r0, [pc, #424]	@ (8001324 <mpu6500_init+0x224>)
 800117c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800117e:	2303      	movs	r3, #3
 8001180:	e0c3      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_deinit == NULL)                                                 /* check spi_deinit */
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <mpu6500_init+0x96>
    {
        handle->debug_print("mpu6500: spi_deinit is null.\n");                      /* spi_deinit is null */
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	4866      	ldr	r0, [pc, #408]	@ (8001328 <mpu6500_init+0x228>)
 8001190:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001192:	2303      	movs	r3, #3
 8001194:	e0b9      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_read == NULL)                                                   /* check spi_read */
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <mpu6500_init+0xaa>
    {
        handle->debug_print("mpu6500: spi_read is null.\n");                        /* spi_read is null */
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a2:	4862      	ldr	r0, [pc, #392]	@ (800132c <mpu6500_init+0x22c>)
 80011a4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011a6:	2303      	movs	r3, #3
 80011a8:	e0af      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_write == NULL)                                                  /* check spi_write */
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a1b      	ldr	r3, [r3, #32]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d105      	bne.n	80011be <mpu6500_init+0xbe>
    {
        handle->debug_print("mpu6500: spi_write is null.\n");                       /* spi_write is null */
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b6:	485e      	ldr	r0, [pc, #376]	@ (8001330 <mpu6500_init+0x230>)
 80011b8:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011ba:	2303      	movs	r3, #3
 80011bc:	e0a5      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d105      	bne.n	80011d2 <mpu6500_init+0xd2>
    {
        handle->debug_print("mpu6500: delay_ms is null.\n");                        /* delay_ms is null */
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ca:	485a      	ldr	r0, [pc, #360]	@ (8001334 <mpu6500_init+0x234>)
 80011cc:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011ce:	2303      	movs	r3, #3
 80011d0:	e09b      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->receive_callback == NULL)                                           /* check receive_callback */
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d105      	bne.n	80011e6 <mpu6500_init+0xe6>
    {
        handle->debug_print("mpu6500: receive_callback is null.\n");                /* receive_callback is null */
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	4856      	ldr	r0, [pc, #344]	@ (8001338 <mpu6500_init+0x238>)
 80011e0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011e2:	2303      	movs	r3, #3
 80011e4:	e091      	b.n	800130a <mpu6500_init+0x20a>
    }
    
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                   /* if iic interface */
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10d      	bne.n	800120c <mpu6500_init+0x10c>
    {
        res = handle->iic_init();                                                   /* iic init */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4798      	blx	r3
 80011f6:	4603      	mov	r3, r0
 80011f8:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d013      	beq.n	8001228 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: iic init failed.\n");                     /* iic init failed */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001204:	484d      	ldr	r0, [pc, #308]	@ (800133c <mpu6500_init+0x23c>)
 8001206:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8001208:	2301      	movs	r3, #1
 800120a:	e07e      	b.n	800130a <mpu6500_init+0x20a>
        }
    }
    else                                                                            /* if spi interface */
    {
        res = handle->spi_init();                                                   /* spi init */
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	4798      	blx	r3
 8001212:	4603      	mov	r3, r0
 8001214:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: spi init failed.\n");                     /* spi init failed */
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001220:	4847      	ldr	r0, [pc, #284]	@ (8001340 <mpu6500_init+0x240>)
 8001222:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8001224:	2301      	movs	r3, #1
 8001226:	e070      	b.n	800130a <mpu6500_init+0x20a>
        }
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_WHO_AM_I, &prev, 1);                   /* read who am I */
 8001228:	f107 020a 	add.w	r2, r7, #10
 800122c:	2301      	movs	r3, #1
 800122e:	2175      	movs	r1, #117	@ 0x75
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff feb7 	bl	8000fa4 <a_mpu6500_read>
 8001236:	4603      	mov	r3, r0
 8001238:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 800123a:	7afb      	ldrb	r3, [r7, #11]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d008      	beq.n	8001252 <mpu6500_init+0x152>
    {
        handle->debug_print("mpu6500: read who am i failed.\n");                    /* read who am I failed */
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001244:	483f      	ldr	r0, [pc, #252]	@ (8001344 <mpu6500_init+0x244>)
 8001246:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff ff0d 	bl	8001068 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 800124e:	2305      	movs	r3, #5
 8001250:	e05b      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (prev != 0x70)                                                               /* check the id */
 8001252:	7abb      	ldrb	r3, [r7, #10]
 8001254:	2b70      	cmp	r3, #112	@ 0x70
 8001256:	d008      	beq.n	800126a <mpu6500_init+0x16a>
    {
        handle->debug_print("mpu6500: id is invalid.\n");                           /* id is invalid */
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800125c:	483a      	ldr	r0, [pc, #232]	@ (8001348 <mpu6500_init+0x248>)
 800125e:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff01 	bl	8001068 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 8001266:	2305      	movs	r3, #5
 8001268:	e04f      	b.n	800130a <mpu6500_init+0x20a>
    }
    
    prev = 1 << 7;                                                                  /* reset the device */
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	72bb      	strb	r3, [r7, #10]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);                /* write pwr mgmt 1 */
 800126e:	f107 020a 	add.w	r2, r7, #10
 8001272:	2301      	movs	r3, #1
 8001274:	216b      	movs	r1, #107	@ 0x6b
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fec5 	bl	8001006 <a_mpu6500_write>
 800127c:	4603      	mov	r3, r0
 800127e:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 8001280:	7afb      	ldrb	r3, [r7, #11]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d008      	beq.n	8001298 <mpu6500_init+0x198>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");                 /* write pwr mgmt 1 failed */
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800128a:	4830      	ldr	r0, [pc, #192]	@ (800134c <mpu6500_init+0x24c>)
 800128c:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff feea 	bl	8001068 <a_mpu6500_deinit>
        
        return 4;                                                                   /* return error */
 8001294:	2304      	movs	r3, #4
 8001296:	e038      	b.n	800130a <mpu6500_init+0x20a>
    }
    handle->delay_ms(10);                                                           /* delay 10 ms */
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129c:	200a      	movs	r0, #10
 800129e:	4798      	blx	r3
    timeout = 100;                                                                  /* set the timeout 1000 ms */
 80012a0:	2364      	movs	r3, #100	@ 0x64
 80012a2:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012a4:	e029      	b.n	80012fa <mpu6500_init+0x1fa>
    {
        res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);             /* read pwr mgmt 1 */
 80012a6:	f107 020a 	add.w	r2, r7, #10
 80012aa:	2301      	movs	r3, #1
 80012ac:	216b      	movs	r1, #107	@ 0x6b
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fe78 	bl	8000fa4 <a_mpu6500_read>
 80012b4:	4603      	mov	r3, r0
 80012b6:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80012b8:	7afb      	ldrb	r3, [r7, #11]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d008      	beq.n	80012d0 <mpu6500_init+0x1d0>
        {
            handle->debug_print("mpu6500: read pwr mgmt 1 failed.\n");              /* read pwr mgmt 1 failed */
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c2:	4823      	ldr	r0, [pc, #140]	@ (8001350 <mpu6500_init+0x250>)
 80012c4:	4798      	blx	r3
            (void)a_mpu6500_deinit(handle);                                         /* iic or spi deinit */
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff fece 	bl	8001068 <a_mpu6500_deinit>
            
            return 4;                                                               /* return error */
 80012cc:	2304      	movs	r3, #4
 80012ce:	e01c      	b.n	800130a <mpu6500_init+0x20a>
        }
        if ((prev & (1 << 7)) == 0)                                                 /* check the result */
 80012d0:	7abb      	ldrb	r3, [r7, #10]
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db09      	blt.n	80012ec <mpu6500_init+0x1ec>
        {
            handle->inited = 1;                                                     /* flag the inited bit */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            handle->dmp_inited = 0;                                                 /* flag closed */
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            
            return 0;                                                               /* success return 0 */
 80012e8:	2300      	movs	r3, #0
 80012ea:	e00e      	b.n	800130a <mpu6500_init+0x20a>
        }
        handle->delay_ms(10);                                                       /* delay 10 ms */
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f0:	200a      	movs	r0, #10
 80012f2:	4798      	blx	r3
        timeout--;                                                                  /* timeout-- */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1d2      	bne.n	80012a6 <mpu6500_init+0x1a6>
    }
    
    handle->debug_print("mpu6500: reset failed.\n");                                /* reset failed */
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001304:	4813      	ldr	r0, [pc, #76]	@ (8001354 <mpu6500_init+0x254>)
 8001306:	4798      	blx	r3
   
    return 4;                                                                       /* return error */
 8001308:	2304      	movs	r3, #4
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	0800c880 	.word	0x0800c880
 8001318:	0800c89c 	.word	0x0800c89c
 800131c:	0800c8bc 	.word	0x0800c8bc
 8001320:	0800c8d8 	.word	0x0800c8d8
 8001324:	0800c8f8 	.word	0x0800c8f8
 8001328:	0800c914 	.word	0x0800c914
 800132c:	0800c934 	.word	0x0800c934
 8001330:	0800c950 	.word	0x0800c950
 8001334:	0800c970 	.word	0x0800c970
 8001338:	0800c98c 	.word	0x0800c98c
 800133c:	0800c9b0 	.word	0x0800c9b0
 8001340:	0800c9cc 	.word	0x0800c9cc
 8001344:	0800c9e8 	.word	0x0800c9e8
 8001348:	0800ca08 	.word	0x0800ca08
 800134c:	0800ca24 	.word	0x0800ca24
 8001350:	0800ca48 	.word	0x0800ca48
 8001354:	0800ca6c 	.word	0x0800ca6c

08001358 <mpu6500_deinit>:
 *            - 3 handle is not initialized
 *            - 4 enter sleep mode failed
 * @note      none
 */
uint8_t mpu6500_deinit(mpu6500_handle_t *handle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                         /* check handle */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <mpu6500_deinit+0x12>
    {
        return 2;                                                               /* return error */
 8001366:	2302      	movs	r3, #2
 8001368:	e031      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    if (handle->inited != 1)                                                    /* check handle initialization */
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001370:	2b01      	cmp	r3, #1
 8001372:	d001      	beq.n	8001378 <mpu6500_deinit+0x20>
    {
        return 3;                                                               /* return error */
 8001374:	2303      	movs	r3, #3
 8001376:	e02a      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    
    prev = (1 << 6) | (1 << 3) | (7 << 0);                                      /* enter sleep mode */
 8001378:	234f      	movs	r3, #79	@ 0x4f
 800137a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);            /* write pwr mgmt 1 */
 800137c:	f107 020e 	add.w	r2, r7, #14
 8001380:	2301      	movs	r3, #1
 8001382:	216b      	movs	r1, #107	@ 0x6b
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fe3e 	bl	8001006 <a_mpu6500_write>
 800138a:	4603      	mov	r3, r0
 800138c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d005      	beq.n	80013a0 <mpu6500_deinit+0x48>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");             /* write pwr mgmt 1 failed */
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001398:	480f      	ldr	r0, [pc, #60]	@ (80013d8 <mpu6500_deinit+0x80>)
 800139a:	4798      	blx	r3
       
        return 4;                                                               /* return error */
 800139c:	2304      	movs	r3, #4
 800139e:	e016      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    res = a_mpu6500_deinit(handle);                                             /* deinit */
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fe61 	bl	8001068 <a_mpu6500_deinit>
 80013a6:	4603      	mov	r3, r0
 80013a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <mpu6500_deinit+0x64>
    {
        handle->debug_print("mpu6500: deinit failed.\n");                       /* deinit failed */
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b4:	4809      	ldr	r0, [pc, #36]	@ (80013dc <mpu6500_deinit+0x84>)
 80013b6:	4798      	blx	r3
       
        return 1;                                                               /* return error */
 80013b8:	2301      	movs	r3, #1
 80013ba:	e008      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    handle->inited = 0;                                                         /* flag closed */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    handle->dmp_inited = 0;                                                     /* flag closed */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    return 0;                                                                   /* success return 0 */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	0800ca24 	.word	0x0800ca24
 80013dc:	0800ca84 	.word	0x0800ca84

080013e0 <mpu6500_read>:
uint8_t mpu6500_read(mpu6500_handle_t *handle,
                     int16_t (*accel_raw)[3], float (*accel_g)[3],
                     int16_t (*gyro_raw)[3], float (*gyro_dps)[3],
                     uint16_t *len
                    )
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t accel_conf;
    uint8_t gyro_conf;
    
    if (handle == NULL)                                                                            /* check handle */
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d102      	bne.n	80013fa <mpu6500_read+0x1a>
    {
        return 2;                                                                                  /* return error */
 80013f4:	2302      	movs	r3, #2
 80013f6:	f000 be7c 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if (handle->inited != 1)                                                                       /* check handle initialization */
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001400:	2b01      	cmp	r3, #1
 8001402:	d002      	beq.n	800140a <mpu6500_read+0x2a>
    {
        return 3;                                                                                  /* return error */
 8001404:	2303      	movs	r3, #3
 8001406:	f000 be74 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if ((*len) == 0)                                                                               /* check length */
 800140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d106      	bne.n	8001420 <mpu6500_read+0x40>
    {
        handle->debug_print("mpu6500: length is zero.\n");                                         /* length is zero */
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001416:	486a      	ldr	r0, [pc, #424]	@ (80015c0 <mpu6500_read+0x1e0>)
 8001418:	4798      	blx	r3
                                                                                                  
        return 4;                                                                                  /* return error */
 800141a:	2304      	movs	r3, #4
 800141c:	f000 be69 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if (handle->dmp_inited != 0)                                                                   /* check dmp initialization */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <mpu6500_read+0x58>
    {
        handle->debug_print("mpu6500: dmp is running.\n");                                         /* dmp is running */
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142e:	4865      	ldr	r0, [pc, #404]	@ (80015c4 <mpu6500_read+0x1e4>)
 8001430:	4798      	blx	r3
        
        return 5;                                                                                  /* return error */
 8001432:	2305      	movs	r3, #5
 8001434:	f000 be5d 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);                      /* read config */
 8001438:	f107 0219 	add.w	r2, r7, #25
 800143c:	2301      	movs	r3, #1
 800143e:	216a      	movs	r1, #106	@ 0x6a
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fdaf 	bl	8000fa4 <a_mpu6500_read>
 8001446:	4603      	mov	r3, r0
 8001448:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 800144a:	7f7b      	ldrb	r3, [r7, #29]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d006      	beq.n	800145e <mpu6500_read+0x7e>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                                  /* read user ctrl failed */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001454:	485c      	ldr	r0, [pc, #368]	@ (80015c8 <mpu6500_read+0x1e8>)
 8001456:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 8001458:	2301      	movs	r3, #1
 800145a:	f000 be4a 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&accel_conf, 1);             /* read accel config */
 800145e:	f107 0218 	add.w	r2, r7, #24
 8001462:	2301      	movs	r3, #1
 8001464:	211c      	movs	r1, #28
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f7ff fd9c 	bl	8000fa4 <a_mpu6500_read>
 800146c:	4603      	mov	r3, r0
 800146e:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001470:	7f7b      	ldrb	r3, [r7, #29]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d006      	beq.n	8001484 <mpu6500_read+0xa4>
    {
        handle->debug_print("mpu6500: read accel config failed.\n");                               /* read accel config failed */
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147a:	4854      	ldr	r0, [pc, #336]	@ (80015cc <mpu6500_read+0x1ec>)
 800147c:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 800147e:	2301      	movs	r3, #1
 8001480:	f000 be37 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&gyro_conf, 1);               /* read gyro config */
 8001484:	f107 0217 	add.w	r2, r7, #23
 8001488:	2301      	movs	r3, #1
 800148a:	211b      	movs	r1, #27
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7ff fd89 	bl	8000fa4 <a_mpu6500_read>
 8001492:	4603      	mov	r3, r0
 8001494:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001496:	7f7b      	ldrb	r3, [r7, #29]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <mpu6500_read+0xca>
    {
        handle->debug_print("mpu6500: read gyro config failed.\n");                                /* read gyro config failed */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a0:	484b      	ldr	r0, [pc, #300]	@ (80015d0 <mpu6500_read+0x1f0>)
 80014a2:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 80014a4:	2301      	movs	r3, #1
 80014a6:	f000 be24 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    accel_conf = (accel_conf >> 3) & 0x3;                                                          /* get the accel conf */
 80014aa:	7e3b      	ldrb	r3, [r7, #24]
 80014ac:	08db      	lsrs	r3, r3, #3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	763b      	strb	r3, [r7, #24]
    gyro_conf = (gyro_conf >> 3) & 0x3;                                                            /* get the gyro conf */
 80014b8:	7dfb      	ldrb	r3, [r7, #23]
 80014ba:	08db      	lsrs	r3, r3, #3
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	75fb      	strb	r3, [r7, #23]
    if ((prev & (1 << 6)) != 0)                                                                    /* if fifo mode */
 80014c6:	7e7b      	ldrb	r3, [r7, #25]
 80014c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 8430 	beq.w	8001d32 <mpu6500_read+0x952>
        uint8_t conf;
        uint8_t buf[2];
        uint16_t count;
        uint16_t i;
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&conf, 1);                    /* read fifo enable */
 80014d2:	f107 0216 	add.w	r2, r7, #22
 80014d6:	2301      	movs	r3, #1
 80014d8:	2123      	movs	r1, #35	@ 0x23
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f7ff fd62 	bl	8000fa4 <a_mpu6500_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80014e4:	7f7b      	ldrb	r3, [r7, #29]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d006      	beq.n	80014f8 <mpu6500_read+0x118>
        {
            handle->debug_print("mpu6500: read fifo enable failed.\n");                            /* read fifo enable failed */
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	4839      	ldr	r0, [pc, #228]	@ (80015d4 <mpu6500_read+0x1f4>)
 80014f0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80014f2:	2301      	movs	r3, #1
 80014f4:	f000 bdfd 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        if (conf != 0x78)                                                                          /* check the conf */
 80014f8:	7dbb      	ldrb	r3, [r7, #22]
 80014fa:	2b78      	cmp	r3, #120	@ 0x78
 80014fc:	d006      	beq.n	800150c <mpu6500_read+0x12c>
        {
            handle->debug_print("mpu6500: fifo conf is error.\n");                                 /* fifo conf is error */
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	4835      	ldr	r0, [pc, #212]	@ (80015d8 <mpu6500_read+0x1f8>)
 8001504:	4798      	blx	r3
                                                                                                      
            return 6;                                                                              /* return error */
 8001506:	2306      	movs	r3, #6
 8001508:	f000 bdf3 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_COUNTH, (uint8_t *)buf, 2);                  /* read fifo count */
 800150c:	f107 0214 	add.w	r2, r7, #20
 8001510:	2302      	movs	r3, #2
 8001512:	2172      	movs	r1, #114	@ 0x72
 8001514:	68f8      	ldr	r0, [r7, #12]
 8001516:	f7ff fd45 	bl	8000fa4 <a_mpu6500_read>
 800151a:	4603      	mov	r3, r0
 800151c:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 800151e:	7f7b      	ldrb	r3, [r7, #29]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <mpu6500_read+0x152>
        {
            handle->debug_print("mpu6500: read fifo count failed.\n");                             /* read fifo count failed */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001528:	482c      	ldr	r0, [pc, #176]	@ (80015dc <mpu6500_read+0x1fc>)
 800152a:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 800152c:	2301      	movs	r3, #1
 800152e:	f000 bde0 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        
        count = (uint16_t)(((uint16_t)buf[0] << 8) | buf[1]);                                      /* set count */
 8001532:	7d3b      	ldrb	r3, [r7, #20]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b21a      	sxth	r2, r3
 8001538:	7d7b      	ldrb	r3, [r7, #21]
 800153a:	b21b      	sxth	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	b21b      	sxth	r3, r3
 8001540:	837b      	strh	r3, [r7, #26]
        count = (count < 1024) ? count : 1024;                                                     /* just the counter */
 8001542:	8b7b      	ldrh	r3, [r7, #26]
 8001544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001548:	bf28      	it	cs
 800154a:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 800154e:	837b      	strh	r3, [r7, #26]
        count = (count < ((*len) * 12)) ? count : ((*len) * 12);                                   /* just outer buffer size */
 8001550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	461a      	mov	r2, r3
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	461a      	mov	r2, r3
 8001560:	8b7b      	ldrh	r3, [r7, #26]
 8001562:	4293      	cmp	r3, r2
 8001564:	bfa8      	it	ge
 8001566:	4613      	movge	r3, r2
 8001568:	837b      	strh	r3, [r7, #26]
        count = (count / 12) * 12;                                                                 /* 12 times */
 800156a:	8b7b      	ldrh	r3, [r7, #26]
 800156c:	4a1c      	ldr	r2, [pc, #112]	@ (80015e0 <mpu6500_read+0x200>)
 800156e:	fba2 2303 	umull	r2, r3, r2, r3
 8001572:	08db      	lsrs	r3, r3, #3
 8001574:	b29b      	uxth	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	0052      	lsls	r2, r2, #1
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	837b      	strh	r3, [r7, #26]
        *len = count / 12;                                                                         /* set the output length */
 8001580:	8b7b      	ldrh	r3, [r7, #26]
 8001582:	4a17      	ldr	r2, [pc, #92]	@ (80015e0 <mpu6500_read+0x200>)
 8001584:	fba2 2303 	umull	r2, r3, r2, r3
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	b29a      	uxth	r2, r3
 800158c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800158e:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_R_W, handle->buf, count);                         /* read data */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001596:	8b7b      	ldrh	r3, [r7, #26]
 8001598:	2174      	movs	r1, #116	@ 0x74
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f7ff fd02 	bl	8000fa4 <a_mpu6500_read>
 80015a0:	4603      	mov	r3, r0
 80015a2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80015a4:	7f7b      	ldrb	r3, [r7, #29]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d006      	beq.n	80015b8 <mpu6500_read+0x1d8>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	480d      	ldr	r0, [pc, #52]	@ (80015e4 <mpu6500_read+0x204>)
 80015b0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80015b2:	2301      	movs	r3, #1
 80015b4:	f000 bd9d 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 80015b8:	2300      	movs	r3, #0
 80015ba:	83fb      	strh	r3, [r7, #30]
 80015bc:	e3b1      	b.n	8001d22 <mpu6500_read+0x942>
 80015be:	bf00      	nop
 80015c0:	0800caa0 	.word	0x0800caa0
 80015c4:	0800c570 	.word	0x0800c570
 80015c8:	0800c838 	.word	0x0800c838
 80015cc:	0800c7f0 	.word	0x0800c7f0
 80015d0:	0800c814 	.word	0x0800c814
 80015d4:	0800cabc 	.word	0x0800cabc
 80015d8:	0800cae0 	.word	0x0800cae0
 80015dc:	0800c774 	.word	0x0800c774
 80015e0:	aaaaaaab 	.word	0xaaaaaaab
 80015e4:	0800c798 	.word	0x0800c798
 80015e8:	46800000 	.word	0x46800000
 80015ec:	46000000 	.word	0x46000000
        {
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 80015f0:	8bfa      	ldrh	r2, [r7, #30]
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	461a      	mov	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4413      	add	r3, r2
 8001600:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 1];                                  /* set raw accel x */
 8001608:	8bfa      	ldrh	r2, [r7, #30]
 800160a:	4613      	mov	r3, r2
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	3301      	adds	r3, #1
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	4413      	add	r3, r2
 8001618:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800161c:	b219      	sxth	r1, r3
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 800161e:	8bfa      	ldrh	r2, [r7, #30]
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	461a      	mov	r2, r3
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	4413      	add	r3, r2
 800162e:	ea40 0201 	orr.w	r2, r0, r1
 8001632:	b212      	sxth	r2, r2
 8001634:	801a      	strh	r2, [r3, #0]
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001636:	8bfa      	ldrh	r2, [r7, #30]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	3302      	adds	r3, #2
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4413      	add	r3, r2
 8001646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 3];                                  /* set raw accel y */
 800164e:	8bfa      	ldrh	r2, [r7, #30]
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	3303      	adds	r3, #3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4413      	add	r3, r2
 800165e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001662:	b219      	sxth	r1, r3
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001664:	8bfa      	ldrh	r2, [r7, #30]
 8001666:	4613      	mov	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	461a      	mov	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4413      	add	r3, r2
 8001674:	ea40 0201 	orr.w	r2, r0, r1
 8001678:	b212      	sxth	r2, r2
 800167a:	805a      	strh	r2, [r3, #2]
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 800167c:	8bfa      	ldrh	r2, [r7, #30]
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	3304      	adds	r3, #4
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	4413      	add	r3, r2
 800168c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 5];                                  /* set raw accel z */
 8001694:	8bfa      	ldrh	r2, [r7, #30]
 8001696:	4613      	mov	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	3305      	adds	r3, #5
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016a8:	b219      	sxth	r1, r3
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 80016aa:	8bfa      	ldrh	r2, [r7, #30]
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	461a      	mov	r2, r3
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	4413      	add	r3, r2
 80016ba:	ea40 0201 	orr.w	r2, r0, r1
 80016be:	b212      	sxth	r2, r2
 80016c0:	809a      	strh	r2, [r3, #4]
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016c2:	8bfa      	ldrh	r2, [r7, #30]
 80016c4:	4613      	mov	r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	4413      	add	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	3306      	adds	r3, #6
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4413      	add	r3, r2
 80016d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 7];                                   /* set raw gyro x */
 80016da:	8bfa      	ldrh	r2, [r7, #30]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	3307      	adds	r3, #7
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016ee:	b219      	sxth	r1, r3
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016f0:	8bfa      	ldrh	r2, [r7, #30]
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	461a      	mov	r2, r3
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	ea40 0201 	orr.w	r2, r0, r1
 8001704:	b212      	sxth	r2, r2
 8001706:	801a      	strh	r2, [r3, #0]
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8001708:	8bfa      	ldrh	r2, [r7, #30]
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	3308      	adds	r3, #8
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 9];                                   /* set raw gyro y */
 8001720:	8bfa      	ldrh	r2, [r7, #30]
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	3309      	adds	r3, #9
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	4413      	add	r3, r2
 8001730:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001734:	b219      	sxth	r1, r3
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8001736:	8bfa      	ldrh	r2, [r7, #30]
 8001738:	4613      	mov	r3, r2
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	461a      	mov	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4413      	add	r3, r2
 8001746:	ea40 0201 	orr.w	r2, r0, r1
 800174a:	b212      	sxth	r2, r2
 800174c:	805a      	strh	r2, [r3, #2]
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 800174e:	8bfa      	ldrh	r2, [r7, #30]
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	330a      	adds	r3, #10
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4413      	add	r3, r2
 800175e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 11];                                  /* set raw gyro z */
 8001766:	8bfa      	ldrh	r2, [r7, #30]
 8001768:	4613      	mov	r3, r2
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4413      	add	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	330b      	adds	r3, #11
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800177a:	b219      	sxth	r1, r3
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 800177c:	8bfa      	ldrh	r2, [r7, #30]
 800177e:	4613      	mov	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	461a      	mov	r2, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	4413      	add	r3, r2
 800178c:	ea40 0201 	orr.w	r2, r0, r1
 8001790:	b212      	sxth	r2, r2
 8001792:	809a      	strh	r2, [r3, #4]
            
            if (accel_conf == 0)                                                                   /* 2g */
 8001794:	7e3b      	ldrb	r3, [r7, #24]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d154      	bne.n	8001844 <mpu6500_read+0x464>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 16384.0f;                               /* set accel x */
 800179a:	8bfa      	ldrh	r2, [r7, #30]
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	461a      	mov	r2, r3
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4413      	add	r3, r2
 80017aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017b6:	8bfa      	ldrh	r2, [r7, #30]
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	461a      	mov	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	ed5f 6a78 	vldr	s13, [pc, #-480]	@ 80015e8 <mpu6500_read+0x208>
 80017ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ce:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 16384.0f;                               /* set accel y */
 80017d2:	8bfa      	ldrh	r2, [r7, #30]
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	461a      	mov	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	4413      	add	r3, r2
 80017e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ee:	8bfa      	ldrh	r2, [r7, #30]
 80017f0:	4613      	mov	r3, r2
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	461a      	mov	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	ed5f 6a86 	vldr	s13, [pc, #-536]	@ 80015e8 <mpu6500_read+0x208>
 8001802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001806:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 16384.0f;                               /* set accel z */
 800180a:	8bfa      	ldrh	r2, [r7, #30]
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	461a      	mov	r2, r3
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	4413      	add	r3, r2
 800181a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001826:	8bfa      	ldrh	r2, [r7, #30]
 8001828:	4613      	mov	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	461a      	mov	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	ed5f 6a94 	vldr	s13, [pc, #-592]	@ 80015e8 <mpu6500_read+0x208>
 800183a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183e:	edc3 7a02 	vstr	s15, [r3, #8]
 8001842:	e103      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else if (accel_conf == 1)                                                              /* 4g */
 8001844:	7e3b      	ldrb	r3, [r7, #24]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d154      	bne.n	80018f4 <mpu6500_read+0x514>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 8192.0f;                                /* set accel x */
 800184a:	8bfa      	ldrh	r2, [r7, #30]
 800184c:	4613      	mov	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	461a      	mov	r2, r3
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	4413      	add	r3, r2
 800185a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185e:	ee07 3a90 	vmov	s15, r3
 8001862:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001866:	8bfa      	ldrh	r2, [r7, #30]
 8001868:	4613      	mov	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4413      	add	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	461a      	mov	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	ed5f 6aa3 	vldr	s13, [pc, #-652]	@ 80015ec <mpu6500_read+0x20c>
 800187a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187e:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 8192.0f;                                /* set accel y */
 8001882:	8bfa      	ldrh	r2, [r7, #30]
 8001884:	4613      	mov	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	461a      	mov	r2, r3
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	4413      	add	r3, r2
 8001892:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800189e:	8bfa      	ldrh	r2, [r7, #30]
 80018a0:	4613      	mov	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	461a      	mov	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	ed5f 6ab1 	vldr	s13, [pc, #-708]	@ 80015ec <mpu6500_read+0x20c>
 80018b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b6:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 8192.0f;                                /* set accel z */
 80018ba:	8bfa      	ldrh	r2, [r7, #30]
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	461a      	mov	r2, r3
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	4413      	add	r3, r2
 80018ca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d6:	8bfa      	ldrh	r2, [r7, #30]
 80018d8:	4613      	mov	r3, r2
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4413      	add	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	461a      	mov	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	ed5f 6abf 	vldr	s13, [pc, #-764]	@ 80015ec <mpu6500_read+0x20c>
 80018ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ee:	edc3 7a02 	vstr	s15, [r3, #8]
 80018f2:	e0ab      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else if (accel_conf == 2)                                                              /* 8g */
 80018f4:	7e3b      	ldrb	r3, [r7, #24]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d154      	bne.n	80019a4 <mpu6500_read+0x5c4>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 4096.0f;                                /* set accel x */
 80018fa:	8bfa      	ldrh	r2, [r7, #30]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	461a      	mov	r2, r3
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	4413      	add	r3, r2
 800190a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001916:	8bfa      	ldrh	r2, [r7, #30]
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	461a      	mov	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	eddf 6acd 	vldr	s13, [pc, #820]	@ 8001c5c <mpu6500_read+0x87c>
 800192a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192e:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 4096.0f;                                /* set accel y */
 8001932:	8bfa      	ldrh	r2, [r7, #30]
 8001934:	4613      	mov	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4413      	add	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	461a      	mov	r2, r3
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	4413      	add	r3, r2
 8001942:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194e:	8bfa      	ldrh	r2, [r7, #30]
 8001950:	4613      	mov	r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4413      	add	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	461a      	mov	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	eddf 6abf 	vldr	s13, [pc, #764]	@ 8001c5c <mpu6500_read+0x87c>
 8001962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001966:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 4096.0f;                                /* set accel z */
 800196a:	8bfa      	ldrh	r2, [r7, #30]
 800196c:	4613      	mov	r3, r2
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4413      	add	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	461a      	mov	r2, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	4413      	add	r3, r2
 800197a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001986:	8bfa      	ldrh	r2, [r7, #30]
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 8001c5c <mpu6500_read+0x87c>
 800199a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199e:	edc3 7a02 	vstr	s15, [r3, #8]
 80019a2:	e053      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else                                                                                   /* 16g */
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 2048.0f;                                /* set accel x */
 80019a4:	8bfa      	ldrh	r2, [r7, #30]
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	461a      	mov	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	4413      	add	r3, r2
 80019b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b8:	ee07 3a90 	vmov	s15, r3
 80019bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019c0:	8bfa      	ldrh	r2, [r7, #30]
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	461a      	mov	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4413      	add	r3, r2
 80019d0:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8001c60 <mpu6500_read+0x880>
 80019d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019d8:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 2048.0f;                                /* set accel y */
 80019dc:	8bfa      	ldrh	r2, [r7, #30]
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	461a      	mov	r2, r3
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4413      	add	r3, r2
 80019ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f8:	8bfa      	ldrh	r2, [r7, #30]
 80019fa:	4613      	mov	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	461a      	mov	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8001c60 <mpu6500_read+0x880>
 8001a0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a10:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 2048.0f;                                /* set accel z */
 8001a14:	8bfa      	ldrh	r2, [r7, #30]
 8001a16:	4613      	mov	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	4413      	add	r3, r2
 8001a24:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a30:	8bfa      	ldrh	r2, [r7, #30]
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4413      	add	r3, r2
 8001a40:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001c60 <mpu6500_read+0x880>
 8001a44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a48:	edc3 7a02 	vstr	s15, [r3, #8]
            }
            
            if (gyro_conf == 0)                                                                    /* 250dps */
 8001a4c:	7dfb      	ldrb	r3, [r7, #23]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d154      	bne.n	8001afc <mpu6500_read+0x71c>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 131.0f;                                 /* set gyro x */
 8001a52:	8bfa      	ldrh	r2, [r7, #30]
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	4413      	add	r3, r2
 8001a62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a66:	ee07 3a90 	vmov	s15, r3
 8001a6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a6e:	8bfa      	ldrh	r2, [r7, #30]
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a7c:	4413      	add	r3, r2
 8001a7e:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8001c64 <mpu6500_read+0x884>
 8001a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a86:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 131.0f;                                 /* set gyro y */
 8001a8a:	8bfa      	ldrh	r2, [r7, #30]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4413      	add	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	461a      	mov	r2, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	4413      	add	r3, r2
 8001a9a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a9e:	ee07 3a90 	vmov	s15, r3
 8001aa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa6:	8bfa      	ldrh	r2, [r7, #30]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	4413      	add	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab4:	4413      	add	r3, r2
 8001ab6:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001c64 <mpu6500_read+0x884>
 8001aba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abe:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 131.0f;                                 /* set gyro z */
 8001ac2:	8bfa      	ldrh	r2, [r7, #30]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	461a      	mov	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ad6:	ee07 3a90 	vmov	s15, r3
 8001ada:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ade:	8bfa      	ldrh	r2, [r7, #30]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	4413      	add	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	461a      	mov	r2, r3
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	4413      	add	r3, r2
 8001aee:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001c64 <mpu6500_read+0x884>
 8001af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af6:	edc3 7a02 	vstr	s15, [r3, #8]
 8001afa:	e10f      	b.n	8001d1c <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 1)                                                               /* 500dps */
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d154      	bne.n	8001bac <mpu6500_read+0x7cc>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 65.5f;                                  /* set gyro x */
 8001b02:	8bfa      	ldrh	r2, [r7, #30]
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	4413      	add	r3, r2
 8001b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b1e:	8bfa      	ldrh	r2, [r7, #30]
 8001b20:	4613      	mov	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	4413      	add	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	461a      	mov	r2, r3
 8001b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2c:	4413      	add	r3, r2
 8001b2e:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001c68 <mpu6500_read+0x888>
 8001b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b36:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 65.5f;                                  /* set gyro y */
 8001b3a:	8bfa      	ldrh	r2, [r7, #30]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	4413      	add	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	461a      	mov	r2, r3
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	4413      	add	r3, r2
 8001b4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b56:	8bfa      	ldrh	r2, [r7, #30]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	461a      	mov	r2, r3
 8001b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b64:	4413      	add	r3, r2
 8001b66:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001c68 <mpu6500_read+0x888>
 8001b6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b6e:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 65.5f;                                  /* set gyro z */
 8001b72:	8bfa      	ldrh	r2, [r7, #30]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	4413      	add	r3, r2
 8001b82:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8e:	8bfa      	ldrh	r2, [r7, #30]
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	461a      	mov	r2, r3
 8001b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9c:	4413      	add	r3, r2
 8001b9e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001c68 <mpu6500_read+0x888>
 8001ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba6:	edc3 7a02 	vstr	s15, [r3, #8]
 8001baa:	e0b7      	b.n	8001d1c <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 2)                                                               /* 1000dps */
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d160      	bne.n	8001c74 <mpu6500_read+0x894>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 32.8f;                                  /* set gyro x */
 8001bb2:	8bfa      	ldrh	r2, [r7, #30]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bce:	8bfa      	ldrh	r2, [r7, #30]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	461a      	mov	r2, r3
 8001bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bdc:	4413      	add	r3, r2
 8001bde:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001c6c <mpu6500_read+0x88c>
 8001be2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be6:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 32.8f;                                  /* set gyro y */
 8001bea:	8bfa      	ldrh	r2, [r7, #30]
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bfe:	ee07 3a90 	vmov	s15, r3
 8001c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c06:	8bfa      	ldrh	r2, [r7, #30]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	461a      	mov	r2, r3
 8001c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c14:	4413      	add	r3, r2
 8001c16:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001c6c <mpu6500_read+0x88c>
 8001c1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1e:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 32.8f;                                  /* set gyro z */
 8001c22:	8bfa      	ldrh	r2, [r7, #30]
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c36:	ee07 3a90 	vmov	s15, r3
 8001c3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c3e:	8bfa      	ldrh	r2, [r7, #30]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4c:	4413      	add	r3, r2
 8001c4e:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001c6c <mpu6500_read+0x88c>
 8001c52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c56:	edc3 7a02 	vstr	s15, [r3, #8]
 8001c5a:	e05f      	b.n	8001d1c <mpu6500_read+0x93c>
 8001c5c:	45800000 	.word	0x45800000
 8001c60:	45000000 	.word	0x45000000
 8001c64:	43030000 	.word	0x43030000
 8001c68:	42830000 	.word	0x42830000
 8001c6c:	42033333 	.word	0x42033333
 8001c70:	41833333 	.word	0x41833333
            }
            else                                                                                   /* 2000dps */
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 16.4f;                                  /* set gyro x */
 8001c74:	8bfa      	ldrh	r2, [r7, #30]
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	461a      	mov	r2, r3
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c88:	ee07 3a90 	vmov	s15, r3
 8001c8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c90:	8bfa      	ldrh	r2, [r7, #30]
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9e:	4413      	add	r3, r2
 8001ca0:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 8001c70 <mpu6500_read+0x890>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 16.4f;                                  /* set gyro y */
 8001cac:	8bfa      	ldrh	r2, [r7, #30]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4413      	add	r3, r2
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cc0:	ee07 3a90 	vmov	s15, r3
 8001cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc8:	8bfa      	ldrh	r2, [r7, #30]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd6:	4413      	add	r3, r2
 8001cd8:	ed5f 6a1b 	vldr	s13, [pc, #-108]	@ 8001c70 <mpu6500_read+0x890>
 8001cdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce0:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 16.4f;                                  /* set gyro z */
 8001ce4:	8bfa      	ldrh	r2, [r7, #30]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	461a      	mov	r2, r3
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d00:	8bfa      	ldrh	r2, [r7, #30]
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0e:	4413      	add	r3, r2
 8001d10:	ed5f 6a29 	vldr	s13, [pc, #-164]	@ 8001c70 <mpu6500_read+0x890>
 8001d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d18:	edc3 7a02 	vstr	s15, [r3, #8]
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 8001d1c:	8bfb      	ldrh	r3, [r7, #30]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	83fb      	strh	r3, [r7, #30]
 8001d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	8bfa      	ldrh	r2, [r7, #30]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	f4ff ac61 	bcc.w	80015f0 <mpu6500_read+0x210>
            }
        }
        
        return 0;                                                                                  /* success return 0 */
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e1df      	b.n	80020f2 <mpu6500_read+0xd12>
    }
    else                                                                                           /* if normal mode */
    {
        *len = 1;                                                                                  /* set 1 */
 8001d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d34:	2201      	movs	r2, #1
 8001d36:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_XOUT_H, handle->buf, 14);                   /* read data */
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001d3e:	230e      	movs	r3, #14
 8001d40:	213b      	movs	r1, #59	@ 0x3b
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f7ff f92e 	bl	8000fa4 <a_mpu6500_read>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8001d4c:	7f7b      	ldrb	r3, [r7, #29]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d005      	beq.n	8001d5e <mpu6500_read+0x97e>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d56:	48b1      	ldr	r0, [pc, #708]	@ (800201c <mpu6500_read+0xc3c>)
 8001d58:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e1c9      	b.n	80020f2 <mpu6500_read+0xd12>
        }
        accel_raw[0][0] = (int16_t)((uint16_t)handle->buf[0] << 8) | handle->buf[1];               /* set raw accel x */
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d64:	021b      	lsls	r3, r3, #8
 8001d66:	b21a      	sxth	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	801a      	strh	r2, [r3, #0]
        accel_raw[0][1] = (int16_t)((uint16_t)handle->buf[2] << 8) | handle->buf[3];               /* set raw accel y */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	b21a      	sxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001d88:	b21b      	sxth	r3, r3
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	b21a      	sxth	r2, r3
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	805a      	strh	r2, [r3, #2]
        accel_raw[0][2] = (int16_t)((uint16_t)handle->buf[4] << 8) | handle->buf[5];               /* set raw accel z */
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d98:	021b      	lsls	r3, r3, #8
 8001d9a:	b21a      	sxth	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	4313      	orrs	r3, r2
 8001da6:	b21a      	sxth	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	809a      	strh	r2, [r3, #4]
        gyro_raw[0][0] = (int16_t)((uint16_t)handle->buf[8] << 8) | handle->buf[9];                /* set raw gyro x */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	b21a      	sxth	r2, r3
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	801a      	strh	r2, [r3, #0]
        gyro_raw[0][1] = (int16_t)((uint16_t)handle->buf[10] << 8) | handle->buf[11];              /* set raw gyro y */
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	805a      	strh	r2, [r3, #2]
        gyro_raw[0][2] = (int16_t)((uint16_t)handle->buf[12] << 8) | handle->buf[13];              /* set raw gyro z */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	b21a      	sxth	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	4313      	orrs	r3, r2
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	809a      	strh	r2, [r3, #4]
        
        if (accel_conf == 0)                                                                       /* 2g */
 8001dfa:	7e3b      	ldrb	r3, [r7, #24]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12a      	bne.n	8001e56 <mpu6500_read+0xa76>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 16384.0f;                                   /* set accel x */
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0e:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8002020 <mpu6500_read+0xc40>
 8001e12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 16384.0f;                                   /* set accel y */
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e22:	ee07 3a90 	vmov	s15, r3
 8001e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e2a:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8002020 <mpu6500_read+0xc40>
 8001e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 16384.0f;                                   /* set accel z */
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e3e:	ee07 3a90 	vmov	s15, r3
 8001e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e46:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002020 <mpu6500_read+0xc40>
 8001e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e54:	e085      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 1)                                                                  /* 4g */
 8001e56:	7e3b      	ldrb	r3, [r7, #24]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d12a      	bne.n	8001eb2 <mpu6500_read+0xad2>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 8192.0f;                                    /* set accel x */
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6a:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8002024 <mpu6500_read+0xc44>
 8001e6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 8192.0f;                                    /* set accel y */
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e86:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8002024 <mpu6500_read+0xc44>
 8001e8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 8192.0f;                                    /* set accel z */
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea2:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8002024 <mpu6500_read+0xc44>
 8001ea6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	edc3 7a02 	vstr	s15, [r3, #8]
 8001eb0:	e057      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 2)                                                                  /* 8g */
 8001eb2:	7e3b      	ldrb	r3, [r7, #24]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d12a      	bne.n	8001f0e <mpu6500_read+0xb2e>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 4096.0f;                                    /* set accel x */
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002028 <mpu6500_read+0xc48>
 8001eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 4096.0f;                                    /* set accel y */
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee2:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002028 <mpu6500_read+0xc48>
 8001ee6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 4096.0f;                                    /* set accel z */
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efe:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002028 <mpu6500_read+0xc48>
 8001f02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	edc3 7a02 	vstr	s15, [r3, #8]
 8001f0c:	e029      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else                                                                                       /* 16g */
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 2048.0f;                                    /* set accel x */
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f14:	ee07 3a90 	vmov	s15, r3
 8001f18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f1c:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800202c <mpu6500_read+0xc4c>
 8001f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 2048.0f;                                    /* set accel y */
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f38:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800202c <mpu6500_read+0xc4c>
 8001f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 2048.0f;                                    /* set accel z */
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f4c:	ee07 3a90 	vmov	s15, r3
 8001f50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f54:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800202c <mpu6500_read+0xc4c>
 8001f58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        if (gyro_conf == 0)                                                                        /* 250dps */
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d12a      	bne.n	8001fbe <mpu6500_read+0xbde>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 131.0f;                                     /* set gyro x */
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f76:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8002030 <mpu6500_read+0xc50>
 8001f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f80:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 131.0f;                                     /* set gyro y */
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f92:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002030 <mpu6500_read+0xc50>
 8001f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9c:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 131.0f;                                     /* set gyro z */
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fa6:	ee07 3a90 	vmov	s15, r3
 8001faa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fae:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002030 <mpu6500_read+0xc50>
 8001fb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb8:	edc3 7a02 	vstr	s15, [r3, #8]
 8001fbc:	e098      	b.n	80020f0 <mpu6500_read+0xd10>
        }
        else if (gyro_conf == 1)                                                                   /* 500dps */
 8001fbe:	7dfb      	ldrb	r3, [r7, #23]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d13d      	bne.n	8002040 <mpu6500_read+0xc60>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 65.5f;                                      /* set gyro x */
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd2:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002034 <mpu6500_read+0xc54>
 8001fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 65.5f;                                      /* set gyro y */
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fee:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002034 <mpu6500_read+0xc54>
 8001ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff8:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 65.5f;                                      /* set gyro z */
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002002:	ee07 3a90 	vmov	s15, r3
 8002006:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800200a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002034 <mpu6500_read+0xc54>
 800200e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002014:	edc3 7a02 	vstr	s15, [r3, #8]
 8002018:	e06a      	b.n	80020f0 <mpu6500_read+0xd10>
 800201a:	bf00      	nop
 800201c:	0800c798 	.word	0x0800c798
 8002020:	46800000 	.word	0x46800000
 8002024:	46000000 	.word	0x46000000
 8002028:	45800000 	.word	0x45800000
 800202c:	45000000 	.word	0x45000000
 8002030:	43030000 	.word	0x43030000
 8002034:	42830000 	.word	0x42830000
 8002038:	42033333 	.word	0x42033333
 800203c:	41833333 	.word	0x41833333
        }
        else if (gyro_conf == 2)                                                                   /* 1000dps */
 8002040:	7dfb      	ldrb	r3, [r7, #23]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d12a      	bne.n	800209c <mpu6500_read+0xcbc>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 32.8f;                                      /* set gyro x */
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002054:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 8002038 <mpu6500_read+0xc58>
 8002058:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800205c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800205e:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 32.8f;                                      /* set gyro y */
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002068:	ee07 3a90 	vmov	s15, r3
 800206c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002070:	ed5f 6a0f 	vldr	s13, [pc, #-60]	@ 8002038 <mpu6500_read+0xc58>
 8002074:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 32.8f;                                      /* set gyro z */
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002084:	ee07 3a90 	vmov	s15, r3
 8002088:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800208c:	ed5f 6a16 	vldr	s13, [pc, #-88]	@ 8002038 <mpu6500_read+0xc58>
 8002090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002096:	edc3 7a02 	vstr	s15, [r3, #8]
 800209a:	e029      	b.n	80020f0 <mpu6500_read+0xd10>
        }
        else                                                                                       /* 2000dps */
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 16.4f;                                      /* set gyro x */
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a2:	ee07 3a90 	vmov	s15, r3
 80020a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020aa:	ed5f 6a1c 	vldr	s13, [pc, #-112]	@ 800203c <mpu6500_read+0xc5c>
 80020ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 16.4f;                                      /* set gyro y */
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020be:	ee07 3a90 	vmov	s15, r3
 80020c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020c6:	ed5f 6a23 	vldr	s13, [pc, #-140]	@ 800203c <mpu6500_read+0xc5c>
 80020ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d0:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 16.4f;                                      /* set gyro z */
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e2:	ed5f 6a2a 	vldr	s13, [pc, #-168]	@ 800203c <mpu6500_read+0xc5c>
 80020e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ec:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        return 0;                                                                                  /* success return 0 */
 80020f0:	2300      	movs	r3, #0
    }
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3720      	adds	r7, #32
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop

080020fc <mpu6500_read_temperature>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t mpu6500_read_temperature(mpu6500_handle_t *handle, int16_t (*raw), float *degrees)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                      /* check handle */
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <mpu6500_read_temperature+0x16>
    {
        return 2;                                                            /* return error */
 800210e:	2302      	movs	r3, #2
 8002110:	e034      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    if (handle->inited != 1)                                                 /* check handle initialization */
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002118:	2b01      	cmp	r3, #1
 800211a:	d001      	beq.n	8002120 <mpu6500_read_temperature+0x24>
    {
        return 3;                                                            /* return error */
 800211c:	2303      	movs	r3, #3
 800211e:	e02d      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_TEMP_OUT_H, buf, 2);            /* read data */
 8002120:	f107 0214 	add.w	r2, r7, #20
 8002124:	2302      	movs	r3, #2
 8002126:	2141      	movs	r1, #65	@ 0x41
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f7fe ff3b 	bl	8000fa4 <a_mpu6500_read>
 800212e:	4603      	mov	r3, r0
 8002130:	75fb      	strb	r3, [r7, #23]
    if (res != 0)                                                            /* check result */
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d005      	beq.n	8002144 <mpu6500_read_temperature+0x48>
    {
        handle->debug_print("mpu6500: read failed.\n");                      /* read failed */
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	4811      	ldr	r0, [pc, #68]	@ (8002184 <mpu6500_read_temperature+0x88>)
 800213e:	4798      	blx	r3
       
        return 1;                                                            /* return error */
 8002140:	2301      	movs	r3, #1
 8002142:	e01b      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    *raw = (int16_t)((uint16_t)buf[0] << 8) | buf[1];                        /* get the raw */
 8002144:	7d3b      	ldrb	r3, [r7, #20]
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	b21a      	sxth	r2, r3
 800214a:	7d7b      	ldrb	r3, [r7, #21]
 800214c:	b21b      	sxth	r3, r3
 800214e:	4313      	orrs	r3, r2
 8002150:	b21a      	sxth	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	801a      	strh	r2, [r3, #0]
    *degrees = (float)(*raw) / 321.0f + 21.0f;                               /* convert the degrees */
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002164:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8002188 <mpu6500_read_temperature+0x8c>
 8002168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800216c:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8002170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edc3 7a00 	vstr	s15, [r3]
    
    return 0;                                                                /* success return 0 */
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	0800c798 	.word	0x0800c798
 8002188:	43a08000 	.word	0x43a08000

0800218c <mpu6500_set_fifo>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                               /* check handle */
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <mpu6500_set_fifo+0x16>
    {
        return 2;                                                                     /* return error */
 800219e:	2302      	movs	r3, #2
 80021a0:	e039      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    if (handle->inited != 1)                                                          /* check handle initialization */
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d001      	beq.n	80021b0 <mpu6500_set_fifo+0x24>
    {
        return 3;                                                                     /* return error */
 80021ac:	2303      	movs	r3, #3
 80021ae:	e032      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);         /* read config */
 80021b0:	f107 020e 	add.w	r2, r7, #14
 80021b4:	2301      	movs	r3, #1
 80021b6:	216a      	movs	r1, #106	@ 0x6a
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7fe fef3 	bl	8000fa4 <a_mpu6500_read>
 80021be:	4603      	mov	r3, r0
 80021c0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d005      	beq.n	80021d4 <mpu6500_set_fifo+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                     /* read user ctrl failed */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021cc:	4814      	ldr	r0, [pc, #80]	@ (8002220 <mpu6500_set_fifo+0x94>)
 80021ce:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 80021d0:	2301      	movs	r3, #1
 80021d2:	e020      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    prev &= ~(1 << 6);                                                                /* clear config */
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                              /* set config */
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	019b      	lsls	r3, r3, #6
 80021e2:	b25a      	sxtb	r2, r3
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	4313      	orrs	r3, r2
 80021ea:	b25b      	sxtb	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* write config */
 80021f0:	f107 020e 	add.w	r2, r7, #14
 80021f4:	2301      	movs	r3, #1
 80021f6:	216a      	movs	r1, #106	@ 0x6a
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7fe ff04 	bl	8001006 <a_mpu6500_write>
 80021fe:	4603      	mov	r3, r0
 8002200:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <mpu6500_set_fifo+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                    /* write user ctrl failed */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <mpu6500_set_fifo+0x98>)
 800220e:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    
    return 0;                                                                         /* success return 0 */
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	0800c838 	.word	0x0800c838
 8002224:	0800c85c 	.word	0x0800c85c

08002228 <mpu6500_set_iic_master>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_master(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <mpu6500_set_iic_master+0x16>
    {
        return 2;                                                                    /* return error */
 800223a:	2302      	movs	r3, #2
 800223c:	e039      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002244:	2b01      	cmp	r3, #1
 8002246:	d001      	beq.n	800224c <mpu6500_set_iic_master+0x24>
    {
        return 3;                                                                    /* return error */
 8002248:	2303      	movs	r3, #3
 800224a:	e032      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800224c:	f107 020e 	add.w	r2, r7, #14
 8002250:	2301      	movs	r3, #1
 8002252:	216a      	movs	r1, #106	@ 0x6a
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7fe fea5 	bl	8000fa4 <a_mpu6500_read>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <mpu6500_set_iic_master+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	4814      	ldr	r0, [pc, #80]	@ (80022bc <mpu6500_set_iic_master+0x94>)
 800226a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800226c:	2301      	movs	r3, #1
 800226e:	e020      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 8002270:	7bbb      	ldrb	r3, [r7, #14]
 8002272:	f023 0320 	bic.w	r3, r3, #32
 8002276:	b2db      	uxtb	r3, r3
 8002278:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 800227a:	78fb      	ldrb	r3, [r7, #3]
 800227c:	015b      	lsls	r3, r3, #5
 800227e:	b25a      	sxtb	r2, r3
 8002280:	7bbb      	ldrb	r3, [r7, #14]
 8002282:	b25b      	sxtb	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	b25b      	sxtb	r3, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 800228c:	f107 020e 	add.w	r2, r7, #14
 8002290:	2301      	movs	r3, #1
 8002292:	216a      	movs	r1, #106	@ 0x6a
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7fe feb6 	bl	8001006 <a_mpu6500_write>
 800229a:	4603      	mov	r3, r0
 800229c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <mpu6500_set_iic_master+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <mpu6500_set_iic_master+0x98>)
 80022aa:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	0800c838 	.word	0x0800c838
 80022c0:	0800c85c 	.word	0x0800c85c

080022c4 <mpu6500_set_disable_iic_slave>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_disable_iic_slave(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <mpu6500_set_disable_iic_slave+0x16>
    {
        return 2;                                                                    /* return error */
 80022d6:	2302      	movs	r3, #2
 80022d8:	e039      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d001      	beq.n	80022e8 <mpu6500_set_disable_iic_slave+0x24>
    {
        return 3;                                                                    /* return error */
 80022e4:	2303      	movs	r3, #3
 80022e6:	e032      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80022e8:	f107 020e 	add.w	r2, r7, #14
 80022ec:	2301      	movs	r3, #1
 80022ee:	216a      	movs	r1, #106	@ 0x6a
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7fe fe57 	bl	8000fa4 <a_mpu6500_read>
 80022f6:	4603      	mov	r3, r0
 80022f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <mpu6500_set_disable_iic_slave+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002304:	4814      	ldr	r0, [pc, #80]	@ (8002358 <mpu6500_set_disable_iic_slave+0x94>)
 8002306:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002308:	2301      	movs	r3, #1
 800230a:	e020      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 800230c:	7bbb      	ldrb	r3, [r7, #14]
 800230e:	f023 0310 	bic.w	r3, r3, #16
 8002312:	b2db      	uxtb	r3, r3
 8002314:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 8002316:	78fb      	ldrb	r3, [r7, #3]
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	b25a      	sxtb	r2, r3
 800231c:	7bbb      	ldrb	r3, [r7, #14]
 800231e:	b25b      	sxtb	r3, r3
 8002320:	4313      	orrs	r3, r2
 8002322:	b25b      	sxtb	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002328:	f107 020e 	add.w	r2, r7, #14
 800232c:	2301      	movs	r3, #1
 800232e:	216a      	movs	r1, #106	@ 0x6a
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fe fe68 	bl	8001006 <a_mpu6500_write>
 8002336:	4603      	mov	r3, r0
 8002338:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <mpu6500_set_disable_iic_slave+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	4805      	ldr	r0, [pc, #20]	@ (800235c <mpu6500_set_disable_iic_slave+0x98>)
 8002346:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	0800c838 	.word	0x0800c838
 800235c:	0800c85c 	.word	0x0800c85c

08002360 <mpu6500_set_clock_source>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_clock_source(mpu6500_handle_t *handle, mpu6500_clock_source_t clock_source)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <mpu6500_set_clock_source+0x16>
    {
        return 2;                                                                    /* return error */
 8002372:	2302      	movs	r3, #2
 8002374:	e035      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800237c:	2b01      	cmp	r3, #1
 800237e:	d001      	beq.n	8002384 <mpu6500_set_clock_source+0x24>
    {
        return 3;                                                                    /* return error */
 8002380:	2303      	movs	r3, #3
 8002382:	e02e      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002384:	f107 020e 	add.w	r2, r7, #14
 8002388:	2301      	movs	r3, #1
 800238a:	216b      	movs	r1, #107	@ 0x6b
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7fe fe09 	bl	8000fa4 <a_mpu6500_read>
 8002392:	4603      	mov	r3, r0
 8002394:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002396:	7bfb      	ldrb	r3, [r7, #15]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d005      	beq.n	80023a8 <mpu6500_set_clock_source+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a0:	4812      	ldr	r0, [pc, #72]	@ (80023ec <mpu6500_set_clock_source+0x8c>)
 80023a2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023a4:	2301      	movs	r3, #1
 80023a6:	e01c      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    prev &= ~(0x7 << 0);                                                             /* clear config */
 80023a8:	7bbb      	ldrb	r3, [r7, #14]
 80023aa:	f023 0307 	bic.w	r3, r3, #7
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73bb      	strb	r3, [r7, #14]
    prev |= clock_source << 0;                                                       /* set config */
 80023b2:	7bba      	ldrb	r2, [r7, #14]
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80023bc:	f107 020e 	add.w	r2, r7, #14
 80023c0:	2301      	movs	r3, #1
 80023c2:	216b      	movs	r1, #107	@ 0x6b
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7fe fe1e 	bl	8001006 <a_mpu6500_write>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <mpu6500_set_clock_source+0x80>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <mpu6500_set_clock_source+0x90>)
 80023da:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    
    return 0;                                                                        /* success return 0 */
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	0800cb24 	.word	0x0800cb24
 80023f0:	0800cb50 	.word	0x0800cb50

080023f4 <mpu6500_set_ptat>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_ptat(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <mpu6500_set_ptat+0x16>
    {
        return 2;                                                                    /* return error */
 8002406:	2302      	movs	r3, #2
 8002408:	e03c      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002410:	2b01      	cmp	r3, #1
 8002412:	d001      	beq.n	8002418 <mpu6500_set_ptat+0x24>
    {
        return 3;                                                                    /* return error */
 8002414:	2303      	movs	r3, #3
 8002416:	e035      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002418:	f107 020e 	add.w	r2, r7, #14
 800241c:	2301      	movs	r3, #1
 800241e:	216b      	movs	r1, #107	@ 0x6b
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7fe fdbf 	bl	8000fa4 <a_mpu6500_read>
 8002426:	4603      	mov	r3, r0
 8002428:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <mpu6500_set_ptat+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	4815      	ldr	r0, [pc, #84]	@ (800248c <mpu6500_set_ptat+0x98>)
 8002436:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002438:	2301      	movs	r3, #1
 800243a:	e023      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    prev &= ~(1 << 3);                                                               /* clear config */
 800243c:	7bbb      	ldrb	r3, [r7, #14]
 800243e:	f023 0308 	bic.w	r3, r3, #8
 8002442:	b2db      	uxtb	r3, r3
 8002444:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 3;                                                          /* set config */
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <mpu6500_set_ptat+0x5c>
 800244c:	2208      	movs	r2, #8
 800244e:	e000      	b.n	8002452 <mpu6500_set_ptat+0x5e>
 8002450:	2200      	movs	r2, #0
 8002452:	7bbb      	ldrb	r3, [r7, #14]
 8002454:	b25b      	sxtb	r3, r3
 8002456:	4313      	orrs	r3, r2
 8002458:	b25b      	sxtb	r3, r3
 800245a:	b2db      	uxtb	r3, r3
 800245c:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 800245e:	f107 020e 	add.w	r2, r7, #14
 8002462:	2301      	movs	r3, #1
 8002464:	216b      	movs	r1, #107	@ 0x6b
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fdcd 	bl	8001006 <a_mpu6500_write>
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002470:	7bfb      	ldrb	r3, [r7, #15]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <mpu6500_set_ptat+0x8e>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247a:	4805      	ldr	r0, [pc, #20]	@ (8002490 <mpu6500_set_ptat+0x9c>)
 800247c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	0800cb24 	.word	0x0800cb24
 8002490:	0800cb50 	.word	0x0800cb50

08002494 <mpu6500_set_cycle_wake_up>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_cycle_wake_up(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <mpu6500_set_cycle_wake_up+0x16>
    {
        return 2;                                                                    /* return error */
 80024a6:	2302      	movs	r3, #2
 80024a8:	e039      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d001      	beq.n	80024b8 <mpu6500_set_cycle_wake_up+0x24>
    {
        return 3;                                                                    /* return error */
 80024b4:	2303      	movs	r3, #3
 80024b6:	e032      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80024b8:	f107 020e 	add.w	r2, r7, #14
 80024bc:	2301      	movs	r3, #1
 80024be:	216b      	movs	r1, #107	@ 0x6b
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7fe fd6f 	bl	8000fa4 <a_mpu6500_read>
 80024c6:	4603      	mov	r3, r0
 80024c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <mpu6500_set_cycle_wake_up+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	4814      	ldr	r0, [pc, #80]	@ (8002528 <mpu6500_set_cycle_wake_up+0x94>)
 80024d6:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80024d8:	2301      	movs	r3, #1
 80024da:	e020      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 80024dc:	7bbb      	ldrb	r3, [r7, #14]
 80024de:	f023 0320 	bic.w	r3, r3, #32
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	015b      	lsls	r3, r3, #5
 80024ea:	b25a      	sxtb	r2, r3
 80024ec:	7bbb      	ldrb	r3, [r7, #14]
 80024ee:	b25b      	sxtb	r3, r3
 80024f0:	4313      	orrs	r3, r2
 80024f2:	b25b      	sxtb	r3, r3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80024f8:	f107 020e 	add.w	r2, r7, #14
 80024fc:	2301      	movs	r3, #1
 80024fe:	216b      	movs	r1, #107	@ 0x6b
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7fe fd80 	bl	8001006 <a_mpu6500_write>
 8002506:	4603      	mov	r3, r0
 8002508:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <mpu6500_set_cycle_wake_up+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002514:	4805      	ldr	r0, [pc, #20]	@ (800252c <mpu6500_set_cycle_wake_up+0x98>)
 8002516:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	0800cb24 	.word	0x0800cb24
 800252c:	0800cb50 	.word	0x0800cb50

08002530 <mpu6500_set_sleep>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sleep(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <mpu6500_set_sleep+0x16>
    {
        return 2;                                                                    /* return error */
 8002542:	2302      	movs	r3, #2
 8002544:	e039      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800254c:	2b01      	cmp	r3, #1
 800254e:	d001      	beq.n	8002554 <mpu6500_set_sleep+0x24>
    {
        return 3;                                                                    /* return error */
 8002550:	2303      	movs	r3, #3
 8002552:	e032      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002554:	f107 020e 	add.w	r2, r7, #14
 8002558:	2301      	movs	r3, #1
 800255a:	216b      	movs	r1, #107	@ 0x6b
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7fe fd21 	bl	8000fa4 <a_mpu6500_read>
 8002562:	4603      	mov	r3, r0
 8002564:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <mpu6500_set_sleep+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002570:	4814      	ldr	r0, [pc, #80]	@ (80025c4 <mpu6500_set_sleep+0x94>)
 8002572:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002574:	2301      	movs	r3, #1
 8002576:	e020      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    prev &= ~(1 << 6);                                                               /* clear config */
 8002578:	7bbb      	ldrb	r3, [r7, #14]
 800257a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800257e:	b2db      	uxtb	r3, r3
 8002580:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                             /* set config */
 8002582:	78fb      	ldrb	r3, [r7, #3]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	b25a      	sxtb	r2, r3
 8002588:	7bbb      	ldrb	r3, [r7, #14]
 800258a:	b25b      	sxtb	r3, r3
 800258c:	4313      	orrs	r3, r2
 800258e:	b25b      	sxtb	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002594:	f107 020e 	add.w	r2, r7, #14
 8002598:	2301      	movs	r3, #1
 800259a:	216b      	movs	r1, #107	@ 0x6b
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7fe fd32 	bl	8001006 <a_mpu6500_write>
 80025a2:	4603      	mov	r3, r0
 80025a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <mpu6500_set_sleep+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <mpu6500_set_sleep+0x98>)
 80025b2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	0800cb24 	.word	0x0800cb24
 80025c8:	0800cb50 	.word	0x0800cb50

080025cc <mpu6500_set_gyro_standby>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_standby(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <mpu6500_set_gyro_standby+0x16>
    {
        return 2;                                                                    /* return error */
 80025de:	2302      	movs	r3, #2
 80025e0:	e039      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d001      	beq.n	80025f0 <mpu6500_set_gyro_standby+0x24>
    {
        return 3;                                                                    /* return error */
 80025ec:	2303      	movs	r3, #3
 80025ee:	e032      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80025f0:	f107 020e 	add.w	r2, r7, #14
 80025f4:	2301      	movs	r3, #1
 80025f6:	216b      	movs	r1, #107	@ 0x6b
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7fe fcd3 	bl	8000fa4 <a_mpu6500_read>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <mpu6500_set_gyro_standby+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	4814      	ldr	r0, [pc, #80]	@ (8002660 <mpu6500_set_gyro_standby+0x94>)
 800260e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002610:	2301      	movs	r3, #1
 8002612:	e020      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 8002614:	7bbb      	ldrb	r3, [r7, #14]
 8002616:	f023 0310 	bic.w	r3, r3, #16
 800261a:	b2db      	uxtb	r3, r3
 800261c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 800261e:	78fb      	ldrb	r3, [r7, #3]
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	b25a      	sxtb	r2, r3
 8002624:	7bbb      	ldrb	r3, [r7, #14]
 8002626:	b25b      	sxtb	r3, r3
 8002628:	4313      	orrs	r3, r2
 800262a:	b25b      	sxtb	r3, r3
 800262c:	b2db      	uxtb	r3, r3
 800262e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002630:	f107 020e 	add.w	r2, r7, #14
 8002634:	2301      	movs	r3, #1
 8002636:	216b      	movs	r1, #107	@ 0x6b
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7fe fce4 	bl	8001006 <a_mpu6500_write>
 800263e:	4603      	mov	r3, r0
 8002640:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <mpu6500_set_gyro_standby+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264c:	4805      	ldr	r0, [pc, #20]	@ (8002664 <mpu6500_set_gyro_standby+0x98>)
 800264e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	0800cb24 	.word	0x0800cb24
 8002664:	0800cb50 	.word	0x0800cb50

08002668 <mpu6500_set_standby_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_standby_mode(mpu6500_handle_t *handle, mpu6500_source_t source, mpu6500_bool_t enable)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	70fb      	strb	r3, [r7, #3]
 8002674:	4613      	mov	r3, r2
 8002676:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <mpu6500_set_standby_mode+0x1a>
    {
        return 2;                                                                    /* return error */
 800267e:	2302      	movs	r3, #2
 8002680:	e043      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002688:	2b01      	cmp	r3, #1
 800268a:	d001      	beq.n	8002690 <mpu6500_set_standby_mode+0x28>
    {
        return 3;                                                                    /* return error */
 800268c:	2303      	movs	r3, #3
 800268e:	e03c      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);       /* read config */
 8002690:	f107 020e 	add.w	r2, r7, #14
 8002694:	2301      	movs	r3, #1
 8002696:	216c      	movs	r1, #108	@ 0x6c
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7fe fc83 	bl	8000fa4 <a_mpu6500_read>
 800269e:	4603      	mov	r3, r0
 80026a0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <mpu6500_set_standby_mode+0x4c>
    {
        handle->debug_print("mpu6500: read power management 2 failed.\n");           /* read power management 2 failed */
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ac:	4819      	ldr	r0, [pc, #100]	@ (8002714 <mpu6500_set_standby_mode+0xac>)
 80026ae:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80026b0:	2301      	movs	r3, #1
 80026b2:	e02a      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    prev &= ~(1 << source);                                                          /* clear config */
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	2201      	movs	r2, #1
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	b25a      	sxtb	r2, r3
 80026c2:	7bbb      	ldrb	r3, [r7, #14]
 80026c4:	b25b      	sxtb	r3, r3
 80026c6:	4013      	ands	r3, r2
 80026c8:	b25b      	sxtb	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << source;                                                        /* set config */
 80026ce:	78ba      	ldrb	r2, [r7, #2]
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	b25a      	sxtb	r2, r3
 80026d8:	7bbb      	ldrb	r3, [r7, #14]
 80026da:	b25b      	sxtb	r3, r3
 80026dc:	4313      	orrs	r3, r2
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);      /* write config */
 80026e4:	f107 020e 	add.w	r2, r7, #14
 80026e8:	2301      	movs	r3, #1
 80026ea:	216c      	movs	r1, #108	@ 0x6c
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7fe fc8a 	bl	8001006 <a_mpu6500_write>
 80026f2:	4603      	mov	r3, r0
 80026f4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <mpu6500_set_standby_mode+0xa0>
    {
        handle->debug_print("mpu6500: write power management 2 failed.\n");          /* write power management 2 failed */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002700:	4805      	ldr	r0, [pc, #20]	@ (8002718 <mpu6500_set_standby_mode+0xb0>)
 8002702:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    
    return 0;                                                                        /* success return 0 */
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	0800cb7c 	.word	0x0800cb7c
 8002718:	0800cba8 	.word	0x0800cba8

0800271c <mpu6500_set_sample_rate_divider>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sample_rate_divider(mpu6500_handle_t *handle, uint8_t d)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    
    if (handle == NULL)                                                              /* check handle */
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <mpu6500_set_sample_rate_divider+0x16>
    {
        return 2;                                                                    /* return error */
 800272e:	2302      	movs	r3, #2
 8002730:	e018      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002738:	2b01      	cmp	r3, #1
 800273a:	d001      	beq.n	8002740 <mpu6500_set_sample_rate_divider+0x24>
    {
        return 3;                                                                    /* return error */
 800273c:	2303      	movs	r3, #3
 800273e:	e011      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    res = a_mpu6500_write(handle, MPU6500_REG_SMPRT_DIV, (uint8_t *)&d, 1);          /* write config */
 8002740:	1cfa      	adds	r2, r7, #3
 8002742:	2301      	movs	r3, #1
 8002744:	2119      	movs	r1, #25
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fc5d 	bl	8001006 <a_mpu6500_write>
 800274c:	4603      	mov	r3, r0
 800274e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <mpu6500_set_sample_rate_divider+0x46>
    {
        handle->debug_print("mpu6500: write smprt div failed.\n");                   /* write smprt div failed */
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275a:	4804      	ldr	r0, [pc, #16]	@ (800276c <mpu6500_set_sample_rate_divider+0x50>)
 800275c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    return 0;                                                                        /* success return 0 */
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	0800cc68 	.word	0x0800cc68

08002770 <mpu6500_set_extern_sync>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_extern_sync(mpu6500_handle_t *handle, mpu6500_extern_sync_t sync)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <mpu6500_set_extern_sync+0x16>
    {
        return 2;                                                                  /* return error */
 8002782:	2302      	movs	r3, #2
 8002784:	e039      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800278c:	2b01      	cmp	r3, #1
 800278e:	d001      	beq.n	8002794 <mpu6500_set_extern_sync+0x24>
    {
        return 3;                                                                  /* return error */
 8002790:	2303      	movs	r3, #3
 8002792:	e032      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002794:	f107 020e 	add.w	r2, r7, #14
 8002798:	2301      	movs	r3, #1
 800279a:	211a      	movs	r1, #26
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7fe fc01 	bl	8000fa4 <a_mpu6500_read>
 80027a2:	4603      	mov	r3, r0
 80027a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <mpu6500_set_extern_sync+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	4814      	ldr	r0, [pc, #80]	@ (8002804 <mpu6500_set_extern_sync+0x94>)
 80027b2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027b4:	2301      	movs	r3, #1
 80027b6:	e020      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    prev &= ~(0x7 << 3);                                                           /* clear config */
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
 80027ba:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	73bb      	strb	r3, [r7, #14]
    prev |= sync << 3;                                                             /* set config */
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	b25a      	sxtb	r2, r3
 80027c8:	7bbb      	ldrb	r3, [r7, #14]
 80027ca:	b25b      	sxtb	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 80027d4:	f107 020e 	add.w	r2, r7, #14
 80027d8:	2301      	movs	r3, #1
 80027da:	211a      	movs	r1, #26
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7fe fc12 	bl	8001006 <a_mpu6500_write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <mpu6500_set_extern_sync+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	4805      	ldr	r0, [pc, #20]	@ (8002808 <mpu6500_set_extern_sync+0x98>)
 80027f2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	0800ccb0 	.word	0x0800ccb0
 8002808:	0800ccd0 	.word	0x0800ccd0

0800280c <mpu6500_set_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_pass_filter(mpu6500_handle_t *handle, mpu6500_low_pass_filter_t filter)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <mpu6500_set_low_pass_filter+0x16>
    {
        return 2;                                                                  /* return error */
 800281e:	2302      	movs	r3, #2
 8002820:	e035      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002828:	2b01      	cmp	r3, #1
 800282a:	d001      	beq.n	8002830 <mpu6500_set_low_pass_filter+0x24>
    {
        return 3;                                                                  /* return error */
 800282c:	2303      	movs	r3, #3
 800282e:	e02e      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002830:	f107 020e 	add.w	r2, r7, #14
 8002834:	2301      	movs	r3, #1
 8002836:	211a      	movs	r1, #26
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7fe fbb3 	bl	8000fa4 <a_mpu6500_read>
 800283e:	4603      	mov	r3, r0
 8002840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d005      	beq.n	8002854 <mpu6500_set_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284c:	4812      	ldr	r0, [pc, #72]	@ (8002898 <mpu6500_set_low_pass_filter+0x8c>)
 800284e:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002850:	2301      	movs	r3, #1
 8002852:	e01c      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                           /* clear config */
 8002854:	7bbb      	ldrb	r3, [r7, #14]
 8002856:	f023 0307 	bic.w	r3, r3, #7
 800285a:	b2db      	uxtb	r3, r3
 800285c:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                           /* set config */
 800285e:	7bba      	ldrb	r2, [r7, #14]
 8002860:	78fb      	ldrb	r3, [r7, #3]
 8002862:	4313      	orrs	r3, r2
 8002864:	b2db      	uxtb	r3, r3
 8002866:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002868:	f107 020e 	add.w	r2, r7, #14
 800286c:	2301      	movs	r3, #1
 800286e:	211a      	movs	r1, #26
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7fe fbc8 	bl	8001006 <a_mpu6500_write>
 8002876:	4603      	mov	r3, r0
 8002878:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <mpu6500_set_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	4805      	ldr	r0, [pc, #20]	@ (800289c <mpu6500_set_low_pass_filter+0x90>)
 8002886:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    
    return 0;                                                                      /* success return 0 */
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	0800ccb0 	.word	0x0800ccb0
 800289c:	0800ccd0 	.word	0x0800ccd0

080028a0 <mpu6500_set_fifo_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_mode(mpu6500_handle_t *handle, mpu6500_fifo_mode mode)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	460b      	mov	r3, r1
 80028aa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <mpu6500_set_fifo_mode+0x16>
    {
        return 2;                                                                  /* return error */
 80028b2:	2302      	movs	r3, #2
 80028b4:	e039      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d001      	beq.n	80028c4 <mpu6500_set_fifo_mode+0x24>
    {
        return 3;                                                                  /* return error */
 80028c0:	2303      	movs	r3, #3
 80028c2:	e032      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 80028c4:	f107 020e 	add.w	r2, r7, #14
 80028c8:	2301      	movs	r3, #1
 80028ca:	211a      	movs	r1, #26
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7fe fb69 	bl	8000fa4 <a_mpu6500_read>
 80028d2:	4603      	mov	r3, r0
 80028d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d005      	beq.n	80028e8 <mpu6500_set_fifo_mode+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e0:	4814      	ldr	r0, [pc, #80]	@ (8002934 <mpu6500_set_fifo_mode+0x94>)
 80028e2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80028e4:	2301      	movs	r3, #1
 80028e6:	e020      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    prev &= ~(1 << 6);                                                             /* clear config */
 80028e8:	7bbb      	ldrb	r3, [r7, #14]
 80028ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 6;                                                             /* set config */
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	b25a      	sxtb	r2, r3
 80028f8:	7bbb      	ldrb	r3, [r7, #14]
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	4313      	orrs	r3, r2
 80028fe:	b25b      	sxtb	r3, r3
 8002900:	b2db      	uxtb	r3, r3
 8002902:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002904:	f107 020e 	add.w	r2, r7, #14
 8002908:	2301      	movs	r3, #1
 800290a:	211a      	movs	r1, #26
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7fe fb7a 	bl	8001006 <a_mpu6500_write>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <mpu6500_set_fifo_mode+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002920:	4805      	ldr	r0, [pc, #20]	@ (8002938 <mpu6500_set_fifo_mode+0x98>)
 8002922:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	0800ccb0 	.word	0x0800ccb0
 8002938:	0800ccd0 	.word	0x0800ccd0

0800293c <mpu6500_set_gyroscope_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	460b      	mov	r3, r1
 8002946:	70fb      	strb	r3, [r7, #3]
 8002948:	4613      	mov	r3, r2
 800294a:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <mpu6500_set_gyroscope_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002952:	2302      	movs	r3, #2
 8002954:	e043      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800295c:	2b01      	cmp	r3, #1
 800295e:	d001      	beq.n	8002964 <mpu6500_set_gyroscope_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002960:	2303      	movs	r3, #3
 8002962:	e03c      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002964:	f107 020e 	add.w	r2, r7, #14
 8002968:	2301      	movs	r3, #1
 800296a:	211b      	movs	r1, #27
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7fe fb19 	bl	8000fa4 <a_mpu6500_read>
 8002972:	4603      	mov	r3, r0
 8002974:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002976:	7bfb      	ldrb	r3, [r7, #15]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <mpu6500_set_gyroscope_test+0x4c>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	4819      	ldr	r0, [pc, #100]	@ (80029e8 <mpu6500_set_gyroscope_test+0xac>)
 8002982:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002984:	2301      	movs	r3, #1
 8002986:	e02a      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002988:	78fb      	ldrb	r3, [r7, #3]
 800298a:	2201      	movs	r2, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	b25b      	sxtb	r3, r3
 8002992:	43db      	mvns	r3, r3
 8002994:	b25a      	sxtb	r2, r3
 8002996:	7bbb      	ldrb	r3, [r7, #14]
 8002998:	b25b      	sxtb	r3, r3
 800299a:	4013      	ands	r3, r2
 800299c:	b25b      	sxtb	r3, r3
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 80029a2:	78ba      	ldrb	r2, [r7, #2]
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	b25a      	sxtb	r2, r3
 80029ac:	7bbb      	ldrb	r3, [r7, #14]
 80029ae:	b25b      	sxtb	r3, r3
 80029b0:	4313      	orrs	r3, r2
 80029b2:	b25b      	sxtb	r3, r3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 80029b8:	f107 020e 	add.w	r2, r7, #14
 80029bc:	2301      	movs	r3, #1
 80029be:	211b      	movs	r1, #27
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7fe fb20 	bl	8001006 <a_mpu6500_write>
 80029c6:	4603      	mov	r3, r0
 80029c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <mpu6500_set_gyroscope_test+0xa0>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d4:	4805      	ldr	r0, [pc, #20]	@ (80029ec <mpu6500_set_gyroscope_test+0xb0>)
 80029d6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	0800ccf0 	.word	0x0800ccf0
 80029ec:	0800cd18 	.word	0x0800cd18

080029f0 <mpu6500_set_gyroscope_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_range(mpu6500_handle_t *handle, mpu6500_gyroscope_range_t range)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <mpu6500_set_gyroscope_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002a02:	2302      	movs	r3, #2
 8002a04:	e039      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d001      	beq.n	8002a14 <mpu6500_set_gyroscope_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002a10:	2303      	movs	r3, #3
 8002a12:	e032      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002a14:	f107 020e 	add.w	r2, r7, #14
 8002a18:	2301      	movs	r3, #1
 8002a1a:	211b      	movs	r1, #27
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7fe fac1 	bl	8000fa4 <a_mpu6500_read>
 8002a22:	4603      	mov	r3, r0
 8002a24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <mpu6500_set_gyroscope_range+0x48>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	4814      	ldr	r0, [pc, #80]	@ (8002a84 <mpu6500_set_gyroscope_range+0x94>)
 8002a32:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a34:	2301      	movs	r3, #1
 8002a36:	e020      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002a38:	7bbb      	ldrb	r3, [r7, #14]
 8002a3a:	f023 0318 	bic.w	r3, r3, #24
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002a42:	78fb      	ldrb	r3, [r7, #3]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	b25a      	sxtb	r2, r3
 8002a48:	7bbb      	ldrb	r3, [r7, #14]
 8002a4a:	b25b      	sxtb	r3, r3
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	b25b      	sxtb	r3, r3
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002a54:	f107 020e 	add.w	r2, r7, #14
 8002a58:	2301      	movs	r3, #1
 8002a5a:	211b      	movs	r1, #27
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7fe fad2 	bl	8001006 <a_mpu6500_write>
 8002a62:	4603      	mov	r3, r0
 8002a64:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d005      	beq.n	8002a78 <mpu6500_set_gyroscope_range+0x88>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	4805      	ldr	r0, [pc, #20]	@ (8002a88 <mpu6500_set_gyroscope_range+0x98>)
 8002a72:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	0800ccf0 	.word	0x0800ccf0
 8002a88:	0800cd18 	.word	0x0800cd18

08002a8c <mpu6500_set_gyroscope_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 3
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <mpu6500_set_gyroscope_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e03e      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d001      	beq.n	8002ab0 <mpu6500_set_gyroscope_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002aac:	2303      	movs	r3, #3
 8002aae:	e037      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (choice > 3)                                                                     /* check the choice */
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d905      	bls.n	8002ac2 <mpu6500_set_gyroscope_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 3.\n");                                  /* choice > 3 */
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	481b      	ldr	r0, [pc, #108]	@ (8002b28 <mpu6500_set_gyroscope_choice+0x9c>)
 8002abc:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002abe:	2304      	movs	r3, #4
 8002ac0:	e02e      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002ac2:	f107 020e 	add.w	r2, r7, #14
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	211b      	movs	r1, #27
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fe fa6a 	bl	8000fa4 <a_mpu6500_read>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <mpu6500_set_gyroscope_choice+0x5a>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	4813      	ldr	r0, [pc, #76]	@ (8002b2c <mpu6500_set_gyroscope_choice+0xa0>)
 8002ae0:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e01c      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    prev &= ~(3 << 0);                                                                  /* clear config */
 8002ae6:	7bbb      	ldrb	r3, [r7, #14]
 8002ae8:	f023 0303 	bic.w	r3, r3, #3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 0;                                                                /* set config */
 8002af0:	7bba      	ldrb	r2, [r7, #14]
 8002af2:	78fb      	ldrb	r3, [r7, #3]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002afa:	f107 020e 	add.w	r2, r7, #14
 8002afe:	2301      	movs	r3, #1
 8002b00:	211b      	movs	r1, #27
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7fe fa7f 	bl	8001006 <a_mpu6500_write>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <mpu6500_set_gyroscope_choice+0x92>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b16:	4806      	ldr	r0, [pc, #24]	@ (8002b30 <mpu6500_set_gyroscope_choice+0xa4>)
 8002b18:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    return 0;                                                                           /* success return 0 */
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	0800cd44 	.word	0x0800cd44
 8002b2c:	0800ccf0 	.word	0x0800ccf0
 8002b30:	0800cd18 	.word	0x0800cd18

08002b34 <mpu6500_set_accelerometer_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	70fb      	strb	r3, [r7, #3]
 8002b40:	4613      	mov	r3, r2
 8002b42:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <mpu6500_set_accelerometer_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e043      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d001      	beq.n	8002b5c <mpu6500_set_accelerometer_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e03c      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002b5c:	f107 020e 	add.w	r2, r7, #14
 8002b60:	2301      	movs	r3, #1
 8002b62:	211c      	movs	r1, #28
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7fe fa1d 	bl	8000fa4 <a_mpu6500_read>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <mpu6500_set_accelerometer_test+0x4c>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	4819      	ldr	r0, [pc, #100]	@ (8002be0 <mpu6500_set_accelerometer_test+0xac>)
 8002b7a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e02a      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	2201      	movs	r2, #1
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	b25b      	sxtb	r3, r3
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	b25a      	sxtb	r2, r3
 8002b8e:	7bbb      	ldrb	r3, [r7, #14]
 8002b90:	b25b      	sxtb	r3, r3
 8002b92:	4013      	ands	r3, r2
 8002b94:	b25b      	sxtb	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8002b9a:	78ba      	ldrb	r2, [r7, #2]
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	b25a      	sxtb	r2, r3
 8002ba4:	7bbb      	ldrb	r3, [r7, #14]
 8002ba6:	b25b      	sxtb	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b25b      	sxtb	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002bb0:	f107 020e 	add.w	r2, r7, #14
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	211c      	movs	r1, #28
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7fe fa24 	bl	8001006 <a_mpu6500_write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <mpu6500_set_accelerometer_test+0xa0>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bcc:	4805      	ldr	r0, [pc, #20]	@ (8002be4 <mpu6500_set_accelerometer_test+0xb0>)
 8002bce:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	0800c6a0 	.word	0x0800c6a0
 8002be4:	0800cd5c 	.word	0x0800cd5c

08002be8 <mpu6500_set_accelerometer_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_range(mpu6500_handle_t *handle, mpu6500_accelerometer_range_t range)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <mpu6500_set_accelerometer_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e039      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d001      	beq.n	8002c0c <mpu6500_set_accelerometer_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e032      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002c0c:	f107 020e 	add.w	r2, r7, #14
 8002c10:	2301      	movs	r3, #1
 8002c12:	211c      	movs	r1, #28
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7fe f9c5 	bl	8000fa4 <a_mpu6500_read>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <mpu6500_set_accelerometer_range+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	4814      	ldr	r0, [pc, #80]	@ (8002c7c <mpu6500_set_accelerometer_range+0x94>)
 8002c2a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e020      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002c30:	7bbb      	ldrb	r3, [r7, #14]
 8002c32:	f023 0318 	bic.w	r3, r3, #24
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	b25a      	sxtb	r2, r3
 8002c40:	7bbb      	ldrb	r3, [r7, #14]
 8002c42:	b25b      	sxtb	r3, r3
 8002c44:	4313      	orrs	r3, r2
 8002c46:	b25b      	sxtb	r3, r3
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002c4c:	f107 020e 	add.w	r2, r7, #14
 8002c50:	2301      	movs	r3, #1
 8002c52:	211c      	movs	r1, #28
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7fe f9d6 	bl	8001006 <a_mpu6500_write>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <mpu6500_set_accelerometer_range+0x88>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	4805      	ldr	r0, [pc, #20]	@ (8002c80 <mpu6500_set_accelerometer_range+0x98>)
 8002c6a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	0800c6a0 	.word	0x0800c6a0
 8002c80:	0800cd5c 	.word	0x0800cd5c

08002c84 <mpu6500_set_fifo_1024kb>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_1024kb(mpu6500_handle_t *handle)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <mpu6500_set_fifo_1024kb+0x12>
    {
        return 2;                                                                         /* return error */
 8002c92:	2302      	movs	r3, #2
 8002c94:	e035      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d001      	beq.n	8002ca4 <mpu6500_set_fifo_1024kb+0x20>
    {
        return 3;                                                                         /* return error */
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e02e      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002ca4:	f107 020e 	add.w	r2, r7, #14
 8002ca8:	2301      	movs	r3, #1
 8002caa:	211d      	movs	r1, #29
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7fe f979 	bl	8000fa4 <a_mpu6500_read>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <mpu6500_set_fifo_1024kb+0x44>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc0:	4812      	ldr	r0, [pc, #72]	@ (8002d0c <mpu6500_set_fifo_1024kb+0x88>)
 8002cc2:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e01c      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    prev &= ~(1 << 6);                                                                    /* clear config */
 8002cc8:	7bbb      	ldrb	r3, [r7, #14]
 8002cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	73bb      	strb	r3, [r7, #14]
    prev |= 1 << 6;                                                                       /* set config */
 8002cd2:	7bbb      	ldrb	r3, [r7, #14]
 8002cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002cdc:	f107 020e 	add.w	r2, r7, #14
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	211d      	movs	r1, #29
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7fe f98e 	bl	8001006 <a_mpu6500_write>
 8002cea:	4603      	mov	r3, r0
 8002cec:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <mpu6500_set_fifo_1024kb+0x7c>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	4805      	ldr	r0, [pc, #20]	@ (8002d10 <mpu6500_set_fifo_1024kb+0x8c>)
 8002cfa:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    return 0;                                                                             /* success return 0 */
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	0800cd8c 	.word	0x0800cd8c
 8002d10:	0800cdbc 	.word	0x0800cdbc

08002d14 <mpu6500_set_accelerometer_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 1
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <mpu6500_set_accelerometer_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002d26:	2302      	movs	r3, #2
 8002d28:	e042      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d001      	beq.n	8002d38 <mpu6500_set_accelerometer_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002d34:	2303      	movs	r3, #3
 8002d36:	e03b      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (choice > 1)                                                                     /* check the choice */
 8002d38:	78fb      	ldrb	r3, [r7, #3]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d905      	bls.n	8002d4a <mpu6500_set_accelerometer_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 1.\n");                                  /* choice > 1 */
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	481d      	ldr	r0, [pc, #116]	@ (8002db8 <mpu6500_set_accelerometer_choice+0xa4>)
 8002d44:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002d46:	2304      	movs	r3, #4
 8002d48:	e032      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);       /* read accelerometer config */
 8002d4a:	f107 020e 	add.w	r2, r7, #14
 8002d4e:	2301      	movs	r3, #1
 8002d50:	211d      	movs	r1, #29
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7fe f926 	bl	8000fa4 <a_mpu6500_read>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <mpu6500_set_accelerometer_choice+0x5a>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");          /* read accelerometer 2 config failed */
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	4815      	ldr	r0, [pc, #84]	@ (8002dbc <mpu6500_set_accelerometer_choice+0xa8>)
 8002d68:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e020      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8002d6e:	7bbb      	ldrb	r3, [r7, #14]
 8002d70:	f023 0308 	bic.w	r3, r3, #8
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 3;                                                                /* set config */
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	b25a      	sxtb	r2, r3
 8002d7e:	7bbb      	ldrb	r3, [r7, #14]
 8002d80:	b25b      	sxtb	r3, r3
 8002d82:	4313      	orrs	r3, r2
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);      /* write accelerometer config */
 8002d8a:	f107 020e 	add.w	r2, r7, #14
 8002d8e:	2301      	movs	r3, #1
 8002d90:	211d      	movs	r1, #29
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fe f937 	bl	8001006 <a_mpu6500_write>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d005      	beq.n	8002dae <mpu6500_set_accelerometer_choice+0x9a>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");         /* write accelerometer 2 config failed */
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da6:	4806      	ldr	r0, [pc, #24]	@ (8002dc0 <mpu6500_set_accelerometer_choice+0xac>)
 8002da8:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    return 0;                                                                           /* success return 0 */
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	0800cdec 	.word	0x0800cdec
 8002dbc:	0800cd8c 	.word	0x0800cd8c
 8002dc0:	0800cdbc 	.word	0x0800cdbc

08002dc4 <mpu6500_set_accelerometer_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_low_pass_filter(mpu6500_handle_t *handle, mpu6500_accelerometer_low_pass_filter_t filter)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <mpu6500_set_accelerometer_low_pass_filter+0x16>
    {
        return 2;                                                                         /* return error */
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e035      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d001      	beq.n	8002de8 <mpu6500_set_accelerometer_low_pass_filter+0x24>
    {
        return 3;                                                                         /* return error */
 8002de4:	2303      	movs	r3, #3
 8002de6:	e02e      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002de8:	f107 020e 	add.w	r2, r7, #14
 8002dec:	2301      	movs	r3, #1
 8002dee:	211d      	movs	r1, #29
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7fe f8d7 	bl	8000fa4 <a_mpu6500_read>
 8002df6:	4603      	mov	r3, r0
 8002df8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <mpu6500_set_accelerometer_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	4812      	ldr	r0, [pc, #72]	@ (8002e50 <mpu6500_set_accelerometer_low_pass_filter+0x8c>)
 8002e06:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e01c      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                                  /* clear config */
 8002e0c:	7bbb      	ldrb	r3, [r7, #14]
 8002e0e:	f023 0307 	bic.w	r3, r3, #7
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                                  /* set config */
 8002e16:	7bba      	ldrb	r2, [r7, #14]
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002e20:	f107 020e 	add.w	r2, r7, #14
 8002e24:	2301      	movs	r3, #1
 8002e26:	211d      	movs	r1, #29
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7fe f8ec 	bl	8001006 <a_mpu6500_write>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <mpu6500_set_accelerometer_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	4805      	ldr	r0, [pc, #20]	@ (8002e54 <mpu6500_set_accelerometer_low_pass_filter+0x90>)
 8002e3e:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    return 0;                                                                             /* success return 0 */
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	0800cd8c 	.word	0x0800cd8c
 8002e54:	0800cdbc 	.word	0x0800cdbc

08002e58 <mpu6500_set_low_power_accel_output_rate>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_power_accel_output_rate(mpu6500_handle_t *handle, mpu6500_low_power_accel_output_rate_t rate)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                  /* check handle */
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <mpu6500_set_low_power_accel_output_rate+0x16>
    {
        return 2;                                                                        /* return error */
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e035      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    if (handle->inited != 1)                                                             /* check handle initialization */
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d001      	beq.n	8002e7c <mpu6500_set_low_power_accel_output_rate+0x24>
    {
        return 3;                                                                        /* return error */
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e02e      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);         /* read config */
 8002e7c:	f107 020e 	add.w	r2, r7, #14
 8002e80:	2301      	movs	r3, #1
 8002e82:	211e      	movs	r1, #30
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7fe f88d 	bl	8000fa4 <a_mpu6500_read>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <mpu6500_set_low_power_accel_output_rate+0x48>
    {
        handle->debug_print("mpu6500: read lp accelerometer odr failed.\n");             /* read lp accelerometer odr failed */
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	4812      	ldr	r0, [pc, #72]	@ (8002ee4 <mpu6500_set_low_power_accel_output_rate+0x8c>)
 8002e9a:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e01c      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    prev &= ~(0xF << 0);                                                                 /* clear config */
 8002ea0:	7bbb      	ldrb	r3, [r7, #14]
 8002ea2:	f023 030f 	bic.w	r3, r3, #15
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	73bb      	strb	r3, [r7, #14]
    prev |= rate << 0;                                                                   /* set config */
 8002eaa:	7bba      	ldrb	r2, [r7, #14]
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);        /* write config */
 8002eb4:	f107 020e 	add.w	r2, r7, #14
 8002eb8:	2301      	movs	r3, #1
 8002eba:	211e      	movs	r1, #30
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7fe f8a2 	bl	8001006 <a_mpu6500_write>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <mpu6500_set_low_power_accel_output_rate+0x80>
    {
        handle->debug_print("mpu6500: write lp accelerometer odr failed.\n");            /* write lp accelerometer odr failed */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed0:	4805      	ldr	r0, [pc, #20]	@ (8002ee8 <mpu6500_set_low_power_accel_output_rate+0x90>)
 8002ed2:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    return 0;                                                                            /* success return 0 */
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	0800ce04 	.word	0x0800ce04
 8002ee8:	0800ce30 	.word	0x0800ce30

08002eec <mpu6500_set_wake_on_motion>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_wake_on_motion(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <mpu6500_set_wake_on_motion+0x16>
    {
        return 2;                                                                           /* return error */
 8002efe:	2302      	movs	r3, #2
 8002f00:	e039      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d001      	beq.n	8002f10 <mpu6500_set_wake_on_motion+0x24>
    {
        return 3;                                                                           /* return error */
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e032      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002f10:	f107 020e 	add.w	r2, r7, #14
 8002f14:	2301      	movs	r3, #1
 8002f16:	2169      	movs	r1, #105	@ 0x69
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7fe f843 	bl	8000fa4 <a_mpu6500_read>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <mpu6500_set_wake_on_motion+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	4814      	ldr	r0, [pc, #80]	@ (8002f80 <mpu6500_set_wake_on_motion+0x94>)
 8002f2e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f30:	2301      	movs	r3, #1
 8002f32:	e020      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    prev &= ~(1 << 7);                                                                      /* clear config */
 8002f34:	7bbb      	ldrb	r3, [r7, #14]
 8002f36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 7;                                                                    /* set config */
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	01db      	lsls	r3, r3, #7
 8002f42:	b25a      	sxtb	r2, r3
 8002f44:	7bbb      	ldrb	r3, [r7, #14]
 8002f46:	b25b      	sxtb	r3, r3
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002f50:	f107 020e 	add.w	r2, r7, #14
 8002f54:	2301      	movs	r3, #1
 8002f56:	2169      	movs	r1, #105	@ 0x69
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe f854 	bl	8001006 <a_mpu6500_write>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <mpu6500_set_wake_on_motion+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	4805      	ldr	r0, [pc, #20]	@ (8002f84 <mpu6500_set_wake_on_motion+0x98>)
 8002f6e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	0800ce60 	.word	0x0800ce60
 8002f84:	0800ce8c 	.word	0x0800ce8c

08002f88 <mpu6500_set_accel_compare_with_previous_sample>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accel_compare_with_previous_sample(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	460b      	mov	r3, r1
 8002f92:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <mpu6500_set_accel_compare_with_previous_sample+0x16>
    {
        return 2;                                                                           /* return error */
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e039      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d001      	beq.n	8002fac <mpu6500_set_accel_compare_with_previous_sample+0x24>
    {
        return 3;                                                                           /* return error */
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e032      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002fac:	f107 020e 	add.w	r2, r7, #14
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	2169      	movs	r1, #105	@ 0x69
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7fd fff5 	bl	8000fa4 <a_mpu6500_read>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d005      	beq.n	8002fd0 <mpu6500_set_accel_compare_with_previous_sample+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc8:	4814      	ldr	r0, [pc, #80]	@ (800301c <mpu6500_set_accel_compare_with_previous_sample+0x94>)
 8002fca:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e020      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    prev &= ~(1 << 6);                                                                      /* clear config */
 8002fd0:	7bbb      	ldrb	r3, [r7, #14]
 8002fd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                                    /* set config */
 8002fda:	78fb      	ldrb	r3, [r7, #3]
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	b25a      	sxtb	r2, r3
 8002fe0:	7bbb      	ldrb	r3, [r7, #14]
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002fec:	f107 020e 	add.w	r2, r7, #14
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	2169      	movs	r1, #105	@ 0x69
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7fe f806 	bl	8001006 <a_mpu6500_write>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <mpu6500_set_accel_compare_with_previous_sample+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003008:	4805      	ldr	r0, [pc, #20]	@ (8003020 <mpu6500_set_accel_compare_with_previous_sample+0x98>)
 800300a:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 800300c:	2301      	movs	r3, #1
 800300e:	e000      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	0800ce60 	.word	0x0800ce60
 8003020:	0800ce8c 	.word	0x0800ce8c

08003024 <mpu6500_set_fifo_enable>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_enable(mpu6500_handle_t *handle, mpu6500_fifo_t fifo, mpu6500_bool_t enable)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	70fb      	strb	r3, [r7, #3]
 8003030:	4613      	mov	r3, r2
 8003032:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                             /* check handle */
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <mpu6500_set_fifo_enable+0x1a>
    {
        return 2;                                                                   /* return error */
 800303a:	2302      	movs	r3, #2
 800303c:	e043      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    if (handle->inited != 1)                                                        /* check handle initialization */
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003044:	2b01      	cmp	r3, #1
 8003046:	d001      	beq.n	800304c <mpu6500_set_fifo_enable+0x28>
    {
        return 3;                                                                   /* return error */
 8003048:	2303      	movs	r3, #3
 800304a:	e03c      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);         /* read fifo enable config */
 800304c:	f107 020e 	add.w	r2, r7, #14
 8003050:	2301      	movs	r3, #1
 8003052:	2123      	movs	r1, #35	@ 0x23
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7fd ffa5 	bl	8000fa4 <a_mpu6500_read>
 800305a:	4603      	mov	r3, r0
 800305c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <mpu6500_set_fifo_enable+0x4c>
    {
        handle->debug_print("mpu6500: read fifo enable config failed.\n");          /* read fifo enable config failed */
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003068:	4819      	ldr	r0, [pc, #100]	@ (80030d0 <mpu6500_set_fifo_enable+0xac>)
 800306a:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 800306c:	2301      	movs	r3, #1
 800306e:	e02a      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    prev &= ~(1 << fifo);                                                           /* clear config */
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	2201      	movs	r2, #1
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	b25b      	sxtb	r3, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	b25a      	sxtb	r2, r3
 800307e:	7bbb      	ldrb	r3, [r7, #14]
 8003080:	b25b      	sxtb	r3, r3
 8003082:	4013      	ands	r3, r2
 8003084:	b25b      	sxtb	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	73bb      	strb	r3, [r7, #14]
    prev |= enable << fifo;                                                         /* set config */
 800308a:	78ba      	ldrb	r2, [r7, #2]
 800308c:	78fb      	ldrb	r3, [r7, #3]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	b25a      	sxtb	r2, r3
 8003094:	7bbb      	ldrb	r3, [r7, #14]
 8003096:	b25b      	sxtb	r3, r3
 8003098:	4313      	orrs	r3, r2
 800309a:	b25b      	sxtb	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);        /* write fifo enable config */
 80030a0:	f107 020e 	add.w	r2, r7, #14
 80030a4:	2301      	movs	r3, #1
 80030a6:	2123      	movs	r1, #35	@ 0x23
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7fd ffac 	bl	8001006 <a_mpu6500_write>
 80030ae:	4603      	mov	r3, r0
 80030b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <mpu6500_set_fifo_enable+0xa0>
    {
        handle->debug_print("mpu6500: write fifo enable config failed.\n");         /* write fifo enable config failed */
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030bc:	4805      	ldr	r0, [pc, #20]	@ (80030d4 <mpu6500_set_fifo_enable+0xb0>)
 80030be:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 80030c0:	2301      	movs	r3, #1
 80030c2:	e000      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    
    return 0;                                                                       /* success return 0 */
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	0800ceb8 	.word	0x0800ceb8
 80030d4:	0800cee4 	.word	0x0800cee4

080030d8 <mpu6500_set_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <mpu6500_set_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 80030ea:	2302      	movs	r3, #2
 80030ec:	e039      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d001      	beq.n	80030fc <mpu6500_set_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 80030f8:	2303      	movs	r3, #3
 80030fa:	e032      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80030fc:	f107 020e 	add.w	r2, r7, #14
 8003100:	2301      	movs	r3, #1
 8003102:	2137      	movs	r1, #55	@ 0x37
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7fd ff4d 	bl	8000fa4 <a_mpu6500_read>
 800310a:	4603      	mov	r3, r0
 800310c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <mpu6500_set_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	4814      	ldr	r0, [pc, #80]	@ (800316c <mpu6500_set_interrupt_level+0x94>)
 800311a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800311c:	2301      	movs	r3, #1
 800311e:	e020      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    prev &= ~(1 << 7);                                                                  /* clear config */
 8003120:	7bbb      	ldrb	r3, [r7, #14]
 8003122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003126:	b2db      	uxtb	r3, r3
 8003128:	73bb      	strb	r3, [r7, #14]
    prev |= level << 7;                                                                 /* set config */
 800312a:	78fb      	ldrb	r3, [r7, #3]
 800312c:	01db      	lsls	r3, r3, #7
 800312e:	b25a      	sxtb	r2, r3
 8003130:	7bbb      	ldrb	r3, [r7, #14]
 8003132:	b25b      	sxtb	r3, r3
 8003134:	4313      	orrs	r3, r2
 8003136:	b25b      	sxtb	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800313c:	f107 020e 	add.w	r2, r7, #14
 8003140:	2301      	movs	r3, #1
 8003142:	2137      	movs	r1, #55	@ 0x37
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fd ff5e 	bl	8001006 <a_mpu6500_write>
 800314a:	4603      	mov	r3, r0
 800314c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <mpu6500_set_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003158:	4805      	ldr	r0, [pc, #20]	@ (8003170 <mpu6500_set_interrupt_level+0x98>)
 800315a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	0800cf10 	.word	0x0800cf10
 8003170:	0800cf38 	.word	0x0800cf38

08003174 <mpu6500_set_interrupt_pin_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_pin_type(mpu6500_handle_t *handle, mpu6500_pin_type_t type)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <mpu6500_set_interrupt_pin_type+0x16>
    {
        return 2;                                                                       /* return error */
 8003186:	2302      	movs	r3, #2
 8003188:	e039      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003190:	2b01      	cmp	r3, #1
 8003192:	d001      	beq.n	8003198 <mpu6500_set_interrupt_pin_type+0x24>
    {
        return 3;                                                                       /* return error */
 8003194:	2303      	movs	r3, #3
 8003196:	e032      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003198:	f107 020e 	add.w	r2, r7, #14
 800319c:	2301      	movs	r3, #1
 800319e:	2137      	movs	r1, #55	@ 0x37
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7fd feff 	bl	8000fa4 <a_mpu6500_read>
 80031a6:	4603      	mov	r3, r0
 80031a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <mpu6500_set_interrupt_pin_type+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	4814      	ldr	r0, [pc, #80]	@ (8003208 <mpu6500_set_interrupt_pin_type+0x94>)
 80031b6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031b8:	2301      	movs	r3, #1
 80031ba:	e020      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    prev &= ~(1 << 6);                                                                  /* clear config */
 80031bc:	7bbb      	ldrb	r3, [r7, #14]
 80031be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	73bb      	strb	r3, [r7, #14]
    prev |= type << 6;                                                                  /* set config */
 80031c6:	78fb      	ldrb	r3, [r7, #3]
 80031c8:	019b      	lsls	r3, r3, #6
 80031ca:	b25a      	sxtb	r2, r3
 80031cc:	7bbb      	ldrb	r3, [r7, #14]
 80031ce:	b25b      	sxtb	r3, r3
 80031d0:	4313      	orrs	r3, r2
 80031d2:	b25b      	sxtb	r3, r3
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80031d8:	f107 020e 	add.w	r2, r7, #14
 80031dc:	2301      	movs	r3, #1
 80031de:	2137      	movs	r1, #55	@ 0x37
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7fd ff10 	bl	8001006 <a_mpu6500_write>
 80031e6:	4603      	mov	r3, r0
 80031e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d005      	beq.n	80031fc <mpu6500_set_interrupt_pin_type+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f4:	4805      	ldr	r0, [pc, #20]	@ (800320c <mpu6500_set_interrupt_pin_type+0x98>)
 80031f6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	0800cf10 	.word	0x0800cf10
 800320c:	0800cf38 	.word	0x0800cf38

08003210 <mpu6500_set_interrupt_latch>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_latch(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <mpu6500_set_interrupt_latch+0x16>
    {
        return 2;                                                                       /* return error */
 8003222:	2302      	movs	r3, #2
 8003224:	e03c      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800322c:	2b01      	cmp	r3, #1
 800322e:	d001      	beq.n	8003234 <mpu6500_set_interrupt_latch+0x24>
    {
        return 3;                                                                       /* return error */
 8003230:	2303      	movs	r3, #3
 8003232:	e035      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003234:	f107 020e 	add.w	r2, r7, #14
 8003238:	2301      	movs	r3, #1
 800323a:	2137      	movs	r1, #55	@ 0x37
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7fd feb1 	bl	8000fa4 <a_mpu6500_read>
 8003242:	4603      	mov	r3, r0
 8003244:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003246:	7bfb      	ldrb	r3, [r7, #15]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d005      	beq.n	8003258 <mpu6500_set_interrupt_latch+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003250:	4815      	ldr	r0, [pc, #84]	@ (80032a8 <mpu6500_set_interrupt_latch+0x98>)
 8003252:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003254:	2301      	movs	r3, #1
 8003256:	e023      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    prev &= ~(1 << 5);                                                                  /* clear config */
 8003258:	7bbb      	ldrb	r3, [r7, #14]
 800325a:	f023 0320 	bic.w	r3, r3, #32
 800325e:	b2db      	uxtb	r3, r3
 8003260:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 5;                                                             /* set config */
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <mpu6500_set_interrupt_latch+0x5c>
 8003268:	2220      	movs	r2, #32
 800326a:	e000      	b.n	800326e <mpu6500_set_interrupt_latch+0x5e>
 800326c:	2200      	movs	r2, #0
 800326e:	7bbb      	ldrb	r3, [r7, #14]
 8003270:	b25b      	sxtb	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	b25b      	sxtb	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800327a:	f107 020e 	add.w	r2, r7, #14
 800327e:	2301      	movs	r3, #1
 8003280:	2137      	movs	r1, #55	@ 0x37
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fd febf 	bl	8001006 <a_mpu6500_write>
 8003288:	4603      	mov	r3, r0
 800328a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d005      	beq.n	800329e <mpu6500_set_interrupt_latch+0x8e>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	4805      	ldr	r0, [pc, #20]	@ (80032ac <mpu6500_set_interrupt_latch+0x9c>)
 8003298:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    
    return 0;                                                                           /* success return 0 */
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	0800cf10 	.word	0x0800cf10
 80032ac:	0800cf38 	.word	0x0800cf38

080032b0 <mpu6500_set_interrupt_read_clear>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_read_clear(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	460b      	mov	r3, r1
 80032ba:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <mpu6500_set_interrupt_read_clear+0x16>
    {
        return 2;                                                                       /* return error */
 80032c2:	2302      	movs	r3, #2
 80032c4:	e039      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d001      	beq.n	80032d4 <mpu6500_set_interrupt_read_clear+0x24>
    {
        return 3;                                                                       /* return error */
 80032d0:	2303      	movs	r3, #3
 80032d2:	e032      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80032d4:	f107 020e 	add.w	r2, r7, #14
 80032d8:	2301      	movs	r3, #1
 80032da:	2137      	movs	r1, #55	@ 0x37
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7fd fe61 	bl	8000fa4 <a_mpu6500_read>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d005      	beq.n	80032f8 <mpu6500_set_interrupt_read_clear+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f0:	4814      	ldr	r0, [pc, #80]	@ (8003344 <mpu6500_set_interrupt_read_clear+0x94>)
 80032f2:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80032f4:	2301      	movs	r3, #1
 80032f6:	e020      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    prev &= ~(1 << 4);                                                                  /* clear config */
 80032f8:	7bbb      	ldrb	r3, [r7, #14]
 80032fa:	f023 0310 	bic.w	r3, r3, #16
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                /* set config */
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	b25a      	sxtb	r2, r3
 8003308:	7bbb      	ldrb	r3, [r7, #14]
 800330a:	b25b      	sxtb	r3, r3
 800330c:	4313      	orrs	r3, r2
 800330e:	b25b      	sxtb	r3, r3
 8003310:	b2db      	uxtb	r3, r3
 8003312:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8003314:	f107 020e 	add.w	r2, r7, #14
 8003318:	2301      	movs	r3, #1
 800331a:	2137      	movs	r1, #55	@ 0x37
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7fd fe72 	bl	8001006 <a_mpu6500_write>
 8003322:	4603      	mov	r3, r0
 8003324:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <mpu6500_set_interrupt_read_clear+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	4805      	ldr	r0, [pc, #20]	@ (8003348 <mpu6500_set_interrupt_read_clear+0x98>)
 8003332:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	0800cf10 	.word	0x0800cf10
 8003348:	0800cf38 	.word	0x0800cf38

0800334c <mpu6500_set_fsync_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <mpu6500_set_fsync_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 800335e:	2302      	movs	r3, #2
 8003360:	e039      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003368:	2b01      	cmp	r3, #1
 800336a:	d001      	beq.n	8003370 <mpu6500_set_fsync_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 800336c:	2303      	movs	r3, #3
 800336e:	e032      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003370:	f107 020e 	add.w	r2, r7, #14
 8003374:	2301      	movs	r3, #1
 8003376:	2137      	movs	r1, #55	@ 0x37
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7fd fe13 	bl	8000fa4 <a_mpu6500_read>
 800337e:	4603      	mov	r3, r0
 8003380:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003382:	7bfb      	ldrb	r3, [r7, #15]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <mpu6500_set_fsync_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	4814      	ldr	r0, [pc, #80]	@ (80033e0 <mpu6500_set_fsync_interrupt_level+0x94>)
 800338e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003390:	2301      	movs	r3, #1
 8003392:	e020      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8003394:	7bbb      	ldrb	r3, [r7, #14]
 8003396:	f023 0308 	bic.w	r3, r3, #8
 800339a:	b2db      	uxtb	r3, r3
 800339c:	73bb      	strb	r3, [r7, #14]
    prev |= level << 3;                                                                 /* set config */
 800339e:	78fb      	ldrb	r3, [r7, #3]
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	b25a      	sxtb	r2, r3
 80033a4:	7bbb      	ldrb	r3, [r7, #14]
 80033a6:	b25b      	sxtb	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b25b      	sxtb	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80033b0:	f107 020e 	add.w	r2, r7, #14
 80033b4:	2301      	movs	r3, #1
 80033b6:	2137      	movs	r1, #55	@ 0x37
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7fd fe24 	bl	8001006 <a_mpu6500_write>
 80033be:	4603      	mov	r3, r0
 80033c0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <mpu6500_set_fsync_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033cc:	4805      	ldr	r0, [pc, #20]	@ (80033e4 <mpu6500_set_fsync_interrupt_level+0x98>)
 80033ce:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	0800cf10 	.word	0x0800cf10
 80033e4:	0800cf38 	.word	0x0800cf38

080033e8 <mpu6500_set_fsync_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <mpu6500_set_fsync_interrupt+0x16>
    {
        return 2;                                                                       /* return error */
 80033fa:	2302      	movs	r3, #2
 80033fc:	e039      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003404:	2b01      	cmp	r3, #1
 8003406:	d001      	beq.n	800340c <mpu6500_set_fsync_interrupt+0x24>
    {
        return 3;                                                                       /* return error */
 8003408:	2303      	movs	r3, #3
 800340a:	e032      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 800340c:	f107 020e 	add.w	r2, r7, #14
 8003410:	2301      	movs	r3, #1
 8003412:	2137      	movs	r1, #55	@ 0x37
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f7fd fdc5 	bl	8000fa4 <a_mpu6500_read>
 800341a:	4603      	mov	r3, r0
 800341c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <mpu6500_set_fsync_interrupt+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	4814      	ldr	r0, [pc, #80]	@ (800347c <mpu6500_set_fsync_interrupt+0x94>)
 800342a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800342c:	2301      	movs	r3, #1
 800342e:	e020      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    prev &= ~(1 << 2);                                                                  /* clear config */
 8003430:	7bbb      	ldrb	r3, [r7, #14]
 8003432:	f023 0304 	bic.w	r3, r3, #4
 8003436:	b2db      	uxtb	r3, r3
 8003438:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 2;                                                                /* set config */
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	b25a      	sxtb	r2, r3
 8003440:	7bbb      	ldrb	r3, [r7, #14]
 8003442:	b25b      	sxtb	r3, r3
 8003444:	4313      	orrs	r3, r2
 8003446:	b25b      	sxtb	r3, r3
 8003448:	b2db      	uxtb	r3, r3
 800344a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800344c:	f107 020e 	add.w	r2, r7, #14
 8003450:	2301      	movs	r3, #1
 8003452:	2137      	movs	r1, #55	@ 0x37
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7fd fdd6 	bl	8001006 <a_mpu6500_write>
 800345a:	4603      	mov	r3, r0
 800345c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <mpu6500_set_fsync_interrupt+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	4805      	ldr	r0, [pc, #20]	@ (8003480 <mpu6500_set_fsync_interrupt+0x98>)
 800346a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	0800cf10 	.word	0x0800cf10
 8003480:	0800cf38 	.word	0x0800cf38

08003484 <mpu6500_set_iic_bypass>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_bypass(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <mpu6500_set_iic_bypass+0x16>
    {
        return 2;                                                                       /* return error */
 8003496:	2302      	movs	r3, #2
 8003498:	e039      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d001      	beq.n	80034a8 <mpu6500_set_iic_bypass+0x24>
    {
        return 3;                                                                       /* return error */
 80034a4:	2303      	movs	r3, #3
 80034a6:	e032      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin */
 80034a8:	f107 020e 	add.w	r2, r7, #14
 80034ac:	2301      	movs	r3, #1
 80034ae:	2137      	movs	r1, #55	@ 0x37
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7fd fd77 	bl	8000fa4 <a_mpu6500_read>
 80034b6:	4603      	mov	r3, r0
 80034b8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <mpu6500_set_iic_bypass+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c4:	4814      	ldr	r0, [pc, #80]	@ (8003518 <mpu6500_set_iic_bypass+0x94>)
 80034c6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80034c8:	2301      	movs	r3, #1
 80034ca:	e020      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    prev &= ~(1 << 1);                                                                  /* clear config */
 80034cc:	7bbb      	ldrb	r3, [r7, #14]
 80034ce:	f023 0302 	bic.w	r3, r3, #2
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                /* set config */
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	7bbb      	ldrb	r3, [r7, #14]
 80034de:	b25b      	sxtb	r3, r3
 80034e0:	4313      	orrs	r3, r2
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80034e8:	f107 020e 	add.w	r2, r7, #14
 80034ec:	2301      	movs	r3, #1
 80034ee:	2137      	movs	r1, #55	@ 0x37
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7fd fd88 	bl	8001006 <a_mpu6500_write>
 80034f6:	4603      	mov	r3, r0
 80034f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <mpu6500_set_iic_bypass+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003504:	4805      	ldr	r0, [pc, #20]	@ (800351c <mpu6500_set_iic_bypass+0x98>)
 8003506:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	0800cf10 	.word	0x0800cf10
 800351c:	0800cf38 	.word	0x0800cf38

08003520 <mpu6500_set_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt(mpu6500_handle_t *handle, mpu6500_interrupt_t type, mpu6500_bool_t enable)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	70fb      	strb	r3, [r7, #3]
 800352c:	4613      	mov	r3, r2
 800352e:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <mpu6500_set_interrupt+0x1a>
    {
        return 2;                                                                       /* return error */
 8003536:	2302      	movs	r3, #2
 8003538:	e043      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <mpu6500_set_interrupt+0x28>
    {
        return 3;                                                                       /* return error */
 8003544:	2303      	movs	r3, #3
 8003546:	e03c      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);          /* read interrupt enable */
 8003548:	f107 020e 	add.w	r2, r7, #14
 800354c:	2301      	movs	r3, #1
 800354e:	2138      	movs	r1, #56	@ 0x38
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7fd fd27 	bl	8000fa4 <a_mpu6500_read>
 8003556:	4603      	mov	r3, r0
 8003558:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <mpu6500_set_interrupt+0x4c>
    {
        handle->debug_print("mpu6500: read interrupt enable failed.\n");                /* read interrupt enable failed */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	4819      	ldr	r0, [pc, #100]	@ (80035cc <mpu6500_set_interrupt+0xac>)
 8003566:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003568:	2301      	movs	r3, #1
 800356a:	e02a      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    prev &= ~(1 << type);                                                               /* clear config */
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	2201      	movs	r2, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	b25b      	sxtb	r3, r3
 8003576:	43db      	mvns	r3, r3
 8003578:	b25a      	sxtb	r2, r3
 800357a:	7bbb      	ldrb	r3, [r7, #14]
 800357c:	b25b      	sxtb	r3, r3
 800357e:	4013      	ands	r3, r2
 8003580:	b25b      	sxtb	r3, r3
 8003582:	b2db      	uxtb	r3, r3
 8003584:	73bb      	strb	r3, [r7, #14]
    prev |= enable << type;                                                             /* set config */
 8003586:	78ba      	ldrb	r2, [r7, #2]
 8003588:	78fb      	ldrb	r3, [r7, #3]
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	b25a      	sxtb	r2, r3
 8003590:	7bbb      	ldrb	r3, [r7, #14]
 8003592:	b25b      	sxtb	r3, r3
 8003594:	4313      	orrs	r3, r2
 8003596:	b25b      	sxtb	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);         /* write interrupt enable */
 800359c:	f107 020e 	add.w	r2, r7, #14
 80035a0:	2301      	movs	r3, #1
 80035a2:	2138      	movs	r1, #56	@ 0x38
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7fd fd2e 	bl	8001006 <a_mpu6500_write>
 80035aa:	4603      	mov	r3, r0
 80035ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <mpu6500_set_interrupt+0xa0>
    {
        handle->debug_print("mpu6500: write interrupt enable failed.\n");               /* write interrupt enable failed */
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b8:	4805      	ldr	r0, [pc, #20]	@ (80035d0 <mpu6500_set_interrupt+0xb0>)
 80035ba:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80035bc:	2301      	movs	r3, #1
 80035be:	e000      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	0800cf60 	.word	0x0800cf60
 80035d0:	0800cf88 	.word	0x0800cf88

080035d4 <mpu6500_basic_init>:
 *            - 0 success
 *            - 1 init failed
 * @note      spi can't read magnetometer data
 */
uint8_t mpu6500_basic_init(mpu6500_interface_t interface, mpu6500_address_t addr_pin)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	460a      	mov	r2, r1
 80035de:	71fb      	strb	r3, [r7, #7]
 80035e0:	4613      	mov	r3, r2
 80035e2:	71bb      	strb	r3, [r7, #6]
    uint8_t res;
    
    /* link interface function */
    DRIVER_MPU6500_LINK_INIT(&gs_handle, mpu6500_handle_t);
 80035e4:	f44f 6288 	mov.w	r2, #1088	@ 0x440
 80035e8:	2100      	movs	r1, #0
 80035ea:	48a4      	ldr	r0, [pc, #656]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035ec:	f008 fd5d 	bl	800c0aa <memset>
    DRIVER_MPU6500_LINK_IIC_INIT(&gs_handle, mpu6500_interface_iic_init);
 80035f0:	4ba2      	ldr	r3, [pc, #648]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035f2:	4aa3      	ldr	r2, [pc, #652]	@ (8003880 <mpu6500_basic_init+0x2ac>)
 80035f4:	605a      	str	r2, [r3, #4]
    DRIVER_MPU6500_LINK_IIC_DEINIT(&gs_handle, mpu6500_interface_iic_deinit);
 80035f6:	4ba1      	ldr	r3, [pc, #644]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035f8:	4aa2      	ldr	r2, [pc, #648]	@ (8003884 <mpu6500_basic_init+0x2b0>)
 80035fa:	609a      	str	r2, [r3, #8]
    DRIVER_MPU6500_LINK_IIC_READ(&gs_handle, mpu6500_interface_iic_read);
 80035fc:	4b9f      	ldr	r3, [pc, #636]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035fe:	4aa2      	ldr	r2, [pc, #648]	@ (8003888 <mpu6500_basic_init+0x2b4>)
 8003600:	60da      	str	r2, [r3, #12]
    DRIVER_MPU6500_LINK_IIC_WRITE(&gs_handle, mpu6500_interface_iic_write);
 8003602:	4b9e      	ldr	r3, [pc, #632]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003604:	4aa1      	ldr	r2, [pc, #644]	@ (800388c <mpu6500_basic_init+0x2b8>)
 8003606:	611a      	str	r2, [r3, #16]
    DRIVER_MPU6500_LINK_SPI_INIT(&gs_handle, mpu6500_interface_spi_init);
 8003608:	4b9c      	ldr	r3, [pc, #624]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800360a:	4aa1      	ldr	r2, [pc, #644]	@ (8003890 <mpu6500_basic_init+0x2bc>)
 800360c:	615a      	str	r2, [r3, #20]
    DRIVER_MPU6500_LINK_SPI_DEINIT(&gs_handle, mpu6500_interface_spi_deinit);
 800360e:	4b9b      	ldr	r3, [pc, #620]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003610:	4aa0      	ldr	r2, [pc, #640]	@ (8003894 <mpu6500_basic_init+0x2c0>)
 8003612:	619a      	str	r2, [r3, #24]
    DRIVER_MPU6500_LINK_SPI_READ(&gs_handle, mpu6500_interface_spi_read);
 8003614:	4b99      	ldr	r3, [pc, #612]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003616:	4aa0      	ldr	r2, [pc, #640]	@ (8003898 <mpu6500_basic_init+0x2c4>)
 8003618:	61da      	str	r2, [r3, #28]
    DRIVER_MPU6500_LINK_SPI_WRITE(&gs_handle, mpu6500_interface_spi_write);
 800361a:	4b98      	ldr	r3, [pc, #608]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800361c:	4a9f      	ldr	r2, [pc, #636]	@ (800389c <mpu6500_basic_init+0x2c8>)
 800361e:	621a      	str	r2, [r3, #32]
    DRIVER_MPU6500_LINK_DELAY_MS(&gs_handle, mpu6500_interface_delay_ms);
 8003620:	4b96      	ldr	r3, [pc, #600]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003622:	4a9f      	ldr	r2, [pc, #636]	@ (80038a0 <mpu6500_basic_init+0x2cc>)
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24
    DRIVER_MPU6500_LINK_DEBUG_PRINT(&gs_handle, mpu6500_interface_debug_print);
 8003626:	4b95      	ldr	r3, [pc, #596]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003628:	4a9e      	ldr	r2, [pc, #632]	@ (80038a4 <mpu6500_basic_init+0x2d0>)
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
    DRIVER_MPU6500_LINK_RECEIVE_CALLBACK(&gs_handle, mpu6500_interface_receive_callback);
 800362c:	4b93      	ldr	r3, [pc, #588]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800362e:	4a9e      	ldr	r2, [pc, #632]	@ (80038a8 <mpu6500_basic_init+0x2d4>)
 8003630:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* set the interface */
    res = mpu6500_set_interface(&gs_handle, interface);
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	4619      	mov	r1, r3
 8003636:	4891      	ldr	r0, [pc, #580]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003638:	f7fd fd36 	bl	80010a8 <mpu6500_set_interface>
 800363c:	4603      	mov	r3, r0
 800363e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <mpu6500_basic_init+0x7c>
    {
        mpu6500_interface_debug_print("mpu6500: set interface failed.\n");
 8003646:	4899      	ldr	r0, [pc, #612]	@ (80038ac <mpu6500_basic_init+0x2d8>)
 8003648:	f002 fbc1 	bl	8005dce <mpu6500_interface_debug_print>
       
        return 1;
 800364c:	2301      	movs	r3, #1
 800364e:	e3ce      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the addr pin */
    res = mpu6500_set_addr_pin(&gs_handle, addr_pin);
 8003650:	79bb      	ldrb	r3, [r7, #6]
 8003652:	4619      	mov	r1, r3
 8003654:	4889      	ldr	r0, [pc, #548]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003656:	f7fd fd3d 	bl	80010d4 <mpu6500_set_addr_pin>
 800365a:	4603      	mov	r3, r0
 800365c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <mpu6500_basic_init+0x9a>
    {
        mpu6500_interface_debug_print("mpu6500: set addr pin failed.\n");
 8003664:	4892      	ldr	r0, [pc, #584]	@ (80038b0 <mpu6500_basic_init+0x2dc>)
 8003666:	f002 fbb2 	bl	8005dce <mpu6500_interface_debug_print>
       
        return 1;
 800366a:	2301      	movs	r3, #1
 800366c:	e3bf      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* init */
    res = mpu6500_init(&gs_handle);
 800366e:	4883      	ldr	r0, [pc, #524]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003670:	f7fd fd46 	bl	8001100 <mpu6500_init>
 8003674:	4603      	mov	r3, r0
 8003676:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003678:	7bfb      	ldrb	r3, [r7, #15]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <mpu6500_basic_init+0xb4>
    {
        mpu6500_interface_debug_print("mpu6500: init failed.\n");
 800367e:	488d      	ldr	r0, [pc, #564]	@ (80038b4 <mpu6500_basic_init+0x2e0>)
 8003680:	f002 fba5 	bl	8005dce <mpu6500_interface_debug_print>
       
        return 1;
 8003684:	2301      	movs	r3, #1
 8003686:	e3b2      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* delay 100 ms */
    mpu6500_interface_delay_ms(100);
 8003688:	2064      	movs	r0, #100	@ 0x64
 800368a:	f002 fb95 	bl	8005db8 <mpu6500_interface_delay_ms>
    
    /* disable sleep */
    res = mpu6500_set_sleep(&gs_handle, MPU6500_BOOL_FALSE);
 800368e:	2100      	movs	r1, #0
 8003690:	487a      	ldr	r0, [pc, #488]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003692:	f7fe ff4d 	bl	8002530 <mpu6500_set_sleep>
 8003696:	4603      	mov	r3, r0
 8003698:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d007      	beq.n	80036b0 <mpu6500_basic_init+0xdc>
    {
        mpu6500_interface_debug_print("mpu6500: set sleep failed.\n");
 80036a0:	4885      	ldr	r0, [pc, #532]	@ (80038b8 <mpu6500_basic_init+0x2e4>)
 80036a2:	f002 fb94 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036a6:	4875      	ldr	r0, [pc, #468]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036a8:	f7fd fe56 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e39e      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* if spi interface, disable iic interface */
    if (interface == MPU6500_INTERFACE_SPI)
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d110      	bne.n	80036d8 <mpu6500_basic_init+0x104>
    {
        /* disable iic */
        res = mpu6500_set_disable_iic_slave(&gs_handle, MPU6500_BOOL_TRUE);
 80036b6:	2101      	movs	r1, #1
 80036b8:	4870      	ldr	r0, [pc, #448]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036ba:	f7fe fe03 	bl	80022c4 <mpu6500_set_disable_iic_slave>
 80036be:	4603      	mov	r3, r0
 80036c0:	73fb      	strb	r3, [r7, #15]
        if (res != 0)
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d007      	beq.n	80036d8 <mpu6500_basic_init+0x104>
        {
            mpu6500_interface_debug_print("mpu6500: set disable iic slave failed.\n");
 80036c8:	487c      	ldr	r0, [pc, #496]	@ (80038bc <mpu6500_basic_init+0x2e8>)
 80036ca:	f002 fb80 	bl	8005dce <mpu6500_interface_debug_print>
            (void)mpu6500_deinit(&gs_handle);
 80036ce:	486b      	ldr	r0, [pc, #428]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036d0:	f7fd fe42 	bl	8001358 <mpu6500_deinit>
           
            return 1;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e38a      	b.n	8003dee <mpu6500_basic_init+0x81a>
        }
    }
    
    /* set fifo 1024kb */
    res = mpu6500_set_fifo_1024kb(&gs_handle);
 80036d8:	4868      	ldr	r0, [pc, #416]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036da:	f7ff fad3 	bl	8002c84 <mpu6500_set_fifo_1024kb>
 80036de:	4603      	mov	r3, r0
 80036e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <mpu6500_basic_init+0x124>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo 1024kb failed.\n");
 80036e8:	4875      	ldr	r0, [pc, #468]	@ (80038c0 <mpu6500_basic_init+0x2ec>)
 80036ea:	f002 fb70 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036ee:	4863      	ldr	r0, [pc, #396]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036f0:	f7fd fe32 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e37a      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default clock source */
    res = mpu6500_set_clock_source(&gs_handle, MPU6500_BASIC_DEFAULT_CLOCK_SOURCE);
 80036f8:	2101      	movs	r1, #1
 80036fa:	4860      	ldr	r0, [pc, #384]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036fc:	f7fe fe30 	bl	8002360 <mpu6500_set_clock_source>
 8003700:	4603      	mov	r3, r0
 8003702:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003704:	7bfb      	ldrb	r3, [r7, #15]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <mpu6500_basic_init+0x146>
    {
        mpu6500_interface_debug_print("mpu6500: set clock source failed.\n");
 800370a:	486e      	ldr	r0, [pc, #440]	@ (80038c4 <mpu6500_basic_init+0x2f0>)
 800370c:	f002 fb5f 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003710:	485a      	ldr	r0, [pc, #360]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003712:	f7fd fe21 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003716:	2301      	movs	r3, #1
 8003718:	e369      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default rate */
    res = mpu6500_set_sample_rate_divider(&gs_handle, (1000 / MPU6500_BASIC_DEFAULT_RATE) - 1);
 800371a:	2113      	movs	r1, #19
 800371c:	4857      	ldr	r0, [pc, #348]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800371e:	f7fe fffd 	bl	800271c <mpu6500_set_sample_rate_divider>
 8003722:	4603      	mov	r3, r0
 8003724:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003726:	7bfb      	ldrb	r3, [r7, #15]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d007      	beq.n	800373c <mpu6500_basic_init+0x168>
    {
        mpu6500_interface_debug_print("mpu6500: set sample rate divider failed.\n");
 800372c:	4866      	ldr	r0, [pc, #408]	@ (80038c8 <mpu6500_basic_init+0x2f4>)
 800372e:	f002 fb4e 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003732:	4852      	ldr	r0, [pc, #328]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003734:	f7fd fe10 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003738:	2301      	movs	r3, #1
 800373a:	e358      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable temperature sensor */
    res = mpu6500_set_ptat(&gs_handle, MPU6500_BOOL_TRUE);
 800373c:	2101      	movs	r1, #1
 800373e:	484f      	ldr	r0, [pc, #316]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003740:	f7fe fe58 	bl	80023f4 <mpu6500_set_ptat>
 8003744:	4603      	mov	r3, r0
 8003746:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d007      	beq.n	800375e <mpu6500_basic_init+0x18a>
    {
        mpu6500_interface_debug_print("mpu6500: set ptat failed.\n");
 800374e:	485f      	ldr	r0, [pc, #380]	@ (80038cc <mpu6500_basic_init+0x2f8>)
 8003750:	f002 fb3d 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003754:	4849      	ldr	r0, [pc, #292]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003756:	f7fd fdff 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800375a:	2301      	movs	r3, #1
 800375c:	e347      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default cycle wake up */
    res = mpu6500_set_cycle_wake_up(&gs_handle, MPU6500_BASIC_DEFAULT_CYCLE_WAKE_UP);
 800375e:	2100      	movs	r1, #0
 8003760:	4846      	ldr	r0, [pc, #280]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003762:	f7fe fe97 	bl	8002494 <mpu6500_set_cycle_wake_up>
 8003766:	4603      	mov	r3, r0
 8003768:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <mpu6500_basic_init+0x1ac>
    {
        mpu6500_interface_debug_print("mpu6500: set cycle wake up failed.\n");
 8003770:	4857      	ldr	r0, [pc, #348]	@ (80038d0 <mpu6500_basic_init+0x2fc>)
 8003772:	f002 fb2c 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003776:	4841      	ldr	r0, [pc, #260]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003778:	f7fd fdee 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800377c:	2301      	movs	r3, #1
 800377e:	e336      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_X, MPU6500_BOOL_FALSE);
 8003780:	2200      	movs	r2, #0
 8003782:	2105      	movs	r1, #5
 8003784:	483d      	ldr	r0, [pc, #244]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003786:	f7fe ff6f 	bl	8002668 <mpu6500_set_standby_mode>
 800378a:	4603      	mov	r3, r0
 800378c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <mpu6500_basic_init+0x1d0>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003794:	484f      	ldr	r0, [pc, #316]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003796:	f002 fb1a 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800379a:	4838      	ldr	r0, [pc, #224]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800379c:	f7fd fddc 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e324      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Y, MPU6500_BOOL_FALSE);
 80037a4:	2200      	movs	r2, #0
 80037a6:	2104      	movs	r1, #4
 80037a8:	4834      	ldr	r0, [pc, #208]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037aa:	f7fe ff5d 	bl	8002668 <mpu6500_set_standby_mode>
 80037ae:	4603      	mov	r3, r0
 80037b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d007      	beq.n	80037c8 <mpu6500_basic_init+0x1f4>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037b8:	4846      	ldr	r0, [pc, #280]	@ (80038d4 <mpu6500_basic_init+0x300>)
 80037ba:	f002 fb08 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037be:	482f      	ldr	r0, [pc, #188]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037c0:	f7fd fdca 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e312      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Z, MPU6500_BOOL_FALSE);
 80037c8:	2200      	movs	r2, #0
 80037ca:	2103      	movs	r1, #3
 80037cc:	482b      	ldr	r0, [pc, #172]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037ce:	f7fe ff4b 	bl	8002668 <mpu6500_set_standby_mode>
 80037d2:	4603      	mov	r3, r0
 80037d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d007      	beq.n	80037ec <mpu6500_basic_init+0x218>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037dc:	483d      	ldr	r0, [pc, #244]	@ (80038d4 <mpu6500_basic_init+0x300>)
 80037de:	f002 faf6 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037e2:	4826      	ldr	r0, [pc, #152]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037e4:	f7fd fdb8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e300      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_X, MPU6500_BOOL_FALSE);
 80037ec:	2200      	movs	r2, #0
 80037ee:	2102      	movs	r1, #2
 80037f0:	4822      	ldr	r0, [pc, #136]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037f2:	f7fe ff39 	bl	8002668 <mpu6500_set_standby_mode>
 80037f6:	4603      	mov	r3, r0
 80037f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d007      	beq.n	8003810 <mpu6500_basic_init+0x23c>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003800:	4834      	ldr	r0, [pc, #208]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003802:	f002 fae4 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003806:	481d      	ldr	r0, [pc, #116]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003808:	f7fd fda6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800380c:	2301      	movs	r3, #1
 800380e:	e2ee      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Y, MPU6500_BOOL_FALSE);
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	4819      	ldr	r0, [pc, #100]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003816:	f7fe ff27 	bl	8002668 <mpu6500_set_standby_mode>
 800381a:	4603      	mov	r3, r0
 800381c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <mpu6500_basic_init+0x260>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003824:	482b      	ldr	r0, [pc, #172]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003826:	f002 fad2 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800382a:	4814      	ldr	r0, [pc, #80]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800382c:	f7fd fd94 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003830:	2301      	movs	r3, #1
 8003832:	e2dc      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Z, MPU6500_BOOL_FALSE);
 8003834:	2200      	movs	r2, #0
 8003836:	2100      	movs	r1, #0
 8003838:	4810      	ldr	r0, [pc, #64]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800383a:	f7fe ff15 	bl	8002668 <mpu6500_set_standby_mode>
 800383e:	4603      	mov	r3, r0
 8003840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <mpu6500_basic_init+0x284>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003848:	4822      	ldr	r0, [pc, #136]	@ (80038d4 <mpu6500_basic_init+0x300>)
 800384a:	f002 fac0 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800384e:	480b      	ldr	r0, [pc, #44]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003850:	f7fd fd82 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003854:	2301      	movs	r3, #1
 8003856:	e2ca      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope x test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8003858:	2200      	movs	r2, #0
 800385a:	2107      	movs	r1, #7
 800385c:	4807      	ldr	r0, [pc, #28]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800385e:	f7ff f86d 	bl	800293c <mpu6500_set_gyroscope_test>
 8003862:	4603      	mov	r3, r0
 8003864:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d037      	beq.n	80038dc <mpu6500_basic_init+0x308>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 800386c:	481a      	ldr	r0, [pc, #104]	@ (80038d8 <mpu6500_basic_init+0x304>)
 800386e:	f002 faae 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003872:	4802      	ldr	r0, [pc, #8]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003874:	f7fd fd70 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003878:	2301      	movs	r3, #1
 800387a:	e2b8      	b.n	8003dee <mpu6500_basic_init+0x81a>
 800387c:	200000b4 	.word	0x200000b4
 8003880:	08005bf7 	.word	0x08005bf7
 8003884:	08005c07 	.word	0x08005c07
 8003888:	08005c17 	.word	0x08005c17
 800388c:	08005c3b 	.word	0x08005c3b
 8003890:	08005c61 	.word	0x08005c61
 8003894:	08005ca1 	.word	0x08005ca1
 8003898:	08005cb1 	.word	0x08005cb1
 800389c:	08005d35 	.word	0x08005d35
 80038a0:	08005db9 	.word	0x08005db9
 80038a4:	08005dcf 	.word	0x08005dcf
 80038a8:	08005de1 	.word	0x08005de1
 80038ac:	0800dafc 	.word	0x0800dafc
 80038b0:	0800db1c 	.word	0x0800db1c
 80038b4:	0800db3c 	.word	0x0800db3c
 80038b8:	0800db54 	.word	0x0800db54
 80038bc:	0800db70 	.word	0x0800db70
 80038c0:	0800db98 	.word	0x0800db98
 80038c4:	0800dbbc 	.word	0x0800dbbc
 80038c8:	0800dbe0 	.word	0x0800dbe0
 80038cc:	0800dc0c 	.word	0x0800dc0c
 80038d0:	0800dc28 	.word	0x0800dc28
 80038d4:	0800dc4c 	.word	0x0800dc4c
 80038d8:	0800dc70 	.word	0x0800dc70
    }
    
    /* disable gyroscope y test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 80038dc:	2200      	movs	r2, #0
 80038de:	2106      	movs	r1, #6
 80038e0:	48b0      	ldr	r0, [pc, #704]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80038e2:	f7ff f82b 	bl	800293c <mpu6500_set_gyroscope_test>
 80038e6:	4603      	mov	r3, r0
 80038e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <mpu6500_basic_init+0x32c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 80038f0:	48ad      	ldr	r0, [pc, #692]	@ (8003ba8 <mpu6500_basic_init+0x5d4>)
 80038f2:	f002 fa6c 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80038f6:	48ab      	ldr	r0, [pc, #684]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80038f8:	f7fd fd2e 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e276      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope z test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 8003900:	2200      	movs	r2, #0
 8003902:	2105      	movs	r1, #5
 8003904:	48a7      	ldr	r0, [pc, #668]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003906:	f7ff f819 	bl	800293c <mpu6500_set_gyroscope_test>
 800390a:	4603      	mov	r3, r0
 800390c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <mpu6500_basic_init+0x350>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8003914:	48a4      	ldr	r0, [pc, #656]	@ (8003ba8 <mpu6500_basic_init+0x5d4>)
 8003916:	f002 fa5a 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800391a:	48a2      	ldr	r0, [pc, #648]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800391c:	f7fd fd1c 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003920:	2301      	movs	r3, #1
 8003922:	e264      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer x test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8003924:	2200      	movs	r2, #0
 8003926:	2107      	movs	r1, #7
 8003928:	489e      	ldr	r0, [pc, #632]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800392a:	f7ff f903 	bl	8002b34 <mpu6500_set_accelerometer_test>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <mpu6500_basic_init+0x374>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003938:	489c      	ldr	r0, [pc, #624]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 800393a:	f002 fa48 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800393e:	4899      	ldr	r0, [pc, #612]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003940:	f7fd fd0a 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003944:	2301      	movs	r3, #1
 8003946:	e252      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer y test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 8003948:	2200      	movs	r2, #0
 800394a:	2106      	movs	r1, #6
 800394c:	4895      	ldr	r0, [pc, #596]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800394e:	f7ff f8f1 	bl	8002b34 <mpu6500_set_accelerometer_test>
 8003952:	4603      	mov	r3, r0
 8003954:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <mpu6500_basic_init+0x398>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 800395c:	4893      	ldr	r0, [pc, #588]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 800395e:	f002 fa36 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003962:	4890      	ldr	r0, [pc, #576]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003964:	f7fd fcf8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003968:	2301      	movs	r3, #1
 800396a:	e240      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer z test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 800396c:	2200      	movs	r2, #0
 800396e:	2105      	movs	r1, #5
 8003970:	488c      	ldr	r0, [pc, #560]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003972:	f7ff f8df 	bl	8002b34 <mpu6500_set_accelerometer_test>
 8003976:	4603      	mov	r3, r0
 8003978:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <mpu6500_basic_init+0x3bc>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003980:	488a      	ldr	r0, [pc, #552]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 8003982:	f002 fa24 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003986:	4887      	ldr	r0, [pc, #540]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003988:	f7fd fce6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800398c:	2301      	movs	r3, #1
 800398e:	e22e      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable fifo */
    res = mpu6500_set_fifo(&gs_handle, MPU6500_BOOL_FALSE);
 8003990:	2100      	movs	r1, #0
 8003992:	4884      	ldr	r0, [pc, #528]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003994:	f7fe fbfa 	bl	800218c <mpu6500_set_fifo>
 8003998:	4603      	mov	r3, r0
 800399a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <mpu6500_basic_init+0x3de>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo failed.\n");
 80039a2:	4883      	ldr	r0, [pc, #524]	@ (8003bb0 <mpu6500_basic_init+0x5dc>)
 80039a4:	f002 fa13 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039a8:	487e      	ldr	r0, [pc, #504]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039aa:	f7fd fcd5 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e21d      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable temp fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_TEMP, MPU6500_BOOL_FALSE);
 80039b2:	2200      	movs	r2, #0
 80039b4:	2107      	movs	r1, #7
 80039b6:	487b      	ldr	r0, [pc, #492]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039b8:	f7ff fb34 	bl	8003024 <mpu6500_set_fifo_enable>
 80039bc:	4603      	mov	r3, r0
 80039be:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d007      	beq.n	80039d6 <mpu6500_basic_init+0x402>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039c6:	487b      	ldr	r0, [pc, #492]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 80039c8:	f002 fa01 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039cc:	4875      	ldr	r0, [pc, #468]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039ce:	f7fd fcc3 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e20b      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable xg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_XG, MPU6500_BOOL_FALSE);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2106      	movs	r1, #6
 80039da:	4872      	ldr	r0, [pc, #456]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039dc:	f7ff fb22 	bl	8003024 <mpu6500_set_fifo_enable>
 80039e0:	4603      	mov	r3, r0
 80039e2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d007      	beq.n	80039fa <mpu6500_basic_init+0x426>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039ea:	4872      	ldr	r0, [pc, #456]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 80039ec:	f002 f9ef 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039f0:	486c      	ldr	r0, [pc, #432]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039f2:	f7fd fcb1 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e1f9      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable yg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_YG, MPU6500_BOOL_FALSE);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2105      	movs	r1, #5
 80039fe:	4869      	ldr	r0, [pc, #420]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a00:	f7ff fb10 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a04:	4603      	mov	r3, r0
 8003a06:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d007      	beq.n	8003a1e <mpu6500_basic_init+0x44a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a0e:	4869      	ldr	r0, [pc, #420]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a10:	f002 f9dd 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a14:	4863      	ldr	r0, [pc, #396]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a16:	f7fd fc9f 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e1e7      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable zg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ZG, MPU6500_BOOL_FALSE);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2104      	movs	r1, #4
 8003a22:	4860      	ldr	r0, [pc, #384]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a24:	f7ff fafe 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <mpu6500_basic_init+0x46e>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a32:	4860      	ldr	r0, [pc, #384]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a34:	f002 f9cb 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a38:	485a      	ldr	r0, [pc, #360]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a3a:	f7fd fc8d 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e1d5      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accel fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ACCEL, MPU6500_BOOL_FALSE);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2103      	movs	r1, #3
 8003a46:	4857      	ldr	r0, [pc, #348]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a48:	f7ff faec 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <mpu6500_basic_init+0x492>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a56:	4857      	ldr	r0, [pc, #348]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a58:	f002 f9b9 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a5c:	4851      	ldr	r0, [pc, #324]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a5e:	f7fd fc7b 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e1c3      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt level */
    res = mpu6500_set_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_LEVEL);
 8003a66:	2101      	movs	r1, #1
 8003a68:	484e      	ldr	r0, [pc, #312]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a6a:	f7ff fb35 	bl	80030d8 <mpu6500_set_interrupt_level>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <mpu6500_basic_init+0x4b4>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt level failed.\n");
 8003a78:	484f      	ldr	r0, [pc, #316]	@ (8003bb8 <mpu6500_basic_init+0x5e4>)
 8003a7a:	f002 f9a8 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a7e:	4849      	ldr	r0, [pc, #292]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a80:	f7fd fc6a 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e1b2      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default pin type */
    res = mpu6500_set_interrupt_pin_type(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_TYPE);
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4846      	ldr	r0, [pc, #280]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a8c:	f7ff fb72 	bl	8003174 <mpu6500_set_interrupt_pin_type>
 8003a90:	4603      	mov	r3, r0
 8003a92:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d007      	beq.n	8003aaa <mpu6500_basic_init+0x4d6>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt pin type failed.\n");
 8003a9a:	4848      	ldr	r0, [pc, #288]	@ (8003bbc <mpu6500_basic_init+0x5e8>)
 8003a9c:	f002 f997 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003aa0:	4840      	ldr	r0, [pc, #256]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003aa2:	f7fd fc59 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e1a1      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default motion interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_MOTION, MPU6500_BASIC_DEFAULT_INTERRUPT_MOTION);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2106      	movs	r1, #6
 8003aae:	483d      	ldr	r0, [pc, #244]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ab0:	f7ff fd36 	bl	8003520 <mpu6500_set_interrupt>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <mpu6500_basic_init+0x4fa>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003abe:	4840      	ldr	r0, [pc, #256]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003ac0:	f002 f985 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ac4:	4837      	ldr	r0, [pc, #220]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ac6:	f7fd fc47 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e18f      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo overflow interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FIFO_OVERFLOW, MPU6500_BASIC_DEFAULT_INTERRUPT_FIFO_OVERFLOW);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2104      	movs	r1, #4
 8003ad2:	4834      	ldr	r0, [pc, #208]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ad4:	f7ff fd24 	bl	8003520 <mpu6500_set_interrupt>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <mpu6500_basic_init+0x51e>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003ae2:	4837      	ldr	r0, [pc, #220]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003ae4:	f002 f973 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ae8:	482e      	ldr	r0, [pc, #184]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003aea:	f7fd fc35 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e17d      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default dmp interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DMP, MPU6500_BASIC_DEFAULT_INTERRUPT_DMP);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2101      	movs	r1, #1
 8003af6:	482b      	ldr	r0, [pc, #172]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003af8:	f7ff fd12 	bl	8003520 <mpu6500_set_interrupt>
 8003afc:	4603      	mov	r3, r0
 8003afe:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <mpu6500_basic_init+0x542>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b06:	482e      	ldr	r0, [pc, #184]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b08:	f002 f961 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b0c:	4825      	ldr	r0, [pc, #148]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b0e:	f7fd fc23 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e16b      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync int interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FSYNC_INT, MPU6500_BASIC_DEFAULT_INTERRUPT_FSYNC_INT);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2103      	movs	r1, #3
 8003b1a:	4822      	ldr	r0, [pc, #136]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b1c:	f7ff fd00 	bl	8003520 <mpu6500_set_interrupt>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <mpu6500_basic_init+0x566>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b2a:	4825      	ldr	r0, [pc, #148]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b2c:	f002 f94f 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b30:	481c      	ldr	r0, [pc, #112]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b32:	f7fd fc11 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e159      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default data ready interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DATA_READY, MPU6500_BASIC_DEFAULT_INTERRUPT_DATA_READY);
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4819      	ldr	r0, [pc, #100]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b40:	f7ff fcee 	bl	8003520 <mpu6500_set_interrupt>
 8003b44:	4603      	mov	r3, r0
 8003b46:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <mpu6500_basic_init+0x58a>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b4e:	481c      	ldr	r0, [pc, #112]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b50:	f002 f93d 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b54:	4813      	ldr	r0, [pc, #76]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b56:	f7fd fbff 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e147      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt latch */
    res = mpu6500_set_interrupt_latch(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_LATCH);
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4810      	ldr	r0, [pc, #64]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b62:	f7ff fb55 	bl	8003210 <mpu6500_set_interrupt_latch>
 8003b66:	4603      	mov	r3, r0
 8003b68:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <mpu6500_basic_init+0x5ac>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt latch failed.\n");
 8003b70:	4814      	ldr	r0, [pc, #80]	@ (8003bc4 <mpu6500_basic_init+0x5f0>)
 8003b72:	f002 f92c 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b76:	480b      	ldr	r0, [pc, #44]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b78:	f7fd fbee 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e136      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt read clear */
    res = mpu6500_set_interrupt_read_clear(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_READ_CLEAR);
 8003b80:	2101      	movs	r1, #1
 8003b82:	4808      	ldr	r0, [pc, #32]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b84:	f7ff fb94 	bl	80032b0 <mpu6500_set_interrupt_read_clear>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d01c      	beq.n	8003bcc <mpu6500_basic_init+0x5f8>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt read clear failed.\n");
 8003b92:	480d      	ldr	r0, [pc, #52]	@ (8003bc8 <mpu6500_basic_init+0x5f4>)
 8003b94:	f002 f91b 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b98:	4802      	ldr	r0, [pc, #8]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b9a:	f7fd fbdd 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e125      	b.n	8003dee <mpu6500_basic_init+0x81a>
 8003ba2:	bf00      	nop
 8003ba4:	200000b4 	.word	0x200000b4
 8003ba8:	0800dc70 	.word	0x0800dc70
 8003bac:	0800dc98 	.word	0x0800dc98
 8003bb0:	0800dcc4 	.word	0x0800dcc4
 8003bb4:	0800dce0 	.word	0x0800dce0
 8003bb8:	0800dd04 	.word	0x0800dd04
 8003bbc:	0800dd2c 	.word	0x0800dd2c
 8003bc0:	0800dd58 	.word	0x0800dd58
 8003bc4:	0800dd78 	.word	0x0800dd78
 8003bc8:	0800dda0 	.word	0x0800dda0
    }
    
    /* set the extern sync */
    res = mpu6500_set_extern_sync(&gs_handle, MPU6500_BASIC_DEFAULT_EXTERN_SYNC);
 8003bcc:	2100      	movs	r1, #0
 8003bce:	488a      	ldr	r0, [pc, #552]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003bd0:	f7fe fdce 	bl	8002770 <mpu6500_set_extern_sync>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d007      	beq.n	8003bee <mpu6500_basic_init+0x61a>
    {
        mpu6500_interface_debug_print("mpu6500: set extern sync failed.\n");
 8003bde:	4887      	ldr	r0, [pc, #540]	@ (8003dfc <mpu6500_basic_init+0x828>)
 8003be0:	f002 f8f5 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003be4:	4884      	ldr	r0, [pc, #528]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003be6:	f7fd fbb7 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0ff      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt */
    res = mpu6500_set_fsync_interrupt(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT);
 8003bee:	2100      	movs	r1, #0
 8003bf0:	4881      	ldr	r0, [pc, #516]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003bf2:	f7ff fbf9 	bl	80033e8 <mpu6500_set_fsync_interrupt>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d007      	beq.n	8003c10 <mpu6500_basic_init+0x63c>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt failed.\n");
 8003c00:	487f      	ldr	r0, [pc, #508]	@ (8003e00 <mpu6500_basic_init+0x82c>)
 8003c02:	f002 f8e4 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c06:	487c      	ldr	r0, [pc, #496]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c08:	f7fd fba6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e0ee      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt level */
    res = mpu6500_set_fsync_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT_LEVEL);
 8003c10:	2101      	movs	r1, #1
 8003c12:	4879      	ldr	r0, [pc, #484]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c14:	f7ff fb9a 	bl	800334c <mpu6500_set_fsync_interrupt_level>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d007      	beq.n	8003c32 <mpu6500_basic_init+0x65e>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt level failed.\n");
 8003c22:	4878      	ldr	r0, [pc, #480]	@ (8003e04 <mpu6500_basic_init+0x830>)
 8003c24:	f002 f8d3 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c28:	4873      	ldr	r0, [pc, #460]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c2a:	f7fd fb95 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e0dd      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic master */
    res = mpu6500_set_iic_master(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_MASTER);
 8003c32:	2100      	movs	r1, #0
 8003c34:	4870      	ldr	r0, [pc, #448]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c36:	f7fe faf7 	bl	8002228 <mpu6500_set_iic_master>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d007      	beq.n	8003c54 <mpu6500_basic_init+0x680>
    {
        mpu6500_interface_debug_print("mpu6500: set iic master failed.\n");
 8003c44:	4870      	ldr	r0, [pc, #448]	@ (8003e08 <mpu6500_basic_init+0x834>)
 8003c46:	f002 f8c2 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c4a:	486b      	ldr	r0, [pc, #428]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c4c:	f7fd fb84 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0cc      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic bypass */
    res = mpu6500_set_iic_bypass(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_BYPASS);
 8003c54:	2100      	movs	r1, #0
 8003c56:	4868      	ldr	r0, [pc, #416]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c58:	f7ff fc14 	bl	8003484 <mpu6500_set_iic_bypass>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d007      	beq.n	8003c76 <mpu6500_basic_init+0x6a2>
    {
        mpu6500_interface_debug_print("mpu6500: set iic bypass failed.\n");
 8003c66:	4869      	ldr	r0, [pc, #420]	@ (8003e0c <mpu6500_basic_init+0x838>)
 8003c68:	f002 f8b1 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c6c:	4862      	ldr	r0, [pc, #392]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c6e:	f7fd fb73 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e0bb      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer range */
    res = mpu6500_set_accelerometer_range(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_RANGE);
 8003c76:	2100      	movs	r1, #0
 8003c78:	485f      	ldr	r0, [pc, #380]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c7a:	f7fe ffb5 	bl	8002be8 <mpu6500_set_accelerometer_range>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <mpu6500_basic_init+0x6c4>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer range failed.\n");
 8003c88:	4861      	ldr	r0, [pc, #388]	@ (8003e10 <mpu6500_basic_init+0x83c>)
 8003c8a:	f002 f8a0 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c8e:	485a      	ldr	r0, [pc, #360]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c90:	f7fd fb62 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0aa      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope range */
    res = mpu6500_set_gyroscope_range(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_RANGE);
 8003c98:	2103      	movs	r1, #3
 8003c9a:	4857      	ldr	r0, [pc, #348]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c9c:	f7fe fea8 	bl	80029f0 <mpu6500_set_gyroscope_range>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <mpu6500_basic_init+0x6e6>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope range failed.\n");
 8003caa:	485a      	ldr	r0, [pc, #360]	@ (8003e14 <mpu6500_basic_init+0x840>)
 8003cac:	f002 f88f 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cb0:	4851      	ldr	r0, [pc, #324]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cb2:	f7fd fb51 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e099      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyro standby */
    res = mpu6500_set_gyro_standby(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_STANDBY);
 8003cba:	2100      	movs	r1, #0
 8003cbc:	484e      	ldr	r0, [pc, #312]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cbe:	f7fe fc85 	bl	80025cc <mpu6500_set_gyro_standby>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d007      	beq.n	8003cdc <mpu6500_basic_init+0x708>
    {
        mpu6500_interface_debug_print("mpu6500: set gyro standby failed.\n");
 8003ccc:	4852      	ldr	r0, [pc, #328]	@ (8003e18 <mpu6500_basic_init+0x844>)
 8003cce:	f002 f87e 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cd2:	4849      	ldr	r0, [pc, #292]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cd4:	f7fd fb40 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e088      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo mode */
    res = mpu6500_set_fifo_mode(&gs_handle, MPU6500_BASIC_DEFAULT_FIFO_MODE);
 8003cdc:	2101      	movs	r1, #1
 8003cde:	4846      	ldr	r0, [pc, #280]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003ce0:	f7fe fdde 	bl	80028a0 <mpu6500_set_fifo_mode>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d007      	beq.n	8003cfe <mpu6500_basic_init+0x72a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo mode failed.\n");
 8003cee:	484b      	ldr	r0, [pc, #300]	@ (8003e1c <mpu6500_basic_init+0x848>)
 8003cf0:	f002 f86d 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cf4:	4840      	ldr	r0, [pc, #256]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cf6:	f7fd fb2f 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e077      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope choice */
    res = mpu6500_set_gyroscope_choice(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_CHOICE);
 8003cfe:	2100      	movs	r1, #0
 8003d00:	483d      	ldr	r0, [pc, #244]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d02:	f7fe fec3 	bl	8002a8c <mpu6500_set_gyroscope_choice>
 8003d06:	4603      	mov	r3, r0
 8003d08:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <mpu6500_basic_init+0x74c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope choice failed.\n");
 8003d10:	4843      	ldr	r0, [pc, #268]	@ (8003e20 <mpu6500_basic_init+0x84c>)
 8003d12:	f002 f85c 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d16:	4838      	ldr	r0, [pc, #224]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d18:	f7fd fb1e 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e066      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low pass filter */
    res = mpu6500_set_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_PASS_FILTER);
 8003d20:	2103      	movs	r1, #3
 8003d22:	4835      	ldr	r0, [pc, #212]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d24:	f7fe fd72 	bl	800280c <mpu6500_set_low_pass_filter>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d007      	beq.n	8003d42 <mpu6500_basic_init+0x76e>
    {
        mpu6500_interface_debug_print("mpu6500: set low pass filter failed.\n");
 8003d32:	483c      	ldr	r0, [pc, #240]	@ (8003e24 <mpu6500_basic_init+0x850>)
 8003d34:	f002 f84b 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d38:	482f      	ldr	r0, [pc, #188]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d3a:	f7fd fb0d 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e055      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer choice */
    res = mpu6500_set_accelerometer_choice(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_CHOICE);
 8003d42:	2100      	movs	r1, #0
 8003d44:	482c      	ldr	r0, [pc, #176]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d46:	f7fe ffe5 	bl	8002d14 <mpu6500_set_accelerometer_choice>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <mpu6500_basic_init+0x790>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer choice failed.\n");
 8003d54:	4834      	ldr	r0, [pc, #208]	@ (8003e28 <mpu6500_basic_init+0x854>)
 8003d56:	f002 f83a 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d5a:	4827      	ldr	r0, [pc, #156]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d5c:	f7fd fafc 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e044      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer low pass filter */
    res = mpu6500_set_accelerometer_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_LOW_PASS_FILTER);
 8003d64:	2103      	movs	r1, #3
 8003d66:	4824      	ldr	r0, [pc, #144]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d68:	f7ff f82c 	bl	8002dc4 <mpu6500_set_accelerometer_low_pass_filter>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <mpu6500_basic_init+0x7b2>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer low pass filter failed.\n");
 8003d76:	482d      	ldr	r0, [pc, #180]	@ (8003e2c <mpu6500_basic_init+0x858>)
 8003d78:	f002 f829 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d7c:	481e      	ldr	r0, [pc, #120]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d7e:	f7fd faeb 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e033      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low power accel output rate */
    res = mpu6500_set_low_power_accel_output_rate(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_POWER_ACCEL_OUTPUT_RATE);
 8003d86:	2108      	movs	r1, #8
 8003d88:	481b      	ldr	r0, [pc, #108]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d8a:	f7ff f865 	bl	8002e58 <mpu6500_set_low_power_accel_output_rate>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <mpu6500_basic_init+0x7d4>
    {
        mpu6500_interface_debug_print("mpu6500: set low power accel output rate failed.\n");
 8003d98:	4825      	ldr	r0, [pc, #148]	@ (8003e30 <mpu6500_basic_init+0x85c>)
 8003d9a:	f002 f818 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d9e:	4816      	ldr	r0, [pc, #88]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003da0:	f7fd fada 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e022      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default wake on motion */
    res = mpu6500_set_wake_on_motion(&gs_handle, MPU6500_BASIC_DEFAULT_WAKE_ON_MOTION);
 8003da8:	2100      	movs	r1, #0
 8003daa:	4813      	ldr	r0, [pc, #76]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dac:	f7ff f89e 	bl	8002eec <mpu6500_set_wake_on_motion>
 8003db0:	4603      	mov	r3, r0
 8003db2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d007      	beq.n	8003dca <mpu6500_basic_init+0x7f6>
    {
        mpu6500_interface_debug_print("mpu6500: set wake on motion failed.\n");
 8003dba:	481e      	ldr	r0, [pc, #120]	@ (8003e34 <mpu6500_basic_init+0x860>)
 8003dbc:	f002 f807 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003dc0:	480d      	ldr	r0, [pc, #52]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dc2:	f7fd fac9 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e011      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accel compare with previous sample */
    res = mpu6500_set_accel_compare_with_previous_sample(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_COMPARE);
 8003dca:	2101      	movs	r1, #1
 8003dcc:	480a      	ldr	r0, [pc, #40]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dce:	f7ff f8db 	bl	8002f88 <mpu6500_set_accel_compare_with_previous_sample>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d007      	beq.n	8003dec <mpu6500_basic_init+0x818>
    {
        mpu6500_interface_debug_print("mpu6500: set accel compare with previous sample failed.\n");
 8003ddc:	4816      	ldr	r0, [pc, #88]	@ (8003e38 <mpu6500_basic_init+0x864>)
 8003dde:	f001 fff6 	bl	8005dce <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003de2:	4805      	ldr	r0, [pc, #20]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003de4:	f7fd fab8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    return 0;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	200000b4 	.word	0x200000b4
 8003dfc:	0800ddcc 	.word	0x0800ddcc
 8003e00:	0800ddf0 	.word	0x0800ddf0
 8003e04:	0800de18 	.word	0x0800de18
 8003e08:	0800de44 	.word	0x0800de44
 8003e0c:	0800de68 	.word	0x0800de68
 8003e10:	0800de8c 	.word	0x0800de8c
 8003e14:	0800deb8 	.word	0x0800deb8
 8003e18:	0800dee0 	.word	0x0800dee0
 8003e1c:	0800df04 	.word	0x0800df04
 8003e20:	0800df24 	.word	0x0800df24
 8003e24:	0800df4c 	.word	0x0800df4c
 8003e28:	0800df74 	.word	0x0800df74
 8003e2c:	0800dfa0 	.word	0x0800dfa0
 8003e30:	0800dfd4 	.word	0x0800dfd4
 8003e34:	0800e008 	.word	0x0800e008
 8003e38:	0800e030 	.word	0x0800e030

08003e3c <mpu6500_basic_read_temperature>:
 *             - 0 success
 *             - 1 read temperature failed
 * @note       none
 */
uint8_t mpu6500_basic_read_temperature(float *degrees)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
    int16_t raw;
    
    /* read temperature */
    if (mpu6500_read_temperature(&gs_handle, &raw, degrees) != 0)
 8003e44:	f107 030e 	add.w	r3, r7, #14
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4806      	ldr	r0, [pc, #24]	@ (8003e68 <mpu6500_basic_read_temperature+0x2c>)
 8003e4e:	f7fe f955 	bl	80020fc <mpu6500_read_temperature>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <mpu6500_basic_read_temperature+0x20>
    {
        return 1;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <mpu6500_basic_read_temperature+0x22>
    }
    
    return 0;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200000b4 	.word	0x200000b4

08003e6c <mpu6500_basic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_basic_read(float g[3], float dps[3])
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08e      	sub	sp, #56	@ 0x38
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
    int16_t gyro_raw[3];
    float accel[3];
    float gyro[3];
    
    /* set 1 */
    len = 1;
 8003e76:	2301      	movs	r3, #1
 8003e78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    
    /* read data */
    if (mpu6500_read(&gs_handle, accel_raw, accel, gyro_raw, gyro, &len) != 0)
 8003e7a:	f107 0020 	add.w	r0, r7, #32
 8003e7e:	f107 0214 	add.w	r2, r7, #20
 8003e82:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003e86:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003e8a:	9301      	str	r3, [sp, #4]
 8003e8c:	f107 0308 	add.w	r3, r7, #8
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	4603      	mov	r3, r0
 8003e94:	4811      	ldr	r0, [pc, #68]	@ (8003edc <mpu6500_basic_read+0x70>)
 8003e96:	f7fd faa3 	bl	80013e0 <mpu6500_read>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <mpu6500_basic_read+0x38>

    {
        return 1;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e016      	b.n	8003ed2 <mpu6500_basic_read+0x66>
    }
    
    /* copy the data */
    g[0] = accel[0];
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	601a      	str	r2, [r3, #0]
    g[1] = accel[1];
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3304      	adds	r3, #4
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	601a      	str	r2, [r3, #0]
    g[2] = accel[2];
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3308      	adds	r3, #8
 8003eb6:	69fa      	ldr	r2, [r7, #28]
 8003eb8:	601a      	str	r2, [r3, #0]
    dps[0] = gyro[0];
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	601a      	str	r2, [r3, #0]
    dps[1] = gyro[1];
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	601a      	str	r2, [r3, #0]
    dps[2] = gyro[2];
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	3308      	adds	r3, #8
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	601a      	str	r2, [r3, #0]
    
    return 0;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3730      	adds	r7, #48	@ 0x30
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	200000b4 	.word	0x200000b4

08003ee0 <mpu6500_basic_deinit>:
 *         - 0 success
 *         - 1 deinit failed
 * @note   none
 */
uint8_t mpu6500_basic_deinit(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
    /* deinit */
    if (mpu6500_deinit(&gs_handle) != 0)
 8003ee4:	4805      	ldr	r0, [pc, #20]	@ (8003efc <mpu6500_basic_deinit+0x1c>)
 8003ee6:	f7fd fa37 	bl	8001358 <mpu6500_deinit>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <mpu6500_basic_deinit+0x14>
    {
        return 1;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <mpu6500_basic_deinit+0x16>
    }
    
    return 0;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	200000b4 	.word	0x200000b4

08003f00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08a      	sub	sp, #40	@ 0x28
 8003f04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	605a      	str	r2, [r3, #4]
 8003f10:	609a      	str	r2, [r3, #8]
 8003f12:	60da      	str	r2, [r3, #12]
 8003f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f16:	4b44      	ldr	r3, [pc, #272]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1a:	4a43      	ldr	r2, [pc, #268]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f22:	4b41      	ldr	r3, [pc, #260]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	4a3d      	ldr	r2, [pc, #244]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f34:	f043 0304 	orr.w	r3, r3, #4
 8003f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f46:	4b38      	ldr	r3, [pc, #224]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4a:	4a37      	ldr	r2, [pc, #220]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f52:	4b35      	ldr	r3, [pc, #212]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	60bb      	str	r3, [r7, #8]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f5e:	4b32      	ldr	r3, [pc, #200]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f62:	4a31      	ldr	r2, [pc, #196]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f64:	f043 0302 	orr.w	r3, r3, #2
 8003f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	607b      	str	r3, [r7, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8003f76:	2201      	movs	r2, #1
 8003f78:	2108      	movs	r1, #8
 8003f7a:	482c      	ldr	r0, [pc, #176]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003f7c:	f002 fec2 	bl	8006d04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LPS_CS_GPIO_Port, LPS_CS_Pin, GPIO_PIN_RESET);
 8003f80:	2200      	movs	r2, #0
 8003f82:	2110      	movs	r1, #16
 8003f84:	4829      	ldr	r0, [pc, #164]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003f86:	f002 febd 	bl	8006d04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8003f90:	4827      	ldr	r0, [pc, #156]	@ (8004030 <MX_GPIO_Init+0x130>)
 8003f92:	f002 feb7 	bl	8006d04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8003f96:	2301      	movs	r3, #1
 8003f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4820      	ldr	r0, [pc, #128]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003fac:	f002 fd0e 	bl	80069cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MPU6500_CS_Pin|LPS_CS_Pin;
 8003fb0:	2318      	movs	r3, #24
 8003fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4819      	ldr	r0, [pc, #100]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003fc8:	f002 fd00 	bl	80069cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8003fcc:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8003fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fde:	f107 0314 	add.w	r3, r7, #20
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4812      	ldr	r0, [pc, #72]	@ (8004030 <MX_GPIO_Init+0x130>)
 8003fe6:	f002 fcf1 	bl	80069cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Warining_input_Pin;
 8003fea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Warining_input_GPIO_Port, &GPIO_InitStruct);
 8003ff8:	f107 0314 	add.w	r3, r7, #20
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	480d      	ldr	r0, [pc, #52]	@ (8004034 <MX_GPIO_Init+0x134>)
 8004000:	f002 fce4 	bl	80069cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Card_detect_Pin;
 8004004:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800400a:	2300      	movs	r3, #0
 800400c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Card_detect_GPIO_Port, &GPIO_InitStruct);
 8004012:	f107 0314 	add.w	r3, r7, #20
 8004016:	4619      	mov	r1, r3
 8004018:	4805      	ldr	r0, [pc, #20]	@ (8004030 <MX_GPIO_Init+0x130>)
 800401a:	f002 fcd7 	bl	80069cc <HAL_GPIO_Init>

}
 800401e:	bf00      	nop
 8004020:	3728      	adds	r7, #40	@ 0x28
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023800 	.word	0x40023800
 800402c:	40020800 	.word	0x40020800
 8004030:	40020400 	.word	0x40020400
 8004034:	40020000 	.word	0x40020000

08004038 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800403c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ac <MX_I2C1_Init+0x74>)
 800403e:	4a1c      	ldr	r2, [pc, #112]	@ (80040b0 <MX_I2C1_Init+0x78>)
 8004040:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 8004042:	4b1a      	ldr	r3, [pc, #104]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004044:	4a1b      	ldr	r2, [pc, #108]	@ (80040b4 <MX_I2C1_Init+0x7c>)
 8004046:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004048:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <MX_I2C1_Init+0x74>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800404e:	4b17      	ldr	r3, [pc, #92]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004050:	2201      	movs	r2, #1
 8004052:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004054:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004056:	2200      	movs	r2, #0
 8004058:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800405a:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <MX_I2C1_Init+0x74>)
 800405c:	2200      	movs	r2, #0
 800405e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004060:	4b12      	ldr	r3, [pc, #72]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004062:	2200      	movs	r2, #0
 8004064:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004066:	4b11      	ldr	r3, [pc, #68]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004068:	2200      	movs	r2, #0
 800406a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800406c:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <MX_I2C1_Init+0x74>)
 800406e:	2200      	movs	r2, #0
 8004070:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004072:	480e      	ldr	r0, [pc, #56]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004074:	f002 fe60 	bl	8006d38 <HAL_I2C_Init>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800407e:	f000 fed7 	bl	8004e30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004082:	2100      	movs	r1, #0
 8004084:	4809      	ldr	r0, [pc, #36]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004086:	f003 fcf0 	bl	8007a6a <HAL_I2CEx_ConfigAnalogFilter>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004090:	f000 fece 	bl	8004e30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004094:	2100      	movs	r1, #0
 8004096:	4805      	ldr	r0, [pc, #20]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004098:	f003 fd32 	bl	8007b00 <HAL_I2CEx_ConfigDigitalFilter>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040a2:	f000 fec5 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	200004f4 	.word	0x200004f4
 80040b0:	40005400 	.word	0x40005400
 80040b4:	00506682 	.word	0x00506682

080040b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b0aa      	sub	sp, #168	@ 0xa8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	609a      	str	r2, [r3, #8]
 80040cc:	60da      	str	r2, [r3, #12]
 80040ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80040d0:	f107 0314 	add.w	r3, r7, #20
 80040d4:	2280      	movs	r2, #128	@ 0x80
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f007 ffe6 	bl	800c0aa <memset>
  if(i2cHandle->Instance==I2C1)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a29      	ldr	r2, [pc, #164]	@ (8004188 <HAL_I2C_MspInit+0xd0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d14b      	bne.n	8004180 <HAL_I2C_MspInit+0xc8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80040e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80040ec:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80040ee:	2300      	movs	r3, #0
 80040f0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040f2:	f107 0314 	add.w	r3, r7, #20
 80040f6:	4618      	mov	r0, r3
 80040f8:	f004 fa16 	bl	8008528 <HAL_RCCEx_PeriphCLKConfig>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004102:	f000 fe95 	bl	8004e30 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004106:	4b21      	ldr	r3, [pc, #132]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410a:	4a20      	ldr	r2, [pc, #128]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	6313      	str	r3, [r2, #48]	@ 0x30
 8004112:	4b1e      	ldr	r3, [pc, #120]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = INA_SCL_Pin|INA_SDA_Pin;
 800411e:	23c0      	movs	r3, #192	@ 0xc0
 8004120:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004124:	2312      	movs	r3, #18
 8004126:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004130:	2303      	movs	r3, #3
 8004132:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004136:	2304      	movs	r3, #4
 8004138:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800413c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004140:	4619      	mov	r1, r3
 8004142:	4813      	ldr	r0, [pc, #76]	@ (8004190 <HAL_I2C_MspInit+0xd8>)
 8004144:	f002 fc42 	bl	80069cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	4a0f      	ldr	r2, [pc, #60]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800414e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004152:	6413      	str	r3, [r2, #64]	@ 0x40
 8004154:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004160:	2200      	movs	r2, #0
 8004162:	2100      	movs	r1, #0
 8004164:	201f      	movs	r0, #31
 8004166:	f001 ffda 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800416a:	201f      	movs	r0, #31
 800416c:	f001 fff3 	bl	8006156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004170:	2200      	movs	r2, #0
 8004172:	2100      	movs	r1, #0
 8004174:	2020      	movs	r0, #32
 8004176:	f001 ffd2 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800417a:	2020      	movs	r0, #32
 800417c:	f001 ffeb 	bl	8006156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004180:	bf00      	nop
 8004182:	37a8      	adds	r7, #168	@ 0xa8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40005400 	.word	0x40005400
 800418c:	40023800 	.word	0x40023800
 8004190:	40020400 	.word	0x40020400

08004194 <ibus_init>:
static uint8_t fail_safe_flag = 0;


/* Main Functions */
void ibus_init()
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IBUS_UART, uart_rx_buffer, 32);
 8004198:	2220      	movs	r2, #32
 800419a:	4903      	ldr	r1, [pc, #12]	@ (80041a8 <ibus_init+0x14>)
 800419c:	4803      	ldr	r0, [pc, #12]	@ (80041ac <ibus_init+0x18>)
 800419e:	f007 f8fb 	bl	800b398 <HAL_UART_Receive_DMA>
}
 80041a2:	bf00      	nop
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	20000548 	.word	0x20000548
 80041ac:	2000080c 	.word	0x2000080c

080041b0 <ibus_read>:

bool ibus_read(uint16_t* ibus_data)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
	if(!ibus_is_valid()) 
 80041b8:	f000 f81a 	bl	80041f0 <ibus_is_valid>
 80041bc:	4603      	mov	r3, r0
 80041be:	f083 0301 	eor.w	r3, r3, #1
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <ibus_read+0x1c>
		return false;
 80041c8:	2300      	movs	r3, #0
 80041ca:	e00d      	b.n	80041e8 <ibus_read+0x38>

	if(!ibus_checksum())
 80041cc:	f000 f828 	bl	8004220 <ibus_checksum>
 80041d0:	4603      	mov	r3, r0
 80041d2:	f083 0301 	eor.w	r3, r3, #1
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <ibus_read+0x30>
		return false;
 80041dc:	2300      	movs	r3, #0
 80041de:	e003      	b.n	80041e8 <ibus_read+0x38>

	ibus_update(ibus_data);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f84d 	bl	8004280 <ibus_update>
	return true;
 80041e6:	2301      	movs	r3, #1
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3708      	adds	r7, #8
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <ibus_is_valid>:


/* Sub Functions */
bool ibus_is_valid()
{
 80041f0:	b480      	push	{r7}
 80041f2:	af00      	add	r7, sp, #0
	// is it ibus?
	return (uart_rx_buffer[0] == IBUS_LENGTH && uart_rx_buffer[1] == IBUS_COMMAND40);
 80041f4:	4b09      	ldr	r3, [pc, #36]	@ (800421c <ibus_is_valid+0x2c>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d105      	bne.n	8004208 <ibus_is_valid+0x18>
 80041fc:	4b07      	ldr	r3, [pc, #28]	@ (800421c <ibus_is_valid+0x2c>)
 80041fe:	785b      	ldrb	r3, [r3, #1]
 8004200:	2b40      	cmp	r3, #64	@ 0x40
 8004202:	d101      	bne.n	8004208 <ibus_is_valid+0x18>
 8004204:	2301      	movs	r3, #1
 8004206:	e000      	b.n	800420a <ibus_is_valid+0x1a>
 8004208:	2300      	movs	r3, #0
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	b2db      	uxtb	r3, r3
}
 8004210:	4618      	mov	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	20000548 	.word	0x20000548

08004220 <ibus_checksum>:

bool ibus_checksum()
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 	uint16_t checksum_cal = 0xffff;
 8004226:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800422a:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for(int i = 0; i < 30; i++)
 800422c:	2300      	movs	r3, #0
 800422e:	60bb      	str	r3, [r7, #8]
 8004230:	e00a      	b.n	8004248 <ibus_checksum+0x28>
	{
		checksum_cal -= uart_rx_buffer[i];
 8004232:	4a12      	ldr	r2, [pc, #72]	@ (800427c <ibus_checksum+0x5c>)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4413      	add	r3, r2
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	89fb      	ldrh	r3, [r7, #14]
 800423e:	1a9b      	subs	r3, r3, r2
 8004240:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 30; i++)
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	3301      	adds	r3, #1
 8004246:	60bb      	str	r3, [r7, #8]
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	2b1d      	cmp	r3, #29
 800424c:	ddf1      	ble.n	8004232 <ibus_checksum+0x12>
	}

	checksum_ibus = uart_rx_buffer[31] << 8 | uart_rx_buffer[30]; // checksum value from ibus
 800424e:	4b0b      	ldr	r3, [pc, #44]	@ (800427c <ibus_checksum+0x5c>)
 8004250:	7fdb      	ldrb	r3, [r3, #31]
 8004252:	021b      	lsls	r3, r3, #8
 8004254:	b21a      	sxth	r2, r3
 8004256:	4b09      	ldr	r3, [pc, #36]	@ (800427c <ibus_checksum+0x5c>)
 8004258:	7f9b      	ldrb	r3, [r3, #30]
 800425a:	b21b      	sxth	r3, r3
 800425c:	4313      	orrs	r3, r2
 800425e:	b21b      	sxth	r3, r3
 8004260:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 8004262:	88fa      	ldrh	r2, [r7, #6]
 8004264:	89fb      	ldrh	r3, [r7, #14]
 8004266:	429a      	cmp	r2, r3
 8004268:	bf0c      	ite	eq
 800426a:	2301      	moveq	r3, #1
 800426c:	2300      	movne	r3, #0
 800426e:	b2db      	uxtb	r3, r3
}
 8004270:	4618      	mov	r0, r3
 8004272:	3714      	adds	r7, #20
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	20000548 	.word	0x20000548

08004280 <ibus_update>:

void ibus_update(uint16_t* ibus_data)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8004288:	2300      	movs	r3, #0
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	2302      	movs	r3, #2
 800428e:	60bb      	str	r3, [r7, #8]
 8004290:	e018      	b.n	80042c4 <ibus_update+0x44>
	{
		ibus_data[ch_index] = uart_rx_buffer[bf_index + 1] << 8 | uart_rx_buffer[bf_index];
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	3301      	adds	r3, #1
 8004296:	4a10      	ldr	r2, [pc, #64]	@ (80042d8 <ibus_update+0x58>)
 8004298:	5cd3      	ldrb	r3, [r2, r3]
 800429a:	021b      	lsls	r3, r3, #8
 800429c:	b21a      	sxth	r2, r3
 800429e:	490e      	ldr	r1, [pc, #56]	@ (80042d8 <ibus_update+0x58>)
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	440b      	add	r3, r1
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	b21b      	sxth	r3, r3
 80042a8:	4313      	orrs	r3, r2
 80042aa:	b219      	sxth	r1, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	4413      	add	r3, r2
 80042b4:	b28a      	uxth	r2, r1
 80042b6:	801a      	strh	r2, [r3, #0]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	3301      	adds	r3, #1
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	3302      	adds	r3, #2
 80042c2:	60bb      	str	r3, [r7, #8]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b05      	cmp	r3, #5
 80042c8:	dde3      	ble.n	8004292 <ibus_update+0x12>
	}
}
 80042ca:	bf00      	nop
 80042cc:	bf00      	nop
 80042ce:	3714      	adds	r7, #20
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	20000548 	.word	0x20000548

080042dc <ibus_soft_failsafe>:

/**
 * @note FS-A8S don't have fail safe feature, So make software fail-safe.
 */
void ibus_soft_failsafe(uint16_t* ibus_data, uint8_t fail_safe_max)
{	
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	70fb      	strb	r3, [r7, #3]
	fail_safe_flag++;
 80042e8:	4b18      	ldr	r3, [pc, #96]	@ (800434c <ibus_soft_failsafe+0x70>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	3301      	adds	r3, #1
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	4b16      	ldr	r3, [pc, #88]	@ (800434c <ibus_soft_failsafe+0x70>)
 80042f2:	701a      	strb	r2, [r3, #0]

	if(fail_safe_max > fail_safe_flag)
 80042f4:	4b15      	ldr	r3, [pc, #84]	@ (800434c <ibus_soft_failsafe+0x70>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	78fa      	ldrb	r2, [r7, #3]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d820      	bhi.n	8004340 <ibus_soft_failsafe+0x64>
		return;

	// Clear ibus data
	for(int i = 0; i < IBUS_USER_CHANNELS; i++)
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	e008      	b.n	8004316 <ibus_soft_failsafe+0x3a>
		ibus_data[i] = 0;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	4413      	add	r3, r2
 800430c:	2200      	movs	r2, #0
 800430e:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < IBUS_USER_CHANNELS; i++)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	3301      	adds	r3, #1
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2b05      	cmp	r3, #5
 800431a:	ddf3      	ble.n	8004304 <ibus_soft_failsafe+0x28>

	// Clear ibus buffer
	for(int j = 0; j < IBUS_LENGTH; j++)
 800431c:	2300      	movs	r3, #0
 800431e:	60bb      	str	r3, [r7, #8]
 8004320:	e007      	b.n	8004332 <ibus_soft_failsafe+0x56>
		uart_rx_buffer[j] = 0;
 8004322:	4a0b      	ldr	r2, [pc, #44]	@ (8004350 <ibus_soft_failsafe+0x74>)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	4413      	add	r3, r2
 8004328:	2200      	movs	r2, #0
 800432a:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < IBUS_LENGTH; j++)
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	3301      	adds	r3, #1
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2b1f      	cmp	r3, #31
 8004336:	ddf4      	ble.n	8004322 <ibus_soft_failsafe+0x46>

	fail_safe_flag = 0;
 8004338:	4b04      	ldr	r3, [pc, #16]	@ (800434c <ibus_soft_failsafe+0x70>)
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]
	return;
 800433e:	e000      	b.n	8004342 <ibus_soft_failsafe+0x66>
		return;
 8004340:	bf00      	nop
}
 8004342:	3714      	adds	r7, #20
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	20000568 	.word	0x20000568
 8004350:	20000548 	.word	0x20000548

08004354 <pid_compute>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float pid_compute(PID_t *pid, float error, float dt)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004360:	edc7 0a01 	vstr	s1, [r7, #4]
    pid->integral += error * dt;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	ed93 7a03 	vldr	s14, [r3, #12]
 800436a:	edd7 6a02 	vldr	s13, [r7, #8]
 800436e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004372:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = (error - pid->prev_error) / dt;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	edd3 7a04 	vldr	s15, [r3, #16]
 8004386:	ed97 7a02 	vldr	s14, [r7, #8]
 800438a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800438e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004392:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004396:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->prev_error = error;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	611a      	str	r2, [r3, #16]

    return pid->kp * error + pid->ki * pid->integral + pid->kd * derivative;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	ed93 7a00 	vldr	s14, [r3]
 80043a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80043aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	edd3 6a01 	vldr	s13, [r3, #4]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80043ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	edd3 6a02 	vldr	s13, [r3, #8]
 80043c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80043cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043d0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80043d4:	eeb0 0a67 	vmov.f32	s0, s15
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
	...

080043e4 <compute_motor_pwm>:

void compute_motor_pwm(float roll, float pitch, float yaw, float dt,
                       uint16_t throttle,
                       uint16_t *m1, uint16_t *m2,
                       uint16_t *m3, uint16_t *m4)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b096      	sub	sp, #88	@ 0x58
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	ed87 0a07 	vstr	s0, [r7, #28]
 80043ee:	edc7 0a06 	vstr	s1, [r7, #24]
 80043f2:	ed87 1a05 	vstr	s2, [r7, #20]
 80043f6:	edc7 1a04 	vstr	s3, [r7, #16]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	607a      	str	r2, [r7, #4]
 80043fe:	603b      	str	r3, [r7, #0]
 8004400:	4603      	mov	r3, r0
 8004402:	81fb      	strh	r3, [r7, #14]
    // Zadane orientacje  trzymanie poziomu
    float target_roll = 0.0f;
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	647b      	str	r3, [r7, #68]	@ 0x44
    float target_pitch = 0.0f;
 800440a:	f04f 0300 	mov.w	r3, #0
 800440e:	643b      	str	r3, [r7, #64]	@ 0x40
    float target_yaw = 0.0f;
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Bdy PID
    float roll_error  = target_roll  - roll;
 8004416:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800441a:	edd7 7a07 	vldr	s15, [r7, #28]
 800441e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004422:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float pitch_error = target_pitch - pitch;
 8004426:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800442a:	edd7 7a06 	vldr	s15, [r7, #24]
 800442e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004432:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float yaw_error   = target_yaw   - yaw;
 8004436:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800443a:	edd7 7a05 	vldr	s15, [r7, #20]
 800443e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004442:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Wyjcia PID
    float roll_correction  = pid_compute(&pid_roll,  roll_error,  dt);
 8004446:	edd7 0a04 	vldr	s1, [r7, #16]
 800444a:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800444e:	4871      	ldr	r0, [pc, #452]	@ (8004614 <compute_motor_pwm+0x230>)
 8004450:	f7ff ff80 	bl	8004354 <pid_compute>
 8004454:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float pitch_correction = pid_compute(&pid_pitch, pitch_error, dt);
 8004458:	edd7 0a04 	vldr	s1, [r7, #16]
 800445c:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8004460:	486d      	ldr	r0, [pc, #436]	@ (8004618 <compute_motor_pwm+0x234>)
 8004462:	f7ff ff77 	bl	8004354 <pid_compute>
 8004466:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    float yaw_correction   = pid_compute(&pid_yaw,   yaw_error,   dt);
 800446a:	edd7 0a04 	vldr	s1, [r7, #16]
 800446e:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8004472:	486a      	ldr	r0, [pc, #424]	@ (800461c <compute_motor_pwm+0x238>)
 8004474:	f7ff ff6e 	bl	8004354 <pid_compute>
 8004478:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    // Mieszanie sygnaw dla konfiguracji X
    float m1_f = throttle + pitch_correction + roll_correction - yaw_correction;  // Front Left
 800447c:	89fb      	ldrh	r3, [r7, #14]
 800447e:	ee07 3a90 	vmov	s15, r3
 8004482:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004486:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800448a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800448e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004496:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800449a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800449e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float m2_f = throttle + pitch_correction - roll_correction + yaw_correction;  // Front Right
 80044a2:	89fb      	ldrh	r3, [r7, #14]
 80044a4:	ee07 3a90 	vmov	s15, r3
 80044a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044ac:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80044b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044b4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80044b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044bc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80044c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044c4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float m3_f = throttle - pitch_correction - roll_correction - yaw_correction;  // Rear Right
 80044c8:	89fb      	ldrh	r3, [r7, #14]
 80044ca:	ee07 3a90 	vmov	s15, r3
 80044ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044d2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80044d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044da:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80044de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80044e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044ea:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float m4_f = throttle - pitch_correction + roll_correction + yaw_correction;  // Rear Left
 80044ee:	89fb      	ldrh	r3, [r7, #14]
 80044f0:	ee07 3a90 	vmov	s15, r3
 80044f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80044fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004500:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004508:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800450c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004510:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    // Ograniczenia PWM
    if (m1_f > 2000) m1_f = 2000; if (m1_f < 1000) m1_f = 1000;
 8004514:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8004518:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8004620 <compute_motor_pwm+0x23c>
 800451c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004524:	dd01      	ble.n	800452a <compute_motor_pwm+0x146>
 8004526:	4b3f      	ldr	r3, [pc, #252]	@ (8004624 <compute_motor_pwm+0x240>)
 8004528:	657b      	str	r3, [r7, #84]	@ 0x54
 800452a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800452e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8004628 <compute_motor_pwm+0x244>
 8004532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800453a:	d501      	bpl.n	8004540 <compute_motor_pwm+0x15c>
 800453c:	4b3b      	ldr	r3, [pc, #236]	@ (800462c <compute_motor_pwm+0x248>)
 800453e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (m2_f > 2000) m2_f = 2000; if (m2_f < 1000) m2_f = 1000;
 8004540:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004544:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8004620 <compute_motor_pwm+0x23c>
 8004548:	eef4 7ac7 	vcmpe.f32	s15, s14
 800454c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004550:	dd01      	ble.n	8004556 <compute_motor_pwm+0x172>
 8004552:	4b34      	ldr	r3, [pc, #208]	@ (8004624 <compute_motor_pwm+0x240>)
 8004554:	653b      	str	r3, [r7, #80]	@ 0x50
 8004556:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800455a:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8004628 <compute_motor_pwm+0x244>
 800455e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004566:	d501      	bpl.n	800456c <compute_motor_pwm+0x188>
 8004568:	4b30      	ldr	r3, [pc, #192]	@ (800462c <compute_motor_pwm+0x248>)
 800456a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (m3_f > 2000) m3_f = 2000; if (m3_f < 1000) m3_f = 1000;
 800456c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004570:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004620 <compute_motor_pwm+0x23c>
 8004574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800457c:	dd01      	ble.n	8004582 <compute_motor_pwm+0x19e>
 800457e:	4b29      	ldr	r3, [pc, #164]	@ (8004624 <compute_motor_pwm+0x240>)
 8004580:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004582:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004586:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004628 <compute_motor_pwm+0x244>
 800458a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800458e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004592:	d501      	bpl.n	8004598 <compute_motor_pwm+0x1b4>
 8004594:	4b25      	ldr	r3, [pc, #148]	@ (800462c <compute_motor_pwm+0x248>)
 8004596:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (m4_f > 2000) m4_f = 2000; if (m4_f < 1000) m4_f = 1000;
 8004598:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800459c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8004620 <compute_motor_pwm+0x23c>
 80045a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045a8:	dd01      	ble.n	80045ae <compute_motor_pwm+0x1ca>
 80045aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004624 <compute_motor_pwm+0x240>)
 80045ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045ae:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80045b2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004628 <compute_motor_pwm+0x244>
 80045b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045be:	d501      	bpl.n	80045c4 <compute_motor_pwm+0x1e0>
 80045c0:	4b1a      	ldr	r3, [pc, #104]	@ (800462c <compute_motor_pwm+0x248>)
 80045c2:	64bb      	str	r3, [r7, #72]	@ 0x48

    *m1 = (uint16_t)m1_f;
 80045c4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80045c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045cc:	ee17 3a90 	vmov	r3, s15
 80045d0:	b29a      	uxth	r2, r3
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	801a      	strh	r2, [r3, #0]
    *m2 = (uint16_t)m2_f;
 80045d6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80045da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045de:	ee17 3a90 	vmov	r3, s15
 80045e2:	b29a      	uxth	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	801a      	strh	r2, [r3, #0]
    *m3 = (uint16_t)m3_f;
 80045e8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80045ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045f0:	ee17 3a90 	vmov	r3, s15
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	801a      	strh	r2, [r3, #0]
    *m4 = (uint16_t)m4_f;
 80045fa:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80045fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004602:	ee17 3a90 	vmov	r3, s15
 8004606:	b29a      	uxth	r2, r3
 8004608:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800460a:	801a      	strh	r2, [r3, #0]
}
 800460c:	bf00      	nop
 800460e:	3758      	adds	r7, #88	@ 0x58
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	20000000 	.word	0x20000000
 8004618:	20000014 	.word	0x20000014
 800461c:	20000028 	.word	0x20000028
 8004620:	44fa0000 	.word	0x44fa0000
 8004624:	44fa0000 	.word	0x44fa0000
 8004628:	447a0000 	.word	0x447a0000
 800462c:	447a0000 	.word	0x447a0000

08004630 <ESC_SetPulse_us>:

static inline void ESC_SetPulse_us(uint16_t us, uint8_t motor_index)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	460a      	mov	r2, r1
 800463a:	80fb      	strh	r3, [r7, #6]
 800463c:	4613      	mov	r3, r2
 800463e:	717b      	strb	r3, [r7, #5]

	//przy refakotryzacji mozna dodac argument wybierajacy kanal do ustawienia pwm
	if (us < 1000) us = 1000;
 8004640:	88fb      	ldrh	r3, [r7, #6]
 8004642:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004646:	d202      	bcs.n	800464e <ESC_SetPulse_us+0x1e>
 8004648:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800464c:	80fb      	strh	r3, [r7, #6]
	if (us > 2000) us = 2000;
 800464e:	88fb      	ldrh	r3, [r7, #6]
 8004650:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004654:	d902      	bls.n	800465c <ESC_SetPulse_us+0x2c>
 8004656:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800465a:	80fb      	strh	r3, [r7, #6]

	if(motor_index == 1)
 800465c:	797b      	ldrb	r3, [r7, #5]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d104      	bne.n	800466c <ESC_SetPulse_us+0x3c>
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 8004662:	4b21      	ldr	r3, [pc, #132]	@ (80046e8 <ESC_SetPulse_us+0xb8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	88fa      	ldrh	r2, [r7, #6]
 8004668:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
	}

}
 800466a:	e036      	b.n	80046da <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 2)
 800466c:	797b      	ldrb	r3, [r7, #5]
 800466e:	2b02      	cmp	r3, #2
 8004670:	d104      	bne.n	800467c <ESC_SetPulse_us+0x4c>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 8004672:	4b1d      	ldr	r3, [pc, #116]	@ (80046e8 <ESC_SetPulse_us+0xb8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	88fa      	ldrh	r2, [r7, #6]
 8004678:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800467a:	e02e      	b.n	80046da <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 3)
 800467c:	797b      	ldrb	r3, [r7, #5]
 800467e:	2b03      	cmp	r3, #3
 8004680:	d104      	bne.n	800468c <ESC_SetPulse_us+0x5c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 8004682:	4b1a      	ldr	r3, [pc, #104]	@ (80046ec <ESC_SetPulse_us+0xbc>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	88fa      	ldrh	r2, [r7, #6]
 8004688:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800468a:	e026      	b.n	80046da <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 4)
 800468c:	797b      	ldrb	r3, [r7, #5]
 800468e:	2b04      	cmp	r3, #4
 8004690:	d104      	bne.n	800469c <ESC_SetPulse_us+0x6c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 8004692:	4b16      	ldr	r3, [pc, #88]	@ (80046ec <ESC_SetPulse_us+0xbc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	88fa      	ldrh	r2, [r7, #6]
 8004698:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800469a:	e01e      	b.n	80046da <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 5)
 800469c:	797b      	ldrb	r3, [r7, #5]
 800469e:	2b05      	cmp	r3, #5
 80046a0:	d104      	bne.n	80046ac <ESC_SetPulse_us+0x7c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 80046a2:	4b12      	ldr	r3, [pc, #72]	@ (80046ec <ESC_SetPulse_us+0xbc>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	88fa      	ldrh	r2, [r7, #6]
 80046a8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80046aa:	e016      	b.n	80046da <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 0)
 80046ac:	797b      	ldrb	r3, [r7, #5]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d113      	bne.n	80046da <ESC_SetPulse_us+0xaa>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 80046b2:	4b0d      	ldr	r3, [pc, #52]	@ (80046e8 <ESC_SetPulse_us+0xb8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	88fa      	ldrh	r2, [r7, #6]
 80046b8:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <ESC_SetPulse_us+0xb8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	88fa      	ldrh	r2, [r7, #6]
 80046c0:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 80046c2:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <ESC_SetPulse_us+0xbc>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	88fa      	ldrh	r2, [r7, #6]
 80046c8:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 80046ca:	4b08      	ldr	r3, [pc, #32]	@ (80046ec <ESC_SetPulse_us+0xbc>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	88fa      	ldrh	r2, [r7, #6]
 80046d0:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <ESC_SetPulse_us+0xbc>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	88fa      	ldrh	r2, [r7, #6]
 80046d8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	200006dc 	.word	0x200006dc
 80046ec:	20000728 	.word	0x20000728

080046f0 <get_delta_time>:
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
	}
}

float get_delta_time(void)
{
 80046f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80046f4:	b084      	sub	sp, #16
 80046f6:	af00      	add	r7, sp, #0
	static uint64_t last = 0;
	uint64_t now = HAL_GetTick();
 80046f8:	f001 fc06 	bl	8005f08 <HAL_GetTick>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2200      	movs	r2, #0
 8004700:	4698      	mov	r8, r3
 8004702:	4691      	mov	r9, r2
 8004704:	e9c7 8902 	strd	r8, r9, [r7, #8]
	float dt = (now - last) / 1000.0f;
 8004708:	4b10      	ldr	r3, [pc, #64]	@ (800474c <get_delta_time+0x5c>)
 800470a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004712:	1a84      	subs	r4, r0, r2
 8004714:	eb61 0503 	sbc.w	r5, r1, r3
 8004718:	4620      	mov	r0, r4
 800471a:	4629      	mov	r1, r5
 800471c:	f7fc fa66 	bl	8000bec <__aeabi_ul2f>
 8004720:	ee06 0a90 	vmov	s13, r0
 8004724:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004750 <get_delta_time+0x60>
 8004728:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800472c:	edc7 7a01 	vstr	s15, [r7, #4]
	last = now;
 8004730:	4906      	ldr	r1, [pc, #24]	@ (800474c <get_delta_time+0x5c>)
 8004732:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004736:	e9c1 2300 	strd	r2, r3, [r1]
	return dt;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	ee07 3a90 	vmov	s15, r3
}
 8004740:	eeb0 0a67 	vmov.f32	s0, s15
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800474c:	200005c0 	.word	0x200005c0
 8004750:	447a0000 	.word	0x447a0000
 8004754:	00000000 	.word	0x00000000

08004758 <update_orientation>:

void update_orientation(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	ed2d 8b02 	vpush	{d8}
 800475e:	b08c      	sub	sp, #48	@ 0x30
 8004760:	af00      	add	r7, sp, #0
 8004762:	ed87 0a07 	vstr	s0, [r7, #28]
 8004766:	edc7 0a06 	vstr	s1, [r7, #24]
 800476a:	ed87 1a05 	vstr	s2, [r7, #20]
 800476e:	edc7 1a04 	vstr	s3, [r7, #16]
 8004772:	ed87 2a03 	vstr	s4, [r7, #12]
 8004776:	edc7 2a02 	vstr	s5, [r7, #8]
 800477a:	ed87 3a01 	vstr	s6, [r7, #4]
	orientation.roll 	+= (gx - gyro_bias[0]) * dt;
 800477e:	4b9c      	ldr	r3, [pc, #624]	@ (80049f0 <update_orientation+0x298>)
 8004780:	ed93 7a00 	vldr	s14, [r3]
 8004784:	4b9b      	ldr	r3, [pc, #620]	@ (80049f4 <update_orientation+0x29c>)
 8004786:	edd3 7a00 	vldr	s15, [r3]
 800478a:	edd7 6a07 	vldr	s13, [r7, #28]
 800478e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004792:	edd7 7a01 	vldr	s15, [r7, #4]
 8004796:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800479a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800479e:	4b94      	ldr	r3, [pc, #592]	@ (80049f0 <update_orientation+0x298>)
 80047a0:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch 	+= (gy - gyro_bias[1]) * dt;
 80047a4:	4b92      	ldr	r3, [pc, #584]	@ (80049f0 <update_orientation+0x298>)
 80047a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80047aa:	4b92      	ldr	r3, [pc, #584]	@ (80049f4 <update_orientation+0x29c>)
 80047ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80047b0:	edd7 6a06 	vldr	s13, [r7, #24]
 80047b4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80047b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80047bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047c4:	4b8a      	ldr	r3, [pc, #552]	@ (80049f0 <update_orientation+0x298>)
 80047c6:	edc3 7a01 	vstr	s15, [r3, #4]
	orientation.yaw 	+= (gz - gyro_bias[2]) * dt;
 80047ca:	4b89      	ldr	r3, [pc, #548]	@ (80049f0 <update_orientation+0x298>)
 80047cc:	ed93 7a02 	vldr	s14, [r3, #8]
 80047d0:	4b88      	ldr	r3, [pc, #544]	@ (80049f4 <update_orientation+0x29c>)
 80047d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80047d6:	edd7 6a05 	vldr	s13, [r7, #20]
 80047da:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80047de:	edd7 7a01 	vldr	s15, [r7, #4]
 80047e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ea:	4b81      	ldr	r3, [pc, #516]	@ (80049f0 <update_orientation+0x298>)
 80047ec:	edc3 7a02 	vstr	s15, [r3, #8]

	float acc_roll = atan2f(ay, az) * 180.0f / M_PI;
 80047f0:	edd7 0a02 	vldr	s1, [r7, #8]
 80047f4:	ed97 0a03 	vldr	s0, [r7, #12]
 80047f8:	f007 fc8a 	bl	800c110 <atan2f>
 80047fc:	eef0 7a40 	vmov.f32	s15, s0
 8004800:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 80049f8 <update_orientation+0x2a0>
 8004804:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004808:	ee17 0a90 	vmov	r0, s15
 800480c:	f7fb fe6c 	bl	80004e8 <__aeabi_f2d>
 8004810:	a375      	add	r3, pc, #468	@ (adr r3, 80049e8 <update_orientation+0x290>)
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	f7fb ffe9 	bl	80007ec <__aeabi_ddiv>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	4610      	mov	r0, r2
 8004820:	4619      	mov	r1, r3
 8004822:	f7fc f8cb 	bl	80009bc <__aeabi_d2f>
 8004826:	4603      	mov	r3, r0
 8004828:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float acc_pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * 180.0f / M_PI;
 800482a:	edd7 7a04 	vldr	s15, [r7, #16]
 800482e:	eeb1 8a67 	vneg.f32	s16, s15
 8004832:	edd7 7a03 	vldr	s15, [r7, #12]
 8004836:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800483a:	edd7 7a02 	vldr	s15, [r7, #8]
 800483e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004842:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004846:	eeb0 0a67 	vmov.f32	s0, s15
 800484a:	f007 fc63 	bl	800c114 <sqrtf>
 800484e:	eef0 7a40 	vmov.f32	s15, s0
 8004852:	eef0 0a67 	vmov.f32	s1, s15
 8004856:	eeb0 0a48 	vmov.f32	s0, s16
 800485a:	f007 fc59 	bl	800c110 <atan2f>
 800485e:	eef0 7a40 	vmov.f32	s15, s0
 8004862:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80049f8 <update_orientation+0x2a0>
 8004866:	ee67 7a87 	vmul.f32	s15, s15, s14
 800486a:	ee17 0a90 	vmov	r0, s15
 800486e:	f7fb fe3b 	bl	80004e8 <__aeabi_f2d>
 8004872:	a35d      	add	r3, pc, #372	@ (adr r3, 80049e8 <update_orientation+0x290>)
 8004874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004878:	f7fb ffb8 	bl	80007ec <__aeabi_ddiv>
 800487c:	4602      	mov	r2, r0
 800487e:	460b      	mov	r3, r1
 8004880:	4610      	mov	r0, r2
 8004882:	4619      	mov	r1, r3
 8004884:	f7fc f89a 	bl	80009bc <__aeabi_d2f>
 8004888:	4603      	mov	r3, r0
 800488a:	62bb      	str	r3, [r7, #40]	@ 0x28

	const float alpha = 0.88f;
 800488c:	4b5b      	ldr	r3, [pc, #364]	@ (80049fc <update_orientation+0x2a4>)
 800488e:	627b      	str	r3, [r7, #36]	@ 0x24
	orientation.roll  = alpha * orientation.roll  + (1.0f - alpha) * acc_roll;
 8004890:	4b57      	ldr	r3, [pc, #348]	@ (80049f0 <update_orientation+0x298>)
 8004892:	ed93 7a00 	vldr	s14, [r3]
 8004896:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800489a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800489e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048a2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80048a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80048aa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80048ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048b6:	4b4e      	ldr	r3, [pc, #312]	@ (80049f0 <update_orientation+0x298>)
 80048b8:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch = alpha * orientation.pitch + (1.0f - alpha) * acc_pitch;
 80048bc:	4b4c      	ldr	r3, [pc, #304]	@ (80049f0 <update_orientation+0x298>)
 80048be:	ed93 7a01 	vldr	s14, [r3, #4]
 80048c2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80048c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ce:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80048d2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80048d6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80048da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048e2:	4b43      	ldr	r3, [pc, #268]	@ (80049f0 <update_orientation+0x298>)
 80048e4:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.roll > 180)   orientation.roll -= 360;
 80048e8:	4b41      	ldr	r3, [pc, #260]	@ (80049f0 <update_orientation+0x298>)
 80048ea:	edd3 7a00 	vldr	s15, [r3]
 80048ee:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80049f8 <update_orientation+0x2a0>
 80048f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048fa:	dd09      	ble.n	8004910 <update_orientation+0x1b8>
 80048fc:	4b3c      	ldr	r3, [pc, #240]	@ (80049f0 <update_orientation+0x298>)
 80048fe:	edd3 7a00 	vldr	s15, [r3]
 8004902:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004a00 <update_orientation+0x2a8>
 8004906:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800490a:	4b39      	ldr	r3, [pc, #228]	@ (80049f0 <update_orientation+0x298>)
 800490c:	edc3 7a00 	vstr	s15, [r3]
	if (orientation.roll < -180)  orientation.roll += 360;
 8004910:	4b37      	ldr	r3, [pc, #220]	@ (80049f0 <update_orientation+0x298>)
 8004912:	edd3 7a00 	vldr	s15, [r3]
 8004916:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8004a04 <update_orientation+0x2ac>
 800491a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800491e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004922:	d509      	bpl.n	8004938 <update_orientation+0x1e0>
 8004924:	4b32      	ldr	r3, [pc, #200]	@ (80049f0 <update_orientation+0x298>)
 8004926:	edd3 7a00 	vldr	s15, [r3]
 800492a:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8004a00 <update_orientation+0x2a8>
 800492e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004932:	4b2f      	ldr	r3, [pc, #188]	@ (80049f0 <update_orientation+0x298>)
 8004934:	edc3 7a00 	vstr	s15, [r3]

	if (orientation.pitch > 180)  orientation.pitch -= 360;
 8004938:	4b2d      	ldr	r3, [pc, #180]	@ (80049f0 <update_orientation+0x298>)
 800493a:	edd3 7a01 	vldr	s15, [r3, #4]
 800493e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80049f8 <update_orientation+0x2a0>
 8004942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800494a:	dd09      	ble.n	8004960 <update_orientation+0x208>
 800494c:	4b28      	ldr	r3, [pc, #160]	@ (80049f0 <update_orientation+0x298>)
 800494e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004952:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004a00 <update_orientation+0x2a8>
 8004956:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800495a:	4b25      	ldr	r3, [pc, #148]	@ (80049f0 <update_orientation+0x298>)
 800495c:	edc3 7a01 	vstr	s15, [r3, #4]
	if (orientation.pitch < -180) orientation.pitch += 360;
 8004960:	4b23      	ldr	r3, [pc, #140]	@ (80049f0 <update_orientation+0x298>)
 8004962:	edd3 7a01 	vldr	s15, [r3, #4]
 8004966:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004a04 <update_orientation+0x2ac>
 800496a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800496e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004972:	d509      	bpl.n	8004988 <update_orientation+0x230>
 8004974:	4b1e      	ldr	r3, [pc, #120]	@ (80049f0 <update_orientation+0x298>)
 8004976:	edd3 7a01 	vldr	s15, [r3, #4]
 800497a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8004a00 <update_orientation+0x2a8>
 800497e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004982:	4b1b      	ldr	r3, [pc, #108]	@ (80049f0 <update_orientation+0x298>)
 8004984:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.yaw > 180)    orientation.yaw -= 360;
 8004988:	4b19      	ldr	r3, [pc, #100]	@ (80049f0 <update_orientation+0x298>)
 800498a:	edd3 7a02 	vldr	s15, [r3, #8]
 800498e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80049f8 <update_orientation+0x2a0>
 8004992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800499a:	dd09      	ble.n	80049b0 <update_orientation+0x258>
 800499c:	4b14      	ldr	r3, [pc, #80]	@ (80049f0 <update_orientation+0x298>)
 800499e:	edd3 7a02 	vldr	s15, [r3, #8]
 80049a2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004a00 <update_orientation+0x2a8>
 80049a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049aa:	4b11      	ldr	r3, [pc, #68]	@ (80049f0 <update_orientation+0x298>)
 80049ac:	edc3 7a02 	vstr	s15, [r3, #8]
	if (orientation.yaw < -180)   orientation.yaw += 360;
 80049b0:	4b0f      	ldr	r3, [pc, #60]	@ (80049f0 <update_orientation+0x298>)
 80049b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80049b6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8004a04 <update_orientation+0x2ac>
 80049ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c2:	d400      	bmi.n	80049c6 <update_orientation+0x26e>
}
 80049c4:	e009      	b.n	80049da <update_orientation+0x282>
	if (orientation.yaw < -180)   orientation.yaw += 360;
 80049c6:	4b0a      	ldr	r3, [pc, #40]	@ (80049f0 <update_orientation+0x298>)
 80049c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80049cc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8004a00 <update_orientation+0x2a8>
 80049d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049d4:	4b06      	ldr	r3, [pc, #24]	@ (80049f0 <update_orientation+0x298>)
 80049d6:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80049da:	bf00      	nop
 80049dc:	3730      	adds	r7, #48	@ 0x30
 80049de:	46bd      	mov	sp, r7
 80049e0:	ecbd 8b02 	vpop	{d8}
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	54442d18 	.word	0x54442d18
 80049ec:	400921fb 	.word	0x400921fb
 80049f0:	2000058c 	.word	0x2000058c
 80049f4:	20000598 	.word	0x20000598
 80049f8:	43340000 	.word	0x43340000
 80049fc:	3f6147ae 	.word	0x3f6147ae
 8004a00:	43b40000 	.word	0x43b40000
 8004a04:	c3340000 	.word	0xc3340000

08004a08 <calibrate_gyro>:

void calibrate_gyro(int samples)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b08a      	sub	sp, #40	@ 0x28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
	float sum[3] = {0};
 8004a10:	f107 0318 	add.w	r3, r7, #24
 8004a14:	2200      	movs	r2, #0
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	605a      	str	r2, [r3, #4]
 8004a1a:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < samples; i++)
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a20:	e023      	b.n	8004a6a <calibrate_gyro+0x62>
	{
		float g_calib[3];
		mpu6500_basic_read(g_calib, dps);
 8004a22:	f107 030c 	add.w	r3, r7, #12
 8004a26:	4927      	ldr	r1, [pc, #156]	@ (8004ac4 <calibrate_gyro+0xbc>)
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7ff fa1f 	bl	8003e6c <mpu6500_basic_read>
	    sum[0] += g_calib[0];
 8004a2e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004a32:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a3a:	edc7 7a06 	vstr	s15, [r7, #24]
	    sum[1] += g_calib[1];
 8004a3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004a42:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a4a:	edc7 7a07 	vstr	s15, [r7, #28]
	    sum[2] += g_calib[2];
 8004a4e:	ed97 7a08 	vldr	s14, [r7, #32]
 8004a52:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a5a:	edc7 7a08 	vstr	s15, [r7, #32]
	    HAL_Delay(10);
 8004a5e:	200a      	movs	r0, #10
 8004a60:	f001 fa5e 	bl	8005f20 <HAL_Delay>
	for (int i = 0; i < samples; i++)
 8004a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a66:	3301      	adds	r3, #1
 8004a68:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	dbd7      	blt.n	8004a22 <calibrate_gyro+0x1a>
	 }

	 gyro_bias[0] = sum[0] / samples;
 8004a72:	edd7 6a06 	vldr	s13, [r7, #24]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	ee07 3a90 	vmov	s15, r3
 8004a7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a84:	4b10      	ldr	r3, [pc, #64]	@ (8004ac8 <calibrate_gyro+0xc0>)
 8004a86:	edc3 7a00 	vstr	s15, [r3]
	 gyro_bias[1] = sum[1] / samples;
 8004a8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac8 <calibrate_gyro+0xc0>)
 8004a9e:	edc3 7a01 	vstr	s15, [r3, #4]
	 gyro_bias[2] = sum[2] / samples;
 8004aa2:	edd7 6a08 	vldr	s13, [r7, #32]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	ee07 3a90 	vmov	s15, r3
 8004aac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ab4:	4b04      	ldr	r3, [pc, #16]	@ (8004ac8 <calibrate_gyro+0xc0>)
 8004ab6:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8004aba:	bf00      	nop
 8004abc:	3728      	adds	r7, #40	@ 0x28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20000578 	.word	0x20000578
 8004ac8:	20000598 	.word	0x20000598

08004acc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
	if(htim == &htim1)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a06      	ldr	r2, [pc, #24]	@ (8004af0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d102      	bne.n	8004ae2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		MPU_Flag = 1;
 8004adc:	4b05      	ldr	r3, [pc, #20]	@ (8004af4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]
	}
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	20000690 	.word	0x20000690
 8004af4:	20000588 	.word	0x20000588

08004af8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8004afe:	f000 f96b 	bl	8004dd8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b02:	f001 f9af 	bl	8005e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b06:	f000 f901 	bl	8004d0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b0a:	f7ff f9f9 	bl	8003f00 <MX_GPIO_Init>
  MX_DMA_Init();
 8004b0e:	f7fc fa2b 	bl	8000f68 <MX_DMA_Init>
  MX_TIM2_Init();
 8004b12:	f000 fc1f 	bl	8005354 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004b16:	f000 fc9f 	bl	8005458 <MX_TIM3_Init>
  MX_TIM5_Init();
 8004b1a:	f000 fd2b 	bl	8005574 <MX_TIM5_Init>
  MX_TIM12_Init();
 8004b1e:	f000 fda1 	bl	8005664 <MX_TIM12_Init>
  MX_SPI1_Init();
 8004b22:	f000 f98b 	bl	8004e3c <MX_SPI1_Init>
  MX_TIM1_Init();
 8004b26:	f000 fb6b 	bl	8005200 <MX_TIM1_Init>
  MX_I2C1_Init();
 8004b2a:	f7ff fa85 	bl	8004038 <MX_I2C1_Init>
  MX_UART4_Init();
 8004b2e:	f000 ff77 	bl	8005a20 <MX_UART4_Init>
  MX_SPI2_Init();
 8004b32:	f000 f9c1 	bl	8004eb8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004b36:	2108      	movs	r1, #8
 8004b38:	4862      	ldr	r0, [pc, #392]	@ (8004cc4 <main+0x1cc>)
 8004b3a:	f005 fa6f 	bl	800a01c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8004b3e:	210c      	movs	r1, #12
 8004b40:	4860      	ldr	r0, [pc, #384]	@ (8004cc4 <main+0x1cc>)
 8004b42:	f005 fa6b 	bl	800a01c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004b46:	2100      	movs	r1, #0
 8004b48:	485f      	ldr	r0, [pc, #380]	@ (8004cc8 <main+0x1d0>)
 8004b4a:	f005 fa67 	bl	800a01c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004b4e:	2108      	movs	r1, #8
 8004b50:	485d      	ldr	r0, [pc, #372]	@ (8004cc8 <main+0x1d0>)
 8004b52:	f005 fa63 	bl	800a01c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004b56:	210c      	movs	r1, #12
 8004b58:	485b      	ldr	r0, [pc, #364]	@ (8004cc8 <main+0x1d0>)
 8004b5a:	f005 fa5f 	bl	800a01c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8004b5e:	210c      	movs	r1, #12
 8004b60:	485a      	ldr	r0, [pc, #360]	@ (8004ccc <main+0x1d4>)
 8004b62:	f005 fa5b 	bl	800a01c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8004b66:	2104      	movs	r1, #4
 8004b68:	4859      	ldr	r0, [pc, #356]	@ (8004cd0 <main+0x1d8>)
 8004b6a:	f005 fa57 	bl	800a01c <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim1);
 8004b6e:	4859      	ldr	r0, [pc, #356]	@ (8004cd4 <main+0x1dc>)
 8004b70:	f005 f91a 	bl	8009da8 <HAL_TIM_Base_Start_IT>

  ibus_init();
 8004b74:	f7ff fb0e 	bl	8004194 <ibus_init>
//  if (res != 0)
//  {
//      return 1;
//  }

  res = mpu6500_basic_init(MPU6500_INTERFACE_SPI, MPU6500_ADDRESS_AD0_LOW);
 8004b78:	21d0      	movs	r1, #208	@ 0xd0
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	f7fe fd2a 	bl	80035d4 <mpu6500_basic_init>
 8004b80:	4603      	mov	r3, r0
 8004b82:	461a      	mov	r2, r3
 8004b84:	4b54      	ldr	r3, [pc, #336]	@ (8004cd8 <main+0x1e0>)
 8004b86:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8004b88:	2201      	movs	r2, #1
 8004b8a:	2108      	movs	r1, #8
 8004b8c:	4853      	ldr	r0, [pc, #332]	@ (8004cdc <main+0x1e4>)
 8004b8e:	f002 f8b9 	bl	8006d04 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //testowa inicjalizacja silnikow
  ESC_SetPulse_us(1000, 0);
 8004b92:	2100      	movs	r1, #0
 8004b94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004b98:	f7ff fd4a 	bl	8004630 <ESC_SetPulse_us>
  HAL_Delay(2000);
 8004b9c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004ba0:	f001 f9be 	bl	8005f20 <HAL_Delay>
  ESC_SetPulse_us(1500, 0);
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8004baa:	f7ff fd41 	bl	8004630 <ESC_SetPulse_us>

  calibrate_gyro(500);
 8004bae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004bb2:	f7ff ff29 	bl	8004a08 <calibrate_gyro>
	  //Servo_SetPulse_us(450);
	  //HAL_Delay(1500);
	  //Servo_SetPulse_us(2550);
	  //HAL_Delay(1500);

	  ibus_read(ibus_data);
 8004bb6:	484a      	ldr	r0, [pc, #296]	@ (8004ce0 <main+0x1e8>)
 8004bb8:	f7ff fafa 	bl	80041b0 <ibus_read>
	  ibus_soft_failsafe(ibus_data, 10); // if ibus is not updated, clear ibus data.
 8004bbc:	210a      	movs	r1, #10
 8004bbe:	4848      	ldr	r0, [pc, #288]	@ (8004ce0 <main+0x1e8>)
 8004bc0:	f7ff fb8c 	bl	80042dc <ibus_soft_failsafe>
	  HAL_Delay(10);
 8004bc4:	200a      	movs	r0, #10
 8004bc6:	f001 f9ab 	bl	8005f20 <HAL_Delay>

	  compute_motor_pwm(
 8004bca:	4b46      	ldr	r3, [pc, #280]	@ (8004ce4 <main+0x1ec>)
 8004bcc:	edd3 7a00 	vldr	s15, [r3]
 8004bd0:	4b44      	ldr	r3, [pc, #272]	@ (8004ce4 <main+0x1ec>)
 8004bd2:	ed93 7a01 	vldr	s14, [r3, #4]
 8004bd6:	4b43      	ldr	r3, [pc, #268]	@ (8004ce4 <main+0x1ec>)
 8004bd8:	edd3 6a02 	vldr	s13, [r3, #8]
 8004bdc:	4b42      	ldr	r3, [pc, #264]	@ (8004ce8 <main+0x1f0>)
 8004bde:	ed93 6a00 	vldr	s12, [r3]
 8004be2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ce0 <main+0x1e8>)
 8004be4:	8898      	ldrh	r0, [r3, #4]
 8004be6:	4b41      	ldr	r3, [pc, #260]	@ (8004cec <main+0x1f4>)
 8004be8:	9300      	str	r3, [sp, #0]
 8004bea:	4b41      	ldr	r3, [pc, #260]	@ (8004cf0 <main+0x1f8>)
 8004bec:	4a41      	ldr	r2, [pc, #260]	@ (8004cf4 <main+0x1fc>)
 8004bee:	4942      	ldr	r1, [pc, #264]	@ (8004cf8 <main+0x200>)
 8004bf0:	eef0 1a46 	vmov.f32	s3, s12
 8004bf4:	eeb0 1a66 	vmov.f32	s2, s13
 8004bf8:	eef0 0a47 	vmov.f32	s1, s14
 8004bfc:	eeb0 0a67 	vmov.f32	s0, s15
 8004c00:	f7ff fbf0 	bl	80043e4 <compute_motor_pwm>
	      dt,
	      ibus_data[2],     // throttle z aparatury
	      &m1, &m2, &m3, &m4
	  );

	  ESC_SetPulse_us(m1, 1);
 8004c04:	4b3c      	ldr	r3, [pc, #240]	@ (8004cf8 <main+0x200>)
 8004c06:	881b      	ldrh	r3, [r3, #0]
 8004c08:	2101      	movs	r1, #1
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff fd10 	bl	8004630 <ESC_SetPulse_us>
	  ESC_SetPulse_us(m2, 2);
 8004c10:	4b38      	ldr	r3, [pc, #224]	@ (8004cf4 <main+0x1fc>)
 8004c12:	881b      	ldrh	r3, [r3, #0]
 8004c14:	2102      	movs	r1, #2
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7ff fd0a 	bl	8004630 <ESC_SetPulse_us>
	  ESC_SetPulse_us(m3, 3);
 8004c1c:	4b34      	ldr	r3, [pc, #208]	@ (8004cf0 <main+0x1f8>)
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	2103      	movs	r1, #3
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff fd04 	bl	8004630 <ESC_SetPulse_us>
	  ESC_SetPulse_us(m4, 4);
 8004c28:	4b30      	ldr	r3, [pc, #192]	@ (8004cec <main+0x1f4>)
 8004c2a:	881b      	ldrh	r3, [r3, #0]
 8004c2c:	2104      	movs	r1, #4
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7ff fcfe 	bl	8004630 <ESC_SetPulse_us>

	  if(MPU_Flag == 1)
 8004c34:	4b31      	ldr	r3, [pc, #196]	@ (8004cfc <main+0x204>)
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d13f      	bne.n	8004cbc <main+0x1c4>
	  {
		  if (mpu6500_basic_read(g, dps) != 0)
 8004c3c:	4930      	ldr	r1, [pc, #192]	@ (8004d00 <main+0x208>)
 8004c3e:	4831      	ldr	r0, [pc, #196]	@ (8004d04 <main+0x20c>)
 8004c40:	f7ff f914 	bl	8003e6c <mpu6500_basic_read>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <main+0x156>
		  {
			  (void)mpu6500_basic_deinit();
 8004c4a:	f7ff f949 	bl	8003ee0 <mpu6500_basic_deinit>
		  }


		  if (mpu6500_basic_read_temperature(&degrees) != 0)
 8004c4e:	482e      	ldr	r0, [pc, #184]	@ (8004d08 <main+0x210>)
 8004c50:	f7ff f8f4 	bl	8003e3c <mpu6500_basic_read_temperature>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <main+0x166>
		  {
			  (void)mpu6500_basic_deinit();
 8004c5a:	f7ff f941 	bl	8003ee0 <mpu6500_basic_deinit>
		  }

		  dt = get_delta_time();
 8004c5e:	f7ff fd47 	bl	80046f0 <get_delta_time>
 8004c62:	eef0 7a40 	vmov.f32	s15, s0
 8004c66:	4b20      	ldr	r3, [pc, #128]	@ (8004ce8 <main+0x1f0>)
 8004c68:	edc3 7a00 	vstr	s15, [r3]
		  update_orientation(dps[0], dps[1], dps[2], g[0], g[1], g[2], dt);
 8004c6c:	4b24      	ldr	r3, [pc, #144]	@ (8004d00 <main+0x208>)
 8004c6e:	edd3 7a00 	vldr	s15, [r3]
 8004c72:	4b23      	ldr	r3, [pc, #140]	@ (8004d00 <main+0x208>)
 8004c74:	ed93 7a01 	vldr	s14, [r3, #4]
 8004c78:	4b21      	ldr	r3, [pc, #132]	@ (8004d00 <main+0x208>)
 8004c7a:	edd3 6a02 	vldr	s13, [r3, #8]
 8004c7e:	4b21      	ldr	r3, [pc, #132]	@ (8004d04 <main+0x20c>)
 8004c80:	ed93 6a00 	vldr	s12, [r3]
 8004c84:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <main+0x20c>)
 8004c86:	edd3 5a01 	vldr	s11, [r3, #4]
 8004c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d04 <main+0x20c>)
 8004c8c:	ed93 5a02 	vldr	s10, [r3, #8]
 8004c90:	4b15      	ldr	r3, [pc, #84]	@ (8004ce8 <main+0x1f0>)
 8004c92:	edd3 4a00 	vldr	s9, [r3]
 8004c96:	eeb0 3a64 	vmov.f32	s6, s9
 8004c9a:	eef0 2a45 	vmov.f32	s5, s10
 8004c9e:	eeb0 2a65 	vmov.f32	s4, s11
 8004ca2:	eef0 1a46 	vmov.f32	s3, s12
 8004ca6:	eeb0 1a66 	vmov.f32	s2, s13
 8004caa:	eef0 0a47 	vmov.f32	s1, s14
 8004cae:	eeb0 0a67 	vmov.f32	s0, s15
 8004cb2:	f7ff fd51 	bl	8004758 <update_orientation>

		  MPU_Flag = 0;
 8004cb6:	4b11      	ldr	r3, [pc, #68]	@ (8004cfc <main+0x204>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	701a      	strb	r2, [r3, #0]
	  }

	  HAL_Delay(10);
 8004cbc:	200a      	movs	r0, #10
 8004cbe:	f001 f92f 	bl	8005f20 <HAL_Delay>
	  ibus_read(ibus_data);
 8004cc2:	e778      	b.n	8004bb6 <main+0xbe>
 8004cc4:	200006dc 	.word	0x200006dc
 8004cc8:	20000728 	.word	0x20000728
 8004ccc:	20000774 	.word	0x20000774
 8004cd0:	200007c0 	.word	0x200007c0
 8004cd4:	20000690 	.word	0x20000690
 8004cd8:	20000569 	.word	0x20000569
 8004cdc:	40020800 	.word	0x40020800
 8004ce0:	200005a8 	.word	0x200005a8
 8004ce4:	2000058c 	.word	0x2000058c
 8004ce8:	200005a4 	.word	0x200005a4
 8004cec:	200005ba 	.word	0x200005ba
 8004cf0:	200005b8 	.word	0x200005b8
 8004cf4:	200005b6 	.word	0x200005b6
 8004cf8:	200005b4 	.word	0x200005b4
 8004cfc:	20000588 	.word	0x20000588
 8004d00:	20000578 	.word	0x20000578
 8004d04:	2000056c 	.word	0x2000056c
 8004d08:	20000584 	.word	0x20000584

08004d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b094      	sub	sp, #80	@ 0x50
 8004d10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d12:	f107 0320 	add.w	r3, r7, #32
 8004d16:	2230      	movs	r2, #48	@ 0x30
 8004d18:	2100      	movs	r1, #0
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f007 f9c5 	bl	800c0aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d20:	f107 030c 	add.w	r3, r7, #12
 8004d24:	2200      	movs	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	605a      	str	r2, [r3, #4]
 8004d2a:	609a      	str	r2, [r3, #8]
 8004d2c:	60da      	str	r2, [r3, #12]
 8004d2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d30:	4b27      	ldr	r3, [pc, #156]	@ (8004dd0 <SystemClock_Config+0xc4>)
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	4a26      	ldr	r2, [pc, #152]	@ (8004dd0 <SystemClock_Config+0xc4>)
 8004d36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d3c:	4b24      	ldr	r3, [pc, #144]	@ (8004dd0 <SystemClock_Config+0xc4>)
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d44:	60bb      	str	r3, [r7, #8]
 8004d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004d48:	4b22      	ldr	r3, [pc, #136]	@ (8004dd4 <SystemClock_Config+0xc8>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004d50:	4a20      	ldr	r2, [pc, #128]	@ (8004dd4 <SystemClock_Config+0xc8>)
 8004d52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d56:	6013      	str	r3, [r2, #0]
 8004d58:	4b1e      	ldr	r3, [pc, #120]	@ (8004dd4 <SystemClock_Config+0xc8>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004d60:	607b      	str	r3, [r7, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004d64:	2302      	movs	r3, #2
 8004d66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004d6c:	2310      	movs	r3, #16
 8004d6e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d70:	2302      	movs	r3, #2
 8004d72:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004d74:	2300      	movs	r3, #0
 8004d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004d78:	2308      	movs	r3, #8
 8004d7a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8004d7c:	2360      	movs	r3, #96	@ 0x60
 8004d7e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004d80:	2304      	movs	r3, #4
 8004d82:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004d84:	2302      	movs	r3, #2
 8004d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d88:	f107 0320 	add.w	r3, r7, #32
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f002 ff03 	bl	8007b98 <HAL_RCC_OscConfig>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004d98:	f000 f84a 	bl	8004e30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004d9c:	230f      	movs	r3, #15
 8004d9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004da0:	2302      	movs	r3, #2
 8004da2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8004da4:	2380      	movs	r3, #128	@ 0x80
 8004da6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004db0:	f107 030c 	add.w	r3, r7, #12
 8004db4:	2100      	movs	r1, #0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f003 f992 	bl	80080e0 <HAL_RCC_ClockConfig>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8004dc2:	f000 f835 	bl	8004e30 <Error_Handler>
  }
}
 8004dc6:	bf00      	nop
 8004dc8:	3750      	adds	r7, #80	@ 0x50
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	40007000 	.word	0x40007000

08004dd8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8004dde:	463b      	mov	r3, r7
 8004de0:	2200      	movs	r2, #0
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	605a      	str	r2, [r3, #4]
 8004de6:	609a      	str	r2, [r3, #8]
 8004de8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8004dea:	f001 f9cf 	bl	800618c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8004dee:	2301      	movs	r3, #1
 8004df0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8004df2:	2300      	movs	r3, #0
 8004df4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8004df6:	2300      	movs	r3, #0
 8004df8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8004dfa:	231f      	movs	r3, #31
 8004dfc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8004dfe:	2387      	movs	r3, #135	@ 0x87
 8004e00:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8004e06:	2300      	movs	r3, #0
 8004e08:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8004e12:	2300      	movs	r3, #0
 8004e14:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8004e16:	2300      	movs	r3, #0
 8004e18:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004e1a:	463b      	mov	r3, r7
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f001 f9ed 	bl	80061fc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004e22:	2004      	movs	r0, #4
 8004e24:	f001 f9ca 	bl	80061bc <HAL_MPU_Enable>

}
 8004e28:	bf00      	nop
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004e34:	b672      	cpsid	i
}
 8004e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004e38:	bf00      	nop
 8004e3a:	e7fd      	b.n	8004e38 <Error_Handler+0x8>

08004e3c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004e40:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e42:	4a1c      	ldr	r2, [pc, #112]	@ (8004eb4 <MX_SPI1_Init+0x78>)
 8004e44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004e46:	4b1a      	ldr	r3, [pc, #104]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004e4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004e4e:	4b18      	ldr	r3, [pc, #96]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004e54:	4b16      	ldr	r3, [pc, #88]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e56:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004e5a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e5c:	4b14      	ldr	r3, [pc, #80]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004e62:	4b13      	ldr	r3, [pc, #76]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004e68:	4b11      	ldr	r3, [pc, #68]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e6e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004e70:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e72:	2220      	movs	r2, #32
 8004e74:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004e76:	4b0e      	ldr	r3, [pc, #56]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e82:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004e88:	4b09      	ldr	r3, [pc, #36]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e8a:	2207      	movs	r2, #7
 8004e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004e8e:	4b08      	ldr	r3, [pc, #32]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004e94:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004e9a:	4805      	ldr	r0, [pc, #20]	@ (8004eb0 <MX_SPI1_Init+0x74>)
 8004e9c:	f003 fe8e 	bl	8008bbc <HAL_SPI_Init>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004ea6:	f7ff ffc3 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	200005c8 	.word	0x200005c8
 8004eb4:	40013000 	.word	0x40013000

08004eb8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8004f30 <MX_SPI2_Init+0x78>)
 8004ec0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ec4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004ec8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004eca:	4b18      	ldr	r3, [pc, #96]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8004ed0:	4b16      	ldr	r3, [pc, #88]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ed2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004ed6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ed8:	4b14      	ldr	r3, [pc, #80]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ede:	4b13      	ldr	r3, [pc, #76]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004ee4:	4b11      	ldr	r3, [pc, #68]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004eea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004eec:	4b0f      	ldr	r3, [pc, #60]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004efe:	4b0b      	ldr	r3, [pc, #44]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004f04:	4b09      	ldr	r3, [pc, #36]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004f06:	2207      	movs	r2, #7
 8004f08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004f0a:	4b08      	ldr	r3, [pc, #32]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004f10:	4b06      	ldr	r3, [pc, #24]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004f12:	2208      	movs	r2, #8
 8004f14:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004f16:	4805      	ldr	r0, [pc, #20]	@ (8004f2c <MX_SPI2_Init+0x74>)
 8004f18:	f003 fe50 	bl	8008bbc <HAL_SPI_Init>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8004f22:	f7ff ff85 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004f26:	bf00      	nop
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	2000062c 	.word	0x2000062c
 8004f30:	40003800 	.word	0x40003800

08004f34 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08c      	sub	sp, #48	@ 0x30
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f3c:	f107 031c 	add.w	r3, r7, #28
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	605a      	str	r2, [r3, #4]
 8004f46:	609a      	str	r2, [r3, #8]
 8004f48:	60da      	str	r2, [r3, #12]
 8004f4a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a40      	ldr	r2, [pc, #256]	@ (8005054 <HAL_SPI_MspInit+0x120>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d130      	bne.n	8004fb8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004f56:	4b40      	ldr	r3, [pc, #256]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	4a3f      	ldr	r2, [pc, #252]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004f5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f62:	4b3d      	ldr	r3, [pc, #244]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f6a:	61bb      	str	r3, [r7, #24]
 8004f6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f72:	4a39      	ldr	r2, [pc, #228]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004f74:	f043 0301 	orr.w	r3, r3, #1
 8004f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f7a:	4b37      	ldr	r3, [pc, #220]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	617b      	str	r3, [r7, #20]
 8004f84:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = MPU_SCK_Pin|MPU_MISO_Pin|MPU_MOSI_Pin;
 8004f86:	23e0      	movs	r3, #224	@ 0xe0
 8004f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f92:	2303      	movs	r3, #3
 8004f94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004f96:	2305      	movs	r3, #5
 8004f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f9a:	f107 031c 	add.w	r3, r7, #28
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	482e      	ldr	r0, [pc, #184]	@ (800505c <HAL_SPI_MspInit+0x128>)
 8004fa2:	f001 fd13 	bl	80069cc <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2100      	movs	r1, #0
 8004faa:	2023      	movs	r0, #35	@ 0x23
 8004fac:	f001 f8b7 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004fb0:	2023      	movs	r0, #35	@ 0x23
 8004fb2:	f001 f8d0 	bl	8006156 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004fb6:	e049      	b.n	800504c <HAL_SPI_MspInit+0x118>
  else if(spiHandle->Instance==SPI2)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a28      	ldr	r2, [pc, #160]	@ (8005060 <HAL_SPI_MspInit+0x12c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d144      	bne.n	800504c <HAL_SPI_MspInit+0x118>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004fc2:	4b25      	ldr	r3, [pc, #148]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	4a24      	ldr	r2, [pc, #144]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004fc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fce:	4b22      	ldr	r3, [pc, #136]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fd6:	613b      	str	r3, [r7, #16]
 8004fd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fda:	4b1f      	ldr	r3, [pc, #124]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fde:	4a1e      	ldr	r2, [pc, #120]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004fe0:	f043 0304 	orr.w	r3, r3, #4
 8004fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fea:	f003 0304 	and.w	r3, r3, #4
 8004fee:	60fb      	str	r3, [r7, #12]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ff2:	4b19      	ldr	r3, [pc, #100]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff6:	4a18      	ldr	r2, [pc, #96]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8004ff8:	f043 0302 	orr.w	r3, r3, #2
 8004ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ffe:	4b16      	ldr	r3, [pc, #88]	@ (8005058 <HAL_SPI_MspInit+0x124>)
 8005000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005002:	f003 0302 	and.w	r3, r3, #2
 8005006:	60bb      	str	r3, [r7, #8]
 8005008:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800500a:	2306      	movs	r3, #6
 800500c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800500e:	2302      	movs	r3, #2
 8005010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005012:	2300      	movs	r3, #0
 8005014:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005016:	2303      	movs	r3, #3
 8005018:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800501a:	2305      	movs	r3, #5
 800501c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800501e:	f107 031c 	add.w	r3, r7, #28
 8005022:	4619      	mov	r1, r3
 8005024:	480f      	ldr	r0, [pc, #60]	@ (8005064 <HAL_SPI_MspInit+0x130>)
 8005026:	f001 fcd1 	bl	80069cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800502a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800502e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005030:	2302      	movs	r3, #2
 8005032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005034:	2300      	movs	r3, #0
 8005036:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005038:	2303      	movs	r3, #3
 800503a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800503c:	2305      	movs	r3, #5
 800503e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005040:	f107 031c 	add.w	r3, r7, #28
 8005044:	4619      	mov	r1, r3
 8005046:	4808      	ldr	r0, [pc, #32]	@ (8005068 <HAL_SPI_MspInit+0x134>)
 8005048:	f001 fcc0 	bl	80069cc <HAL_GPIO_Init>
}
 800504c:	bf00      	nop
 800504e:	3730      	adds	r7, #48	@ 0x30
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40013000 	.word	0x40013000
 8005058:	40023800 	.word	0x40023800
 800505c:	40020000 	.word	0x40020000
 8005060:	40003800 	.word	0x40003800
 8005064:	40020800 	.word	0x40020800
 8005068:	40020400 	.word	0x40020400

0800506c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005072:	4b0f      	ldr	r3, [pc, #60]	@ (80050b0 <HAL_MspInit+0x44>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	4a0e      	ldr	r2, [pc, #56]	@ (80050b0 <HAL_MspInit+0x44>)
 8005078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800507c:	6413      	str	r3, [r2, #64]	@ 0x40
 800507e:	4b0c      	ldr	r3, [pc, #48]	@ (80050b0 <HAL_MspInit+0x44>)
 8005080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005086:	607b      	str	r3, [r7, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800508a:	4b09      	ldr	r3, [pc, #36]	@ (80050b0 <HAL_MspInit+0x44>)
 800508c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508e:	4a08      	ldr	r2, [pc, #32]	@ (80050b0 <HAL_MspInit+0x44>)
 8005090:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005094:	6453      	str	r3, [r2, #68]	@ 0x44
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <HAL_MspInit+0x44>)
 8005098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800509a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800509e:	603b      	str	r3, [r7, #0]
 80050a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050a2:	bf00      	nop
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40023800 	.word	0x40023800

080050b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80050b8:	bf00      	nop
 80050ba:	e7fd      	b.n	80050b8 <NMI_Handler+0x4>

080050bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050c0:	bf00      	nop
 80050c2:	e7fd      	b.n	80050c0 <HardFault_Handler+0x4>

080050c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050c8:	bf00      	nop
 80050ca:	e7fd      	b.n	80050c8 <MemManage_Handler+0x4>

080050cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050d0:	bf00      	nop
 80050d2:	e7fd      	b.n	80050d0 <BusFault_Handler+0x4>

080050d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050d8:	bf00      	nop
 80050da:	e7fd      	b.n	80050d8 <UsageFault_Handler+0x4>

080050dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050e0:	bf00      	nop
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050ea:	b480      	push	{r7}
 80050ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050ee:	bf00      	nop
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050fc:	bf00      	nop
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800510a:	f000 fee9 	bl	8005ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800510e:	bf00      	nop
 8005110:	bd80      	pop	{r7, pc}
	...

08005114 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005118:	4802      	ldr	r0, [pc, #8]	@ (8005124 <DMA1_Stream2_IRQHandler+0x10>)
 800511a:	f001 f9df 	bl	80064dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	20000894 	.word	0x20000894

08005128 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800512c:	4802      	ldr	r0, [pc, #8]	@ (8005138 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800512e:	f005 f86f 	bl	800a210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005132:	bf00      	nop
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	20000690 	.word	0x20000690

0800513c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005140:	4802      	ldr	r0, [pc, #8]	@ (800514c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005142:	f005 f865 	bl	800a210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000690 	.word	0x20000690

08005150 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005154:	4802      	ldr	r0, [pc, #8]	@ (8005160 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8005156:	f005 f85b 	bl	800a210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800515a:	bf00      	nop
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	20000690 	.word	0x20000690

08005164 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005168:	4802      	ldr	r0, [pc, #8]	@ (8005174 <TIM1_CC_IRQHandler+0x10>)
 800516a:	f005 f851 	bl	800a210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800516e:	bf00      	nop
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	20000690 	.word	0x20000690

08005178 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800517c:	4802      	ldr	r0, [pc, #8]	@ (8005188 <TIM2_IRQHandler+0x10>)
 800517e:	f005 f847 	bl	800a210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005182:	bf00      	nop
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	200006dc 	.word	0x200006dc

0800518c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005190:	4802      	ldr	r0, [pc, #8]	@ (800519c <TIM3_IRQHandler+0x10>)
 8005192:	f005 f83d 	bl	800a210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005196:	bf00      	nop
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20000728 	.word	0x20000728

080051a0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80051a4:	4802      	ldr	r0, [pc, #8]	@ (80051b0 <I2C1_EV_IRQHandler+0x10>)
 80051a6:	f001 fe63 	bl	8006e70 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80051aa:	bf00      	nop
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	200004f4 	.word	0x200004f4

080051b4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80051b8:	4802      	ldr	r0, [pc, #8]	@ (80051c4 <I2C1_ER_IRQHandler+0x10>)
 80051ba:	f001 fe73 	bl	8006ea4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80051be:	bf00      	nop
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	200004f4 	.word	0x200004f4

080051c8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80051cc:	4802      	ldr	r0, [pc, #8]	@ (80051d8 <SPI1_IRQHandler+0x10>)
 80051ce:	f004 fa6d 	bl	80096ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80051d2:	bf00      	nop
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	200005c8 	.word	0x200005c8

080051dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051e0:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <SystemInit+0x20>)
 80051e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e6:	4a05      	ldr	r2, [pc, #20]	@ (80051fc <SystemInit+0x20>)
 80051e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80051ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80051f0:	bf00      	nop
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	e000ed00 	.word	0xe000ed00

08005200 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b09a      	sub	sp, #104	@ 0x68
 8005204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005206:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800520a:	2200      	movs	r2, #0
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	605a      	str	r2, [r3, #4]
 8005210:	609a      	str	r2, [r3, #8]
 8005212:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005214:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	605a      	str	r2, [r3, #4]
 800521e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005220:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005224:	2200      	movs	r2, #0
 8005226:	601a      	str	r2, [r3, #0]
 8005228:	605a      	str	r2, [r3, #4]
 800522a:	609a      	str	r2, [r3, #8]
 800522c:	60da      	str	r2, [r3, #12]
 800522e:	611a      	str	r2, [r3, #16]
 8005230:	615a      	str	r2, [r3, #20]
 8005232:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005234:	1d3b      	adds	r3, r7, #4
 8005236:	222c      	movs	r2, #44	@ 0x2c
 8005238:	2100      	movs	r1, #0
 800523a:	4618      	mov	r0, r3
 800523c:	f006 ff35 	bl	800c0aa <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005240:	4b42      	ldr	r3, [pc, #264]	@ (800534c <MX_TIM1_Init+0x14c>)
 8005242:	4a43      	ldr	r2, [pc, #268]	@ (8005350 <MX_TIM1_Init+0x150>)
 8005244:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8005246:	4b41      	ldr	r3, [pc, #260]	@ (800534c <MX_TIM1_Init+0x14c>)
 8005248:	222f      	movs	r2, #47	@ 0x2f
 800524a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800524c:	4b3f      	ldr	r3, [pc, #252]	@ (800534c <MX_TIM1_Init+0x14c>)
 800524e:	2200      	movs	r2, #0
 8005250:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8005252:	4b3e      	ldr	r3, [pc, #248]	@ (800534c <MX_TIM1_Init+0x14c>)
 8005254:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005258:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800525a:	4b3c      	ldr	r3, [pc, #240]	@ (800534c <MX_TIM1_Init+0x14c>)
 800525c:	2200      	movs	r2, #0
 800525e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005260:	4b3a      	ldr	r3, [pc, #232]	@ (800534c <MX_TIM1_Init+0x14c>)
 8005262:	2200      	movs	r2, #0
 8005264:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005266:	4b39      	ldr	r3, [pc, #228]	@ (800534c <MX_TIM1_Init+0x14c>)
 8005268:	2200      	movs	r2, #0
 800526a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800526c:	4837      	ldr	r0, [pc, #220]	@ (800534c <MX_TIM1_Init+0x14c>)
 800526e:	f004 fd43 	bl	8009cf8 <HAL_TIM_Base_Init>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d001      	beq.n	800527c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005278:	f7ff fdda 	bl	8004e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800527c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005280:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005282:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005286:	4619      	mov	r1, r3
 8005288:	4830      	ldr	r0, [pc, #192]	@ (800534c <MX_TIM1_Init+0x14c>)
 800528a:	f005 fa57 	bl	800a73c <HAL_TIM_ConfigClockSource>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005294:	f7ff fdcc 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8005298:	482c      	ldr	r0, [pc, #176]	@ (800534c <MX_TIM1_Init+0x14c>)
 800529a:	f004 fdfd 	bl	8009e98 <HAL_TIM_OC_Init>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80052a4:	f7ff fdc4 	bl	8004e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052a8:	2300      	movs	r3, #0
 80052aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80052ac:	2300      	movs	r3, #0
 80052ae:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052b0:	2300      	movs	r3, #0
 80052b2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80052b4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80052b8:	4619      	mov	r1, r3
 80052ba:	4824      	ldr	r0, [pc, #144]	@ (800534c <MX_TIM1_Init+0x14c>)
 80052bc:	f005 fef4 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80052c6:	f7ff fdb3 	bl	8004e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80052ca:	2300      	movs	r3, #0
 80052cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80052ce:	2300      	movs	r3, #0
 80052d0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052d2:	2300      	movs	r3, #0
 80052d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80052d6:	2300      	movs	r3, #0
 80052d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052da:	2300      	movs	r3, #0
 80052dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80052de:	2300      	movs	r3, #0
 80052e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80052e2:	2300      	movs	r3, #0
 80052e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80052e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80052ea:	2200      	movs	r2, #0
 80052ec:	4619      	mov	r1, r3
 80052ee:	4817      	ldr	r0, [pc, #92]	@ (800534c <MX_TIM1_Init+0x14c>)
 80052f0:	f005 f896 	bl	800a420 <HAL_TIM_OC_ConfigChannel>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80052fa:	f7ff fd99 	bl	8004e30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80052fe:	2300      	movs	r3, #0
 8005300:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005302:	2300      	movs	r3, #0
 8005304:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005306:	2300      	movs	r3, #0
 8005308:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800530a:	2300      	movs	r3, #0
 800530c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800530e:	2300      	movs	r3, #0
 8005310:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005312:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005316:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005318:	2300      	movs	r3, #0
 800531a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800531c:	2300      	movs	r3, #0
 800531e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005320:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005326:	2300      	movs	r3, #0
 8005328:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800532a:	2300      	movs	r3, #0
 800532c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800532e:	1d3b      	adds	r3, r7, #4
 8005330:	4619      	mov	r1, r3
 8005332:	4806      	ldr	r0, [pc, #24]	@ (800534c <MX_TIM1_Init+0x14c>)
 8005334:	f005 ff46 	bl	800b1c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800533e:	f7ff fd77 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005342:	bf00      	nop
 8005344:	3768      	adds	r7, #104	@ 0x68
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	20000690 	.word	0x20000690
 8005350:	40010000 	.word	0x40010000

08005354 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08e      	sub	sp, #56	@ 0x38
 8005358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800535a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	605a      	str	r2, [r3, #4]
 8005364:	609a      	str	r2, [r3, #8]
 8005366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005368:	f107 031c 	add.w	r3, r7, #28
 800536c:	2200      	movs	r2, #0
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	605a      	str	r2, [r3, #4]
 8005372:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005374:	463b      	mov	r3, r7
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	605a      	str	r2, [r3, #4]
 800537c:	609a      	str	r2, [r3, #8]
 800537e:	60da      	str	r2, [r3, #12]
 8005380:	611a      	str	r2, [r3, #16]
 8005382:	615a      	str	r2, [r3, #20]
 8005384:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005386:	4b33      	ldr	r3, [pc, #204]	@ (8005454 <MX_TIM2_Init+0x100>)
 8005388:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800538c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 800538e:	4b31      	ldr	r3, [pc, #196]	@ (8005454 <MX_TIM2_Init+0x100>)
 8005390:	225f      	movs	r2, #95	@ 0x5f
 8005392:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005394:	4b2f      	ldr	r3, [pc, #188]	@ (8005454 <MX_TIM2_Init+0x100>)
 8005396:	2200      	movs	r2, #0
 8005398:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800539a:	4b2e      	ldr	r3, [pc, #184]	@ (8005454 <MX_TIM2_Init+0x100>)
 800539c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80053a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053a2:	4b2c      	ldr	r3, [pc, #176]	@ (8005454 <MX_TIM2_Init+0x100>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005454 <MX_TIM2_Init+0x100>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80053ae:	4829      	ldr	r0, [pc, #164]	@ (8005454 <MX_TIM2_Init+0x100>)
 80053b0:	f004 fca2 	bl	8009cf8 <HAL_TIM_Base_Init>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d001      	beq.n	80053be <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80053ba:	f7ff fd39 	bl	8004e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80053be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80053c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80053c8:	4619      	mov	r1, r3
 80053ca:	4822      	ldr	r0, [pc, #136]	@ (8005454 <MX_TIM2_Init+0x100>)
 80053cc:	f005 f9b6 	bl	800a73c <HAL_TIM_ConfigClockSource>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80053d6:	f7ff fd2b 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80053da:	481e      	ldr	r0, [pc, #120]	@ (8005454 <MX_TIM2_Init+0x100>)
 80053dc:	f004 fdbd 	bl	8009f5a <HAL_TIM_PWM_Init>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80053e6:	f7ff fd23 	bl	8004e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053ea:	2300      	movs	r3, #0
 80053ec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053ee:	2300      	movs	r3, #0
 80053f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80053f2:	f107 031c 	add.w	r3, r7, #28
 80053f6:	4619      	mov	r1, r3
 80053f8:	4816      	ldr	r0, [pc, #88]	@ (8005454 <MX_TIM2_Init+0x100>)
 80053fa:	f005 fe55 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8005404:	f7ff fd14 	bl	8004e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005408:	2360      	movs	r3, #96	@ 0x60
 800540a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800540c:	2300      	movs	r3, #0
 800540e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005410:	2300      	movs	r3, #0
 8005412:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005414:	2300      	movs	r3, #0
 8005416:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005418:	463b      	mov	r3, r7
 800541a:	2208      	movs	r2, #8
 800541c:	4619      	mov	r1, r3
 800541e:	480d      	ldr	r0, [pc, #52]	@ (8005454 <MX_TIM2_Init+0x100>)
 8005420:	f005 f878 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800542a:	f7ff fd01 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800542e:	463b      	mov	r3, r7
 8005430:	220c      	movs	r2, #12
 8005432:	4619      	mov	r1, r3
 8005434:	4807      	ldr	r0, [pc, #28]	@ (8005454 <MX_TIM2_Init+0x100>)
 8005436:	f005 f86d 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8005440:	f7ff fcf6 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005444:	4803      	ldr	r0, [pc, #12]	@ (8005454 <MX_TIM2_Init+0x100>)
 8005446:	f000 fa0b 	bl	8005860 <HAL_TIM_MspPostInit>

}
 800544a:	bf00      	nop
 800544c:	3738      	adds	r7, #56	@ 0x38
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	200006dc 	.word	0x200006dc

08005458 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b08e      	sub	sp, #56	@ 0x38
 800545c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800545e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	605a      	str	r2, [r3, #4]
 8005468:	609a      	str	r2, [r3, #8]
 800546a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800546c:	f107 031c 	add.w	r3, r7, #28
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]
 8005474:	605a      	str	r2, [r3, #4]
 8005476:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005478:	463b      	mov	r3, r7
 800547a:	2200      	movs	r2, #0
 800547c:	601a      	str	r2, [r3, #0]
 800547e:	605a      	str	r2, [r3, #4]
 8005480:	609a      	str	r2, [r3, #8]
 8005482:	60da      	str	r2, [r3, #12]
 8005484:	611a      	str	r2, [r3, #16]
 8005486:	615a      	str	r2, [r3, #20]
 8005488:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800548a:	4b38      	ldr	r3, [pc, #224]	@ (800556c <MX_TIM3_Init+0x114>)
 800548c:	4a38      	ldr	r2, [pc, #224]	@ (8005570 <MX_TIM3_Init+0x118>)
 800548e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8005490:	4b36      	ldr	r3, [pc, #216]	@ (800556c <MX_TIM3_Init+0x114>)
 8005492:	225f      	movs	r2, #95	@ 0x5f
 8005494:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005496:	4b35      	ldr	r3, [pc, #212]	@ (800556c <MX_TIM3_Init+0x114>)
 8005498:	2200      	movs	r2, #0
 800549a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 800549c:	4b33      	ldr	r3, [pc, #204]	@ (800556c <MX_TIM3_Init+0x114>)
 800549e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80054a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054a4:	4b31      	ldr	r3, [pc, #196]	@ (800556c <MX_TIM3_Init+0x114>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054aa:	4b30      	ldr	r3, [pc, #192]	@ (800556c <MX_TIM3_Init+0x114>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80054b0:	482e      	ldr	r0, [pc, #184]	@ (800556c <MX_TIM3_Init+0x114>)
 80054b2:	f004 fc21 	bl	8009cf8 <HAL_TIM_Base_Init>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80054bc:	f7ff fcb8 	bl	8004e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80054c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054ca:	4619      	mov	r1, r3
 80054cc:	4827      	ldr	r0, [pc, #156]	@ (800556c <MX_TIM3_Init+0x114>)
 80054ce:	f005 f935 	bl	800a73c <HAL_TIM_ConfigClockSource>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80054d8:	f7ff fcaa 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80054dc:	4823      	ldr	r0, [pc, #140]	@ (800556c <MX_TIM3_Init+0x114>)
 80054de:	f004 fd3c 	bl	8009f5a <HAL_TIM_PWM_Init>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80054e8:	f7ff fca2 	bl	8004e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054ec:	2300      	movs	r3, #0
 80054ee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054f0:	2300      	movs	r3, #0
 80054f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80054f4:	f107 031c 	add.w	r3, r7, #28
 80054f8:	4619      	mov	r1, r3
 80054fa:	481c      	ldr	r0, [pc, #112]	@ (800556c <MX_TIM3_Init+0x114>)
 80054fc:	f005 fdd4 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d001      	beq.n	800550a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8005506:	f7ff fc93 	bl	8004e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800550a:	2360      	movs	r3, #96	@ 0x60
 800550c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800550e:	2300      	movs	r3, #0
 8005510:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005512:	2300      	movs	r3, #0
 8005514:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005516:	2300      	movs	r3, #0
 8005518:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800551a:	463b      	mov	r3, r7
 800551c:	2200      	movs	r2, #0
 800551e:	4619      	mov	r1, r3
 8005520:	4812      	ldr	r0, [pc, #72]	@ (800556c <MX_TIM3_Init+0x114>)
 8005522:	f004 fff7 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800552c:	f7ff fc80 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005530:	463b      	mov	r3, r7
 8005532:	2208      	movs	r2, #8
 8005534:	4619      	mov	r1, r3
 8005536:	480d      	ldr	r0, [pc, #52]	@ (800556c <MX_TIM3_Init+0x114>)
 8005538:	f004 ffec 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8005542:	f7ff fc75 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005546:	463b      	mov	r3, r7
 8005548:	220c      	movs	r2, #12
 800554a:	4619      	mov	r1, r3
 800554c:	4807      	ldr	r0, [pc, #28]	@ (800556c <MX_TIM3_Init+0x114>)
 800554e:	f004 ffe1 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d001      	beq.n	800555c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8005558:	f7ff fc6a 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800555c:	4803      	ldr	r0, [pc, #12]	@ (800556c <MX_TIM3_Init+0x114>)
 800555e:	f000 f97f 	bl	8005860 <HAL_TIM_MspPostInit>

}
 8005562:	bf00      	nop
 8005564:	3738      	adds	r7, #56	@ 0x38
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	20000728 	.word	0x20000728
 8005570:	40000400 	.word	0x40000400

08005574 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b08e      	sub	sp, #56	@ 0x38
 8005578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800557a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	605a      	str	r2, [r3, #4]
 8005584:	609a      	str	r2, [r3, #8]
 8005586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005588:	f107 031c 	add.w	r3, r7, #28
 800558c:	2200      	movs	r2, #0
 800558e:	601a      	str	r2, [r3, #0]
 8005590:	605a      	str	r2, [r3, #4]
 8005592:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005594:	463b      	mov	r3, r7
 8005596:	2200      	movs	r2, #0
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	605a      	str	r2, [r3, #4]
 800559c:	609a      	str	r2, [r3, #8]
 800559e:	60da      	str	r2, [r3, #12]
 80055a0:	611a      	str	r2, [r3, #16]
 80055a2:	615a      	str	r2, [r3, #20]
 80055a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80055a6:	4b2d      	ldr	r3, [pc, #180]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005660 <MX_TIM5_Init+0xec>)
 80055aa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 80055ac:	4b2b      	ldr	r3, [pc, #172]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055ae:	222f      	movs	r2, #47	@ 0x2f
 80055b0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055b2:	4b2a      	ldr	r3, [pc, #168]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 80055b8:	4b28      	ldr	r3, [pc, #160]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055ba:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80055be:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055c0:	4b26      	ldr	r3, [pc, #152]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055c6:	4b25      	ldr	r3, [pc, #148]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80055cc:	4823      	ldr	r0, [pc, #140]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055ce:	f004 fb93 	bl	8009cf8 <HAL_TIM_Base_Init>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d001      	beq.n	80055dc <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80055d8:	f7ff fc2a 	bl	8004e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80055e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80055e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80055e6:	4619      	mov	r1, r3
 80055e8:	481c      	ldr	r0, [pc, #112]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055ea:	f005 f8a7 	bl	800a73c <HAL_TIM_ConfigClockSource>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d001      	beq.n	80055f8 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80055f4:	f7ff fc1c 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80055f8:	4818      	ldr	r0, [pc, #96]	@ (800565c <MX_TIM5_Init+0xe8>)
 80055fa:	f004 fcae 	bl	8009f5a <HAL_TIM_PWM_Init>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8005604:	f7ff fc14 	bl	8004e30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005608:	2300      	movs	r3, #0
 800560a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800560c:	2300      	movs	r3, #0
 800560e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005610:	f107 031c 	add.w	r3, r7, #28
 8005614:	4619      	mov	r1, r3
 8005616:	4811      	ldr	r0, [pc, #68]	@ (800565c <MX_TIM5_Init+0xe8>)
 8005618:	f005 fd46 	bl	800b0a8 <HAL_TIMEx_MasterConfigSynchronization>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d001      	beq.n	8005626 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8005622:	f7ff fc05 	bl	8004e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005626:	2360      	movs	r3, #96	@ 0x60
 8005628:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800562a:	2300      	movs	r3, #0
 800562c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800562e:	2300      	movs	r3, #0
 8005630:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005632:	2300      	movs	r3, #0
 8005634:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005636:	463b      	mov	r3, r7
 8005638:	220c      	movs	r2, #12
 800563a:	4619      	mov	r1, r3
 800563c:	4807      	ldr	r0, [pc, #28]	@ (800565c <MX_TIM5_Init+0xe8>)
 800563e:	f004 ff69 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d001      	beq.n	800564c <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8005648:	f7ff fbf2 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800564c:	4803      	ldr	r0, [pc, #12]	@ (800565c <MX_TIM5_Init+0xe8>)
 800564e:	f000 f907 	bl	8005860 <HAL_TIM_MspPostInit>

}
 8005652:	bf00      	nop
 8005654:	3738      	adds	r7, #56	@ 0x38
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	20000774 	.word	0x20000774
 8005660:	40000c00 	.word	0x40000c00

08005664 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b08c      	sub	sp, #48	@ 0x30
 8005668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800566a:	f107 0320 	add.w	r3, r7, #32
 800566e:	2200      	movs	r2, #0
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	605a      	str	r2, [r3, #4]
 8005674:	609a      	str	r2, [r3, #8]
 8005676:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005678:	1d3b      	adds	r3, r7, #4
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	605a      	str	r2, [r3, #4]
 8005680:	609a      	str	r2, [r3, #8]
 8005682:	60da      	str	r2, [r3, #12]
 8005684:	611a      	str	r2, [r3, #16]
 8005686:	615a      	str	r2, [r3, #20]
 8005688:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800568a:	4b25      	ldr	r3, [pc, #148]	@ (8005720 <MX_TIM12_Init+0xbc>)
 800568c:	4a25      	ldr	r2, [pc, #148]	@ (8005724 <MX_TIM12_Init+0xc0>)
 800568e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 95;
 8005690:	4b23      	ldr	r3, [pc, #140]	@ (8005720 <MX_TIM12_Init+0xbc>)
 8005692:	225f      	movs	r2, #95	@ 0x5f
 8005694:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005696:	4b22      	ldr	r3, [pc, #136]	@ (8005720 <MX_TIM12_Init+0xbc>)
 8005698:	2200      	movs	r2, #0
 800569a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800569c:	4b20      	ldr	r3, [pc, #128]	@ (8005720 <MX_TIM12_Init+0xbc>)
 800569e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056a2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056a4:	4b1e      	ldr	r3, [pc, #120]	@ (8005720 <MX_TIM12_Init+0xbc>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005720 <MX_TIM12_Init+0xbc>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80056b0:	481b      	ldr	r0, [pc, #108]	@ (8005720 <MX_TIM12_Init+0xbc>)
 80056b2:	f004 fb21 	bl	8009cf8 <HAL_TIM_Base_Init>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80056bc:	f7ff fbb8 	bl	8004e30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80056c6:	f107 0320 	add.w	r3, r7, #32
 80056ca:	4619      	mov	r1, r3
 80056cc:	4814      	ldr	r0, [pc, #80]	@ (8005720 <MX_TIM12_Init+0xbc>)
 80056ce:	f005 f835 	bl	800a73c <HAL_TIM_ConfigClockSource>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80056d8:	f7ff fbaa 	bl	8004e30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80056dc:	4810      	ldr	r0, [pc, #64]	@ (8005720 <MX_TIM12_Init+0xbc>)
 80056de:	f004 fc3c 	bl	8009f5a <HAL_TIM_PWM_Init>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 80056e8:	f7ff fba2 	bl	8004e30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056ec:	2360      	movs	r3, #96	@ 0x60
 80056ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80056f0:	2300      	movs	r3, #0
 80056f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80056f8:	2300      	movs	r3, #0
 80056fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80056fc:	1d3b      	adds	r3, r7, #4
 80056fe:	2204      	movs	r2, #4
 8005700:	4619      	mov	r1, r3
 8005702:	4807      	ldr	r0, [pc, #28]	@ (8005720 <MX_TIM12_Init+0xbc>)
 8005704:	f004 ff06 	bl	800a514 <HAL_TIM_PWM_ConfigChannel>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800570e:	f7ff fb8f 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8005712:	4803      	ldr	r0, [pc, #12]	@ (8005720 <MX_TIM12_Init+0xbc>)
 8005714:	f000 f8a4 	bl	8005860 <HAL_TIM_MspPostInit>

}
 8005718:	bf00      	nop
 800571a:	3730      	adds	r7, #48	@ 0x30
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	200007c0 	.word	0x200007c0
 8005724:	40001800 	.word	0x40001800

08005728 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b088      	sub	sp, #32
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a45      	ldr	r2, [pc, #276]	@ (800584c <HAL_TIM_Base_MspInit+0x124>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d12c      	bne.n	8005794 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800573a:	4b45      	ldr	r3, [pc, #276]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 800573c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800573e:	4a44      	ldr	r2, [pc, #272]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 8005740:	f043 0301 	orr.w	r3, r3, #1
 8005744:	6453      	str	r3, [r2, #68]	@ 0x44
 8005746:	4b42      	ldr	r3, [pc, #264]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	61fb      	str	r3, [r7, #28]
 8005750:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8005752:	2200      	movs	r2, #0
 8005754:	2100      	movs	r1, #0
 8005756:	2018      	movs	r0, #24
 8005758:	f000 fce1 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800575c:	2018      	movs	r0, #24
 800575e:	f000 fcfa 	bl	8006156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005762:	2200      	movs	r2, #0
 8005764:	2100      	movs	r1, #0
 8005766:	2019      	movs	r0, #25
 8005768:	f000 fcd9 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800576c:	2019      	movs	r0, #25
 800576e:	f000 fcf2 	bl	8006156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8005772:	2200      	movs	r2, #0
 8005774:	2100      	movs	r1, #0
 8005776:	201a      	movs	r0, #26
 8005778:	f000 fcd1 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800577c:	201a      	movs	r0, #26
 800577e:	f000 fcea 	bl	8006156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005782:	2200      	movs	r2, #0
 8005784:	2100      	movs	r1, #0
 8005786:	201b      	movs	r0, #27
 8005788:	f000 fcc9 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800578c:	201b      	movs	r0, #27
 800578e:	f000 fce2 	bl	8006156 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8005792:	e056      	b.n	8005842 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM2)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800579c:	d114      	bne.n	80057c8 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800579e:	4b2c      	ldr	r3, [pc, #176]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 80057a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a2:	4a2b      	ldr	r2, [pc, #172]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 80057a4:	f043 0301 	orr.w	r3, r3, #1
 80057a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80057aa:	4b29      	ldr	r3, [pc, #164]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 80057ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	61bb      	str	r3, [r7, #24]
 80057b4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80057b6:	2200      	movs	r2, #0
 80057b8:	2100      	movs	r1, #0
 80057ba:	201c      	movs	r0, #28
 80057bc:	f000 fcaf 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80057c0:	201c      	movs	r0, #28
 80057c2:	f000 fcc8 	bl	8006156 <HAL_NVIC_EnableIRQ>
}
 80057c6:	e03c      	b.n	8005842 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a21      	ldr	r2, [pc, #132]	@ (8005854 <HAL_TIM_Base_MspInit+0x12c>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d114      	bne.n	80057fc <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80057d2:	4b1f      	ldr	r3, [pc, #124]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 80057d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 80057d8:	f043 0302 	orr.w	r3, r3, #2
 80057dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80057de:	4b1c      	ldr	r3, [pc, #112]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 80057e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80057ea:	2200      	movs	r2, #0
 80057ec:	2100      	movs	r1, #0
 80057ee:	201d      	movs	r0, #29
 80057f0:	f000 fc95 	bl	800611e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80057f4:	201d      	movs	r0, #29
 80057f6:	f000 fcae 	bl	8006156 <HAL_NVIC_EnableIRQ>
}
 80057fa:	e022      	b.n	8005842 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM5)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a15      	ldr	r2, [pc, #84]	@ (8005858 <HAL_TIM_Base_MspInit+0x130>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d10c      	bne.n	8005820 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005806:	4b12      	ldr	r3, [pc, #72]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	4a11      	ldr	r2, [pc, #68]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 800580c:	f043 0308 	orr.w	r3, r3, #8
 8005810:	6413      	str	r3, [r2, #64]	@ 0x40
 8005812:	4b0f      	ldr	r3, [pc, #60]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	693b      	ldr	r3, [r7, #16]
}
 800581e:	e010      	b.n	8005842 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM12)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a0d      	ldr	r2, [pc, #52]	@ (800585c <HAL_TIM_Base_MspInit+0x134>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d10b      	bne.n	8005842 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800582a:	4b09      	ldr	r3, [pc, #36]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	4a08      	ldr	r2, [pc, #32]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 8005830:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005834:	6413      	str	r3, [r2, #64]	@ 0x40
 8005836:	4b06      	ldr	r3, [pc, #24]	@ (8005850 <HAL_TIM_Base_MspInit+0x128>)
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
}
 8005842:	bf00      	nop
 8005844:	3720      	adds	r7, #32
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	40010000 	.word	0x40010000
 8005850:	40023800 	.word	0x40023800
 8005854:	40000400 	.word	0x40000400
 8005858:	40000c00 	.word	0x40000c00
 800585c:	40001800 	.word	0x40001800

08005860 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b08e      	sub	sp, #56	@ 0x38
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005868:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800586c:	2200      	movs	r2, #0
 800586e:	601a      	str	r2, [r3, #0]
 8005870:	605a      	str	r2, [r3, #4]
 8005872:	609a      	str	r2, [r3, #8]
 8005874:	60da      	str	r2, [r3, #12]
 8005876:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005880:	d139      	bne.n	80058f6 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005882:	4b60      	ldr	r3, [pc, #384]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005886:	4a5f      	ldr	r2, [pc, #380]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	6313      	str	r3, [r2, #48]	@ 0x30
 800588e:	4b5d      	ldr	r3, [pc, #372]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	623b      	str	r3, [r7, #32]
 8005898:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800589a:	4b5a      	ldr	r3, [pc, #360]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 800589c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589e:	4a59      	ldr	r2, [pc, #356]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 80058a0:	f043 0302 	orr.w	r3, r3, #2
 80058a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80058a6:	4b57      	ldr	r3, [pc, #348]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80058b2:	2304      	movs	r3, #4
 80058b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058b6:	2302      	movs	r3, #2
 80058b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ba:	2300      	movs	r3, #0
 80058bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058be:	2300      	movs	r3, #0
 80058c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80058c2:	2301      	movs	r3, #1
 80058c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058ca:	4619      	mov	r1, r3
 80058cc:	484e      	ldr	r0, [pc, #312]	@ (8005a08 <HAL_TIM_MspPostInit+0x1a8>)
 80058ce:	f001 f87d 	bl	80069cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80058d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80058d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d8:	2302      	movs	r3, #2
 80058da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058dc:	2300      	movs	r3, #0
 80058de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058e0:	2300      	movs	r3, #0
 80058e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80058e4:	2301      	movs	r3, #1
 80058e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058ec:	4619      	mov	r1, r3
 80058ee:	4847      	ldr	r0, [pc, #284]	@ (8005a0c <HAL_TIM_MspPostInit+0x1ac>)
 80058f0:	f001 f86c 	bl	80069cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80058f4:	e081      	b.n	80059fa <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM3)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a45      	ldr	r2, [pc, #276]	@ (8005a10 <HAL_TIM_MspPostInit+0x1b0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d138      	bne.n	8005972 <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005900:	4b40      	ldr	r3, [pc, #256]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005904:	4a3f      	ldr	r2, [pc, #252]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005906:	f043 0302 	orr.w	r3, r3, #2
 800590a:	6313      	str	r3, [r2, #48]	@ 0x30
 800590c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 800590e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	61bb      	str	r3, [r7, #24]
 8005916:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005918:	4b3a      	ldr	r3, [pc, #232]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 800591a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591c:	4a39      	ldr	r2, [pc, #228]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 800591e:	f043 0304 	orr.w	r3, r3, #4
 8005922:	6313      	str	r3, [r2, #48]	@ 0x30
 8005924:	4b37      	ldr	r3, [pc, #220]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005928:	f003 0304 	and.w	r3, r3, #4
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005930:	2303      	movs	r3, #3
 8005932:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005934:	2302      	movs	r3, #2
 8005936:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005938:	2300      	movs	r3, #0
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800593c:	2300      	movs	r3, #0
 800593e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005940:	2302      	movs	r3, #2
 8005942:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005948:	4619      	mov	r1, r3
 800594a:	4830      	ldr	r0, [pc, #192]	@ (8005a0c <HAL_TIM_MspPostInit+0x1ac>)
 800594c:	f001 f83e 	bl	80069cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005950:	2340      	movs	r3, #64	@ 0x40
 8005952:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005954:	2302      	movs	r3, #2
 8005956:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005958:	2300      	movs	r3, #0
 800595a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800595c:	2300      	movs	r3, #0
 800595e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005960:	2302      	movs	r3, #2
 8005962:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005964:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005968:	4619      	mov	r1, r3
 800596a:	482a      	ldr	r0, [pc, #168]	@ (8005a14 <HAL_TIM_MspPostInit+0x1b4>)
 800596c:	f001 f82e 	bl	80069cc <HAL_GPIO_Init>
}
 8005970:	e043      	b.n	80059fa <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM5)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a28      	ldr	r2, [pc, #160]	@ (8005a18 <HAL_TIM_MspPostInit+0x1b8>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d11c      	bne.n	80059b6 <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800597c:	4b21      	ldr	r3, [pc, #132]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 800597e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005980:	4a20      	ldr	r2, [pc, #128]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 8005982:	f043 0301 	orr.w	r3, r3, #1
 8005986:	6313      	str	r3, [r2, #48]	@ 0x30
 8005988:	4b1e      	ldr	r3, [pc, #120]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 800598a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	613b      	str	r3, [r7, #16]
 8005992:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005994:	2308      	movs	r3, #8
 8005996:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005998:	2302      	movs	r3, #2
 800599a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800599c:	2300      	movs	r3, #0
 800599e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059a0:	2300      	movs	r3, #0
 80059a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80059a4:	2302      	movs	r3, #2
 80059a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059ac:	4619      	mov	r1, r3
 80059ae:	4816      	ldr	r0, [pc, #88]	@ (8005a08 <HAL_TIM_MspPostInit+0x1a8>)
 80059b0:	f001 f80c 	bl	80069cc <HAL_GPIO_Init>
}
 80059b4:	e021      	b.n	80059fa <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM12)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a18      	ldr	r2, [pc, #96]	@ (8005a1c <HAL_TIM_MspPostInit+0x1bc>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d11c      	bne.n	80059fa <HAL_TIM_MspPostInit+0x19a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059c0:	4b10      	ldr	r3, [pc, #64]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 80059c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c4:	4a0f      	ldr	r2, [pc, #60]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 80059c6:	f043 0302 	orr.w	r3, r3, #2
 80059ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80059cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005a04 <HAL_TIM_MspPostInit+0x1a4>)
 80059ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d0:	f003 0302 	and.w	r3, r3, #2
 80059d4:	60fb      	str	r3, [r7, #12]
 80059d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80059d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059de:	2302      	movs	r3, #2
 80059e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059e2:	2300      	movs	r3, #0
 80059e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059e6:	2300      	movs	r3, #0
 80059e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80059ea:	2309      	movs	r3, #9
 80059ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059f2:	4619      	mov	r1, r3
 80059f4:	4805      	ldr	r0, [pc, #20]	@ (8005a0c <HAL_TIM_MspPostInit+0x1ac>)
 80059f6:	f000 ffe9 	bl	80069cc <HAL_GPIO_Init>
}
 80059fa:	bf00      	nop
 80059fc:	3738      	adds	r7, #56	@ 0x38
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023800 	.word	0x40023800
 8005a08:	40020000 	.word	0x40020000
 8005a0c:	40020400 	.word	0x40020400
 8005a10:	40000400 	.word	0x40000400
 8005a14:	40020800 	.word	0x40020800
 8005a18:	40000c00 	.word	0x40000c00
 8005a1c:	40001800 	.word	0x40001800

08005a20 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005a24:	4b14      	ldr	r3, [pc, #80]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a26:	4a15      	ldr	r2, [pc, #84]	@ (8005a7c <MX_UART4_Init+0x5c>)
 8005a28:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005a2a:	4b13      	ldr	r3, [pc, #76]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005a30:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005a32:	4b11      	ldr	r3, [pc, #68]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005a38:	4b0f      	ldr	r3, [pc, #60]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005a44:	4b0c      	ldr	r3, [pc, #48]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a46:	220c      	movs	r2, #12
 8005a48:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a50:	4b09      	ldr	r3, [pc, #36]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a56:	4b08      	ldr	r3, [pc, #32]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a5c:	4b06      	ldr	r3, [pc, #24]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005a62:	4805      	ldr	r0, [pc, #20]	@ (8005a78 <MX_UART4_Init+0x58>)
 8005a64:	f005 fc4a 	bl	800b2fc <HAL_UART_Init>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8005a6e:	f7ff f9df 	bl	8004e30 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005a72:	bf00      	nop
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	2000080c 	.word	0x2000080c
 8005a7c:	40004c00 	.word	0x40004c00

08005a80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b0aa      	sub	sp, #168	@ 0xa8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a88:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
 8005a90:	605a      	str	r2, [r3, #4]
 8005a92:	609a      	str	r2, [r3, #8]
 8005a94:	60da      	str	r2, [r3, #12]
 8005a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005a98:	f107 0314 	add.w	r3, r7, #20
 8005a9c:	2280      	movs	r2, #128	@ 0x80
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f006 fb02 	bl	800c0aa <memset>
  if(uartHandle->Instance==UART4)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a39      	ldr	r2, [pc, #228]	@ (8005b90 <HAL_UART_MspInit+0x110>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d16a      	bne.n	8005b86 <HAL_UART_MspInit+0x106>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005ab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ab4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005aba:	f107 0314 	add.w	r3, r7, #20
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f002 fd32 	bl	8008528 <HAL_RCCEx_PeriphCLKConfig>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005aca:	f7ff f9b1 	bl	8004e30 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005ace:	4b31      	ldr	r3, [pc, #196]	@ (8005b94 <HAL_UART_MspInit+0x114>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad2:	4a30      	ldr	r2, [pc, #192]	@ (8005b94 <HAL_UART_MspInit+0x114>)
 8005ad4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ada:	4b2e      	ldr	r3, [pc, #184]	@ (8005b94 <HAL_UART_MspInit+0x114>)
 8005adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ade:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ae2:	613b      	str	r3, [r7, #16]
 8005ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ae6:	4b2b      	ldr	r3, [pc, #172]	@ (8005b94 <HAL_UART_MspInit+0x114>)
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aea:	4a2a      	ldr	r2, [pc, #168]	@ (8005b94 <HAL_UART_MspInit+0x114>)
 8005aec:	f043 0301 	orr.w	r3, r3, #1
 8005af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005af2:	4b28      	ldr	r3, [pc, #160]	@ (8005b94 <HAL_UART_MspInit+0x114>)
 8005af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	60fb      	str	r3, [r7, #12]
 8005afc:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005afe:	2303      	movs	r3, #3
 8005b00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b04:	2302      	movs	r3, #2
 8005b06:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b10:	2303      	movs	r3, #3
 8005b12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005b16:	2308      	movs	r3, #8
 8005b18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b1c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005b20:	4619      	mov	r1, r3
 8005b22:	481d      	ldr	r0, [pc, #116]	@ (8005b98 <HAL_UART_MspInit+0x118>)
 8005b24:	f000 ff52 	bl	80069cc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8005b28:	4b1c      	ldr	r3, [pc, #112]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b2a:	4a1d      	ldr	r2, [pc, #116]	@ (8005ba0 <HAL_UART_MspInit+0x120>)
 8005b2c:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8005b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b30:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005b34:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b36:	4b19      	ldr	r3, [pc, #100]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b3c:	4b17      	ldr	r3, [pc, #92]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b42:	4b16      	ldr	r3, [pc, #88]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b48:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b4a:	4b14      	ldr	r3, [pc, #80]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b50:	4b12      	ldr	r3, [pc, #72]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8005b56:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b5c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b64:	4b0d      	ldr	r3, [pc, #52]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005b6a:	480c      	ldr	r0, [pc, #48]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b6c:	f000 fb86 	bl	800627c <HAL_DMA_Init>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8005b76:	f7ff f95b 	bl	8004e30 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a07      	ldr	r2, [pc, #28]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b7e:	675a      	str	r2, [r3, #116]	@ 0x74
 8005b80:	4a06      	ldr	r2, [pc, #24]	@ (8005b9c <HAL_UART_MspInit+0x11c>)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8005b86:	bf00      	nop
 8005b88:	37a8      	adds	r7, #168	@ 0xa8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	40004c00 	.word	0x40004c00
 8005b94:	40023800 	.word	0x40023800
 8005b98:	40020000 	.word	0x40020000
 8005b9c:	20000894 	.word	0x20000894
 8005ba0:	40026040 	.word	0x40026040

08005ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005ba4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005bdc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8005ba8:	f7ff fb18 	bl	80051dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005bac:	480c      	ldr	r0, [pc, #48]	@ (8005be0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005bae:	490d      	ldr	r1, [pc, #52]	@ (8005be4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8005be8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005bb4:	e002      	b.n	8005bbc <LoopCopyDataInit>

08005bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005bba:	3304      	adds	r3, #4

08005bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005bc0:	d3f9      	bcc.n	8005bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005bec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8005bf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005bc8:	e001      	b.n	8005bce <LoopFillZerobss>

08005bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005bcc:	3204      	adds	r2, #4

08005bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005bd0:	d3fb      	bcc.n	8005bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005bd2:	f006 fa79 	bl	800c0c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005bd6:	f7fe ff8f 	bl	8004af8 <main>
  bx  lr    
 8005bda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005bdc:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8005be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005be4:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8005be8:	0800e314 	.word	0x0800e314
  ldr r2, =_sbss
 8005bec:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8005bf0:	20000a30 	.word	0x20000a30

08005bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005bf4:	e7fe      	b.n	8005bf4 <ADC_IRQHandler>

08005bf6 <mpu6500_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_init(void)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	af00      	add	r7, sp, #0
    return 0;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <mpu6500_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_deinit(void)
{
 8005c06:	b480      	push	{r7}
 8005c08:	af00      	add	r7, sp, #0
    return 0;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <mpu6500_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b083      	sub	sp, #12
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	603a      	str	r2, [r7, #0]
 8005c1e:	461a      	mov	r2, r3
 8005c20:	4603      	mov	r3, r0
 8005c22:	71fb      	strb	r3, [r7, #7]
 8005c24:	460b      	mov	r3, r1
 8005c26:	71bb      	strb	r3, [r7, #6]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	80bb      	strh	r3, [r7, #4]
    return 0;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr

08005c3a <mpu6500_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b083      	sub	sp, #12
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	603a      	str	r2, [r7, #0]
 8005c42:	461a      	mov	r2, r3
 8005c44:	4603      	mov	r3, r0
 8005c46:	71fb      	strb	r3, [r7, #7]
 8005c48:	460b      	mov	r3, r1
 8005c4a:	71bb      	strb	r3, [r7, #6]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	80bb      	strh	r3, [r7, #4]
    return 0;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
	...

08005c60 <mpu6500_interface_spi_init>:
 *         - 0 success
 *         - 1 spi init failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_init(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	af00      	add	r7, sp, #0
    /* jeli hspi1 jest w stanie RESET prbujemy zainicjalizowa  tylko jeli MX nie wywoane */
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8005c64:	480c      	ldr	r0, [pc, #48]	@ (8005c98 <mpu6500_interface_spi_init+0x38>)
 8005c66:	f003 fe1f 	bl	80098a8 <HAL_SPI_GetState>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d107      	bne.n	8005c80 <mpu6500_interface_spi_init+0x20>
    {
        if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005c70:	4809      	ldr	r0, [pc, #36]	@ (8005c98 <mpu6500_interface_spi_init+0x38>)
 8005c72:	f002 ffa3 	bl	8008bbc <HAL_SPI_Init>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <mpu6500_interface_spi_init+0x20>
        {
            return 1; // niepowodzenie
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e008      	b.n	8005c92 <mpu6500_interface_spi_init+0x32>
        }
    }

    /* ustaw CS na HIGH (czujnik nieaktywny) */
    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005c80:	2201      	movs	r2, #1
 8005c82:	2108      	movs	r1, #8
 8005c84:	4805      	ldr	r0, [pc, #20]	@ (8005c9c <mpu6500_interface_spi_init+0x3c>)
 8005c86:	f001 f83d 	bl	8006d04 <HAL_GPIO_WritePin>

    /* mae opnienie po wczeniu napicia/peryferiw */
    HAL_Delay(10);
 8005c8a:	200a      	movs	r0, #10
 8005c8c:	f000 f948 	bl	8005f20 <HAL_Delay>

    return 0;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	200005c8 	.word	0x200005c8
 8005c9c:	40020800 	.word	0x40020800

08005ca0 <mpu6500_interface_spi_deinit>:
 *         - 0 success
 *         - 1 spi deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_deinit(void)
{   
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
    return 0;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <mpu6500_interface_spi_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_spi_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	6039      	str	r1, [r7, #0]
 8005cba:	71fb      	strb	r3, [r7, #7]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg | 0x80; /* MSB=1 -> read */
 8005cc0:	79fb      	ldrb	r3, [r7, #7]
 8005cc2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET); /* CS low */
 8005cca:	2200      	movs	r2, #0
 8005ccc:	2108      	movs	r1, #8
 8005cce:	4817      	ldr	r0, [pc, #92]	@ (8005d2c <mpu6500_interface_spi_read+0x7c>)
 8005cd0:	f001 f818 	bl	8006d04 <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 8005cd4:	f107 010f 	add.w	r1, r7, #15
 8005cd8:	2364      	movs	r3, #100	@ 0x64
 8005cda:	2201      	movs	r2, #1
 8005cdc:	4814      	ldr	r0, [pc, #80]	@ (8005d30 <mpu6500_interface_spi_read+0x80>)
 8005cde:	f003 f818 	bl	8008d12 <HAL_SPI_Transmit>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d006      	beq.n	8005cf6 <mpu6500_interface_spi_read+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005ce8:	2201      	movs	r2, #1
 8005cea:	2108      	movs	r1, #8
 8005cec:	480f      	ldr	r0, [pc, #60]	@ (8005d2c <mpu6500_interface_spi_read+0x7c>)
 8005cee:	f001 f809 	bl	8006d04 <HAL_GPIO_WritePin>
	        return 1;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e015      	b.n	8005d22 <mpu6500_interface_spi_read+0x72>
	    }

	    if (HAL_SPI_Receive(&hspi1, buf, len, 200) != HAL_OK)
 8005cf6:	88ba      	ldrh	r2, [r7, #4]
 8005cf8:	23c8      	movs	r3, #200	@ 0xc8
 8005cfa:	6839      	ldr	r1, [r7, #0]
 8005cfc:	480c      	ldr	r0, [pc, #48]	@ (8005d30 <mpu6500_interface_spi_read+0x80>)
 8005cfe:	f003 f97e 	bl	8008ffe <HAL_SPI_Receive>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d006      	beq.n	8005d16 <mpu6500_interface_spi_read+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005d08:	2201      	movs	r2, #1
 8005d0a:	2108      	movs	r1, #8
 8005d0c:	4807      	ldr	r0, [pc, #28]	@ (8005d2c <mpu6500_interface_spi_read+0x7c>)
 8005d0e:	f000 fff9 	bl	8006d04 <HAL_GPIO_WritePin>
	        return 1;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e005      	b.n	8005d22 <mpu6500_interface_spi_read+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET); /* CS high */
 8005d16:	2201      	movs	r2, #1
 8005d18:	2108      	movs	r1, #8
 8005d1a:	4804      	ldr	r0, [pc, #16]	@ (8005d2c <mpu6500_interface_spi_read+0x7c>)
 8005d1c:	f000 fff2 	bl	8006d04 <HAL_GPIO_WritePin>
	    return 0;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3710      	adds	r7, #16
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	40020800 	.word	0x40020800
 8005d30:	200005c8 	.word	0x200005c8

08005d34 <mpu6500_interface_spi_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_spi_write(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	6039      	str	r1, [r7, #0]
 8005d3e:	71fb      	strb	r3, [r7, #7]
 8005d40:	4613      	mov	r3, r2
 8005d42:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg & 0x7F; /* MSB=0 -> write */
 8005d44:	79fb      	ldrb	r3, [r7, #7]
 8005d46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET);
 8005d4e:	2200      	movs	r2, #0
 8005d50:	2108      	movs	r1, #8
 8005d52:	4817      	ldr	r0, [pc, #92]	@ (8005db0 <mpu6500_interface_spi_write+0x7c>)
 8005d54:	f000 ffd6 	bl	8006d04 <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 8005d58:	f107 010f 	add.w	r1, r7, #15
 8005d5c:	2364      	movs	r3, #100	@ 0x64
 8005d5e:	2201      	movs	r2, #1
 8005d60:	4814      	ldr	r0, [pc, #80]	@ (8005db4 <mpu6500_interface_spi_write+0x80>)
 8005d62:	f002 ffd6 	bl	8008d12 <HAL_SPI_Transmit>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d006      	beq.n	8005d7a <mpu6500_interface_spi_write+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	2108      	movs	r1, #8
 8005d70:	480f      	ldr	r0, [pc, #60]	@ (8005db0 <mpu6500_interface_spi_write+0x7c>)
 8005d72:	f000 ffc7 	bl	8006d04 <HAL_GPIO_WritePin>
	        return 1;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e015      	b.n	8005da6 <mpu6500_interface_spi_write+0x72>
	    }

	    if (HAL_SPI_Transmit(&hspi1, buf, len, 200) != HAL_OK)
 8005d7a:	88ba      	ldrh	r2, [r7, #4]
 8005d7c:	23c8      	movs	r3, #200	@ 0xc8
 8005d7e:	6839      	ldr	r1, [r7, #0]
 8005d80:	480c      	ldr	r0, [pc, #48]	@ (8005db4 <mpu6500_interface_spi_write+0x80>)
 8005d82:	f002 ffc6 	bl	8008d12 <HAL_SPI_Transmit>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d006      	beq.n	8005d9a <mpu6500_interface_spi_write+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	2108      	movs	r1, #8
 8005d90:	4807      	ldr	r0, [pc, #28]	@ (8005db0 <mpu6500_interface_spi_write+0x7c>)
 8005d92:	f000 ffb7 	bl	8006d04 <HAL_GPIO_WritePin>
	        return 1;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e005      	b.n	8005da6 <mpu6500_interface_spi_write+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	2108      	movs	r1, #8
 8005d9e:	4804      	ldr	r0, [pc, #16]	@ (8005db0 <mpu6500_interface_spi_write+0x7c>)
 8005da0:	f000 ffb0 	bl	8006d04 <HAL_GPIO_WritePin>
	    return 0;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40020800 	.word	0x40020800
 8005db4:	200005c8 	.word	0x200005c8

08005db8 <mpu6500_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void mpu6500_interface_delay_ms(uint32_t ms)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f8ad 	bl	8005f20 <HAL_Delay>
}
 8005dc6:	bf00      	nop
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <mpu6500_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void mpu6500_interface_debug_print(const char *const fmt, ...)
{
 8005dce:	b40f      	push	{r0, r1, r2, r3}
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0

}
 8005dd4:	bf00      	nop
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	b004      	add	sp, #16
 8005dde:	4770      	bx	lr

08005de0 <mpu6500_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type irq type
 * @note      none
 */
void mpu6500_interface_receive_callback(uint8_t type)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	4603      	mov	r3, r0
 8005de8:	71fb      	strb	r3, [r7, #7]
    switch (type)
 8005dea:	79fb      	ldrb	r3, [r7, #7]
 8005dec:	2b06      	cmp	r3, #6
 8005dee:	d825      	bhi.n	8005e3c <mpu6500_interface_receive_callback+0x5c>
 8005df0:	a201      	add	r2, pc, #4	@ (adr r2, 8005df8 <mpu6500_interface_receive_callback+0x18>)
 8005df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df6:	bf00      	nop
 8005df8:	08005e35 	.word	0x08005e35
 8005dfc:	08005e2d 	.word	0x08005e2d
 8005e00:	08005e3d 	.word	0x08005e3d
 8005e04:	08005e25 	.word	0x08005e25
 8005e08:	08005e1d 	.word	0x08005e1d
 8005e0c:	08005e3d 	.word	0x08005e3d
 8005e10:	08005e15 	.word	0x08005e15
    {
        case MPU6500_INTERRUPT_MOTION :
        {
            mpu6500_interface_debug_print("mpu6500: irq motion.\n");
 8005e14:	480d      	ldr	r0, [pc, #52]	@ (8005e4c <mpu6500_interface_receive_callback+0x6c>)
 8005e16:	f7ff ffda 	bl	8005dce <mpu6500_interface_debug_print>
            
            break;
 8005e1a:	e013      	b.n	8005e44 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FIFO_OVERFLOW :
        {
            mpu6500_interface_debug_print("mpu6500: irq fifo overflow.\n");
 8005e1c:	480c      	ldr	r0, [pc, #48]	@ (8005e50 <mpu6500_interface_receive_callback+0x70>)
 8005e1e:	f7ff ffd6 	bl	8005dce <mpu6500_interface_debug_print>
            
            break;
 8005e22:	e00f      	b.n	8005e44 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FSYNC_INT :
        {
            mpu6500_interface_debug_print("mpu6500: irq fsync int.\n");
 8005e24:	480b      	ldr	r0, [pc, #44]	@ (8005e54 <mpu6500_interface_receive_callback+0x74>)
 8005e26:	f7ff ffd2 	bl	8005dce <mpu6500_interface_debug_print>
            
            break;
 8005e2a:	e00b      	b.n	8005e44 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DMP :
        {
            mpu6500_interface_debug_print("mpu6500: irq dmp\n");
 8005e2c:	480a      	ldr	r0, [pc, #40]	@ (8005e58 <mpu6500_interface_receive_callback+0x78>)
 8005e2e:	f7ff ffce 	bl	8005dce <mpu6500_interface_debug_print>
            
            break;
 8005e32:	e007      	b.n	8005e44 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DATA_READY :
        {
            mpu6500_interface_debug_print("mpu6500: irq data ready\n");
 8005e34:	4809      	ldr	r0, [pc, #36]	@ (8005e5c <mpu6500_interface_receive_callback+0x7c>)
 8005e36:	f7ff ffca 	bl	8005dce <mpu6500_interface_debug_print>
            
            break;
 8005e3a:	e003      	b.n	8005e44 <mpu6500_interface_receive_callback+0x64>
        }
        default :
        {
            mpu6500_interface_debug_print("mpu6500: irq unknown code.\n");
 8005e3c:	4808      	ldr	r0, [pc, #32]	@ (8005e60 <mpu6500_interface_receive_callback+0x80>)
 8005e3e:	f7ff ffc6 	bl	8005dce <mpu6500_interface_debug_print>
            
            break;
 8005e42:	bf00      	nop
        }
    }
}
 8005e44:	bf00      	nop
 8005e46:	3708      	adds	r7, #8
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	0800e06c 	.word	0x0800e06c
 8005e50:	0800e084 	.word	0x0800e084
 8005e54:	0800e0a4 	.word	0x0800e0a4
 8005e58:	0800e0c0 	.word	0x0800e0c0
 8005e5c:	0800e0d4 	.word	0x0800e0d4
 8005e60:	0800e0f0 	.word	0x0800e0f0

08005e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e68:	2003      	movs	r0, #3
 8005e6a:	f000 f94d 	bl	8006108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005e6e:	200f      	movs	r0, #15
 8005e70:	f000 f806 	bl	8005e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005e74:	f7ff f8fa 	bl	800506c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	bd80      	pop	{r7, pc}
	...

08005e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005e88:	4b12      	ldr	r3, [pc, #72]	@ (8005ed4 <HAL_InitTick+0x54>)
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	4b12      	ldr	r3, [pc, #72]	@ (8005ed8 <HAL_InitTick+0x58>)
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	4619      	mov	r1, r3
 8005e92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 f967 	bl	8006172 <HAL_SYSTICK_Config>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e00e      	b.n	8005ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b0f      	cmp	r3, #15
 8005eb2:	d80a      	bhi.n	8005eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	6879      	ldr	r1, [r7, #4]
 8005eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ebc:	f000 f92f 	bl	800611e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005ec0:	4a06      	ldr	r2, [pc, #24]	@ (8005edc <HAL_InitTick+0x5c>)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	e000      	b.n	8005ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3708      	adds	r7, #8
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	2000003c 	.word	0x2000003c
 8005ed8:	20000044 	.word	0x20000044
 8005edc:	20000040 	.word	0x20000040

08005ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ee4:	4b06      	ldr	r3, [pc, #24]	@ (8005f00 <HAL_IncTick+0x20>)
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	461a      	mov	r2, r3
 8005eea:	4b06      	ldr	r3, [pc, #24]	@ (8005f04 <HAL_IncTick+0x24>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4413      	add	r3, r2
 8005ef0:	4a04      	ldr	r2, [pc, #16]	@ (8005f04 <HAL_IncTick+0x24>)
 8005ef2:	6013      	str	r3, [r2, #0]
}
 8005ef4:	bf00      	nop
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	20000044 	.word	0x20000044
 8005f04:	200008f4 	.word	0x200008f4

08005f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8005f0c:	4b03      	ldr	r3, [pc, #12]	@ (8005f1c <HAL_GetTick+0x14>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	200008f4 	.word	0x200008f4

08005f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f28:	f7ff ffee 	bl	8005f08 <HAL_GetTick>
 8005f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f38:	d005      	beq.n	8005f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f64 <HAL_Delay+0x44>)
 8005f3c:	781b      	ldrb	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	4413      	add	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f46:	bf00      	nop
 8005f48:	f7ff ffde 	bl	8005f08 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d8f7      	bhi.n	8005f48 <HAL_Delay+0x28>
  {
  }
}
 8005f58:	bf00      	nop
 8005f5a:	bf00      	nop
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20000044 	.word	0x20000044

08005f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f003 0307 	and.w	r3, r3, #7
 8005f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f78:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f7e:	68ba      	ldr	r2, [r7, #8]
 8005f80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005f84:	4013      	ands	r3, r2
 8005f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005f90:	4b06      	ldr	r3, [pc, #24]	@ (8005fac <__NVIC_SetPriorityGrouping+0x44>)
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f96:	4a04      	ldr	r2, [pc, #16]	@ (8005fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	60d3      	str	r3, [r2, #12]
}
 8005f9c:	bf00      	nop
 8005f9e:	3714      	adds	r7, #20
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr
 8005fa8:	e000ed00 	.word	0xe000ed00
 8005fac:	05fa0000 	.word	0x05fa0000

08005fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fb4:	4b04      	ldr	r3, [pc, #16]	@ (8005fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	0a1b      	lsrs	r3, r3, #8
 8005fba:	f003 0307 	and.w	r3, r3, #7
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	e000ed00 	.word	0xe000ed00

08005fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	db0b      	blt.n	8005ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fde:	79fb      	ldrb	r3, [r7, #7]
 8005fe0:	f003 021f 	and.w	r2, r3, #31
 8005fe4:	4907      	ldr	r1, [pc, #28]	@ (8006004 <__NVIC_EnableIRQ+0x38>)
 8005fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fea:	095b      	lsrs	r3, r3, #5
 8005fec:	2001      	movs	r0, #1
 8005fee:	fa00 f202 	lsl.w	r2, r0, r2
 8005ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ff6:	bf00      	nop
 8005ff8:	370c      	adds	r7, #12
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	e000e100 	.word	0xe000e100

08006008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	4603      	mov	r3, r0
 8006010:	6039      	str	r1, [r7, #0]
 8006012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006018:	2b00      	cmp	r3, #0
 800601a:	db0a      	blt.n	8006032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	b2da      	uxtb	r2, r3
 8006020:	490c      	ldr	r1, [pc, #48]	@ (8006054 <__NVIC_SetPriority+0x4c>)
 8006022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006026:	0112      	lsls	r2, r2, #4
 8006028:	b2d2      	uxtb	r2, r2
 800602a:	440b      	add	r3, r1
 800602c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006030:	e00a      	b.n	8006048 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	b2da      	uxtb	r2, r3
 8006036:	4908      	ldr	r1, [pc, #32]	@ (8006058 <__NVIC_SetPriority+0x50>)
 8006038:	79fb      	ldrb	r3, [r7, #7]
 800603a:	f003 030f 	and.w	r3, r3, #15
 800603e:	3b04      	subs	r3, #4
 8006040:	0112      	lsls	r2, r2, #4
 8006042:	b2d2      	uxtb	r2, r2
 8006044:	440b      	add	r3, r1
 8006046:	761a      	strb	r2, [r3, #24]
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	e000e100 	.word	0xe000e100
 8006058:	e000ed00 	.word	0xe000ed00

0800605c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800605c:	b480      	push	{r7}
 800605e:	b089      	sub	sp, #36	@ 0x24
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f003 0307 	and.w	r3, r3, #7
 800606e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	f1c3 0307 	rsb	r3, r3, #7
 8006076:	2b04      	cmp	r3, #4
 8006078:	bf28      	it	cs
 800607a:	2304      	movcs	r3, #4
 800607c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	3304      	adds	r3, #4
 8006082:	2b06      	cmp	r3, #6
 8006084:	d902      	bls.n	800608c <NVIC_EncodePriority+0x30>
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	3b03      	subs	r3, #3
 800608a:	e000      	b.n	800608e <NVIC_EncodePriority+0x32>
 800608c:	2300      	movs	r3, #0
 800608e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006090:	f04f 32ff 	mov.w	r2, #4294967295
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	fa02 f303 	lsl.w	r3, r2, r3
 800609a:	43da      	mvns	r2, r3
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	401a      	ands	r2, r3
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060a4:	f04f 31ff 	mov.w	r1, #4294967295
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	fa01 f303 	lsl.w	r3, r1, r3
 80060ae:	43d9      	mvns	r1, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060b4:	4313      	orrs	r3, r2
         );
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3724      	adds	r7, #36	@ 0x24
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
	...

080060c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060d4:	d301      	bcc.n	80060da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060d6:	2301      	movs	r3, #1
 80060d8:	e00f      	b.n	80060fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060da:	4a0a      	ldr	r2, [pc, #40]	@ (8006104 <SysTick_Config+0x40>)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	3b01      	subs	r3, #1
 80060e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80060e2:	210f      	movs	r1, #15
 80060e4:	f04f 30ff 	mov.w	r0, #4294967295
 80060e8:	f7ff ff8e 	bl	8006008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80060ec:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <SysTick_Config+0x40>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060f2:	4b04      	ldr	r3, [pc, #16]	@ (8006104 <SysTick_Config+0x40>)
 80060f4:	2207      	movs	r2, #7
 80060f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3708      	adds	r7, #8
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	e000e010 	.word	0xe000e010

08006108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f7ff ff29 	bl	8005f68 <__NVIC_SetPriorityGrouping>
}
 8006116:	bf00      	nop
 8006118:	3708      	adds	r7, #8
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800611e:	b580      	push	{r7, lr}
 8006120:	b086      	sub	sp, #24
 8006122:	af00      	add	r7, sp, #0
 8006124:	4603      	mov	r3, r0
 8006126:	60b9      	str	r1, [r7, #8]
 8006128:	607a      	str	r2, [r7, #4]
 800612a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800612c:	2300      	movs	r3, #0
 800612e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006130:	f7ff ff3e 	bl	8005fb0 <__NVIC_GetPriorityGrouping>
 8006134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	68b9      	ldr	r1, [r7, #8]
 800613a:	6978      	ldr	r0, [r7, #20]
 800613c:	f7ff ff8e 	bl	800605c <NVIC_EncodePriority>
 8006140:	4602      	mov	r2, r0
 8006142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006146:	4611      	mov	r1, r2
 8006148:	4618      	mov	r0, r3
 800614a:	f7ff ff5d 	bl	8006008 <__NVIC_SetPriority>
}
 800614e:	bf00      	nop
 8006150:	3718      	adds	r7, #24
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b082      	sub	sp, #8
 800615a:	af00      	add	r7, sp, #0
 800615c:	4603      	mov	r3, r0
 800615e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006164:	4618      	mov	r0, r3
 8006166:	f7ff ff31 	bl	8005fcc <__NVIC_EnableIRQ>
}
 800616a:	bf00      	nop
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b082      	sub	sp, #8
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff ffa2 	bl	80060c4 <SysTick_Config>
 8006180:	4603      	mov	r3, r0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3708      	adds	r7, #8
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
	...

0800618c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006190:	f3bf 8f5f 	dmb	sy
}
 8006194:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006196:	4b07      	ldr	r3, [pc, #28]	@ (80061b4 <HAL_MPU_Disable+0x28>)
 8006198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619a:	4a06      	ldr	r2, [pc, #24]	@ (80061b4 <HAL_MPU_Disable+0x28>)
 800619c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061a0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80061a2:	4b05      	ldr	r3, [pc, #20]	@ (80061b8 <HAL_MPU_Disable+0x2c>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	605a      	str	r2, [r3, #4]
}
 80061a8:	bf00      	nop
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	e000ed00 	.word	0xe000ed00
 80061b8:	e000ed90 	.word	0xe000ed90

080061bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80061c4:	4a0b      	ldr	r2, [pc, #44]	@ (80061f4 <HAL_MPU_Enable+0x38>)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f043 0301 	orr.w	r3, r3, #1
 80061cc:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80061ce:	4b0a      	ldr	r3, [pc, #40]	@ (80061f8 <HAL_MPU_Enable+0x3c>)
 80061d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d2:	4a09      	ldr	r2, [pc, #36]	@ (80061f8 <HAL_MPU_Enable+0x3c>)
 80061d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061d8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80061da:	f3bf 8f4f 	dsb	sy
}
 80061de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80061e0:	f3bf 8f6f 	isb	sy
}
 80061e4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	e000ed90 	.word	0xe000ed90
 80061f8:	e000ed00 	.word	0xe000ed00

080061fc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	785a      	ldrb	r2, [r3, #1]
 8006208:	4b1b      	ldr	r3, [pc, #108]	@ (8006278 <HAL_MPU_ConfigRegion+0x7c>)
 800620a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800620c:	4b1a      	ldr	r3, [pc, #104]	@ (8006278 <HAL_MPU_ConfigRegion+0x7c>)
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	4a19      	ldr	r2, [pc, #100]	@ (8006278 <HAL_MPU_ConfigRegion+0x7c>)
 8006212:	f023 0301 	bic.w	r3, r3, #1
 8006216:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006218:	4a17      	ldr	r2, [pc, #92]	@ (8006278 <HAL_MPU_ConfigRegion+0x7c>)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	7b1b      	ldrb	r3, [r3, #12]
 8006224:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	7adb      	ldrb	r3, [r3, #11]
 800622a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800622c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	7a9b      	ldrb	r3, [r3, #10]
 8006232:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006234:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	7b5b      	ldrb	r3, [r3, #13]
 800623a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800623c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	7b9b      	ldrb	r3, [r3, #14]
 8006242:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006244:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	7bdb      	ldrb	r3, [r3, #15]
 800624a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800624c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	7a5b      	ldrb	r3, [r3, #9]
 8006252:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006254:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	7a1b      	ldrb	r3, [r3, #8]
 800625a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800625c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	7812      	ldrb	r2, [r2, #0]
 8006262:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006264:	4a04      	ldr	r2, [pc, #16]	@ (8006278 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006266:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006268:	6113      	str	r3, [r2, #16]
}
 800626a:	bf00      	nop
 800626c:	370c      	adds	r7, #12
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
 8006276:	bf00      	nop
 8006278:	e000ed90 	.word	0xe000ed90

0800627c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006284:	2300      	movs	r3, #0
 8006286:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006288:	f7ff fe3e 	bl	8005f08 <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d101      	bne.n	8006298 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e099      	b.n	80063cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2202      	movs	r2, #2
 800629c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0201 	bic.w	r2, r2, #1
 80062b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062b8:	e00f      	b.n	80062da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062ba:	f7ff fe25 	bl	8005f08 <HAL_GetTick>
 80062be:	4602      	mov	r2, r0
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	2b05      	cmp	r3, #5
 80062c6:	d908      	bls.n	80062da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2220      	movs	r2, #32
 80062cc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2203      	movs	r2, #3
 80062d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e078      	b.n	80063cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1e8      	bne.n	80062ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	4b38      	ldr	r3, [pc, #224]	@ (80063d4 <HAL_DMA_Init+0x158>)
 80062f4:	4013      	ands	r3, r2
 80062f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006306:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006312:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800631e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	4313      	orrs	r3, r2
 800632a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006330:	2b04      	cmp	r3, #4
 8006332:	d107      	bne.n	8006344 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633c:	4313      	orrs	r3, r2
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	4313      	orrs	r3, r2
 8006342:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	695b      	ldr	r3, [r3, #20]
 8006352:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f023 0307 	bic.w	r3, r3, #7
 800635a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	4313      	orrs	r3, r2
 8006364:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636a:	2b04      	cmp	r3, #4
 800636c:	d117      	bne.n	800639e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	4313      	orrs	r3, r2
 8006376:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00e      	beq.n	800639e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 faa7 	bl	80068d4 <DMA_CheckFifoParam>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d008      	beq.n	800639e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2240      	movs	r2, #64	@ 0x40
 8006390:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800639a:	2301      	movs	r3, #1
 800639c:	e016      	b.n	80063cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa5e 	bl	8006868 <DMA_CalcBaseAndBitshift>
 80063ac:	4603      	mov	r3, r0
 80063ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b4:	223f      	movs	r2, #63	@ 0x3f
 80063b6:	409a      	lsls	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3718      	adds	r7, #24
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	e010803f 	.word	0xe010803f

080063d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
 80063e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063e6:	2300      	movs	r3, #0
 80063e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <HAL_DMA_Start_IT+0x26>
 80063fa:	2302      	movs	r3, #2
 80063fc:	e048      	b.n	8006490 <HAL_DMA_Start_IT+0xb8>
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b01      	cmp	r3, #1
 8006410:	d137      	bne.n	8006482 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2202      	movs	r2, #2
 8006416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	68b9      	ldr	r1, [r7, #8]
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f000 f9f0 	bl	800680c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006430:	223f      	movs	r2, #63	@ 0x3f
 8006432:	409a      	lsls	r2, r3
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0216 	orr.w	r2, r2, #22
 8006446:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695a      	ldr	r2, [r3, #20]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006456:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645c:	2b00      	cmp	r3, #0
 800645e:	d007      	beq.n	8006470 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f042 0208 	orr.w	r2, r2, #8
 800646e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f042 0201 	orr.w	r2, r2, #1
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	e005      	b.n	800648e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800648a:	2302      	movs	r3, #2
 800648c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800648e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d004      	beq.n	80064b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2280      	movs	r2, #128	@ 0x80
 80064b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e00c      	b.n	80064d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2205      	movs	r2, #5
 80064ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f022 0201 	bic.w	r2, r2, #1
 80064cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80064e8:	4b8e      	ldr	r3, [pc, #568]	@ (8006724 <HAL_DMA_IRQHandler+0x248>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a8e      	ldr	r2, [pc, #568]	@ (8006728 <HAL_DMA_IRQHandler+0x24c>)
 80064ee:	fba2 2303 	umull	r2, r3, r2, r3
 80064f2:	0a9b      	lsrs	r3, r3, #10
 80064f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006506:	2208      	movs	r2, #8
 8006508:	409a      	lsls	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4013      	ands	r3, r2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d01a      	beq.n	8006548 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d013      	beq.n	8006548 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0204 	bic.w	r2, r2, #4
 800652e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006534:	2208      	movs	r2, #8
 8006536:	409a      	lsls	r2, r3
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006540:	f043 0201 	orr.w	r2, r3, #1
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654c:	2201      	movs	r2, #1
 800654e:	409a      	lsls	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4013      	ands	r3, r2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d012      	beq.n	800657e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00b      	beq.n	800657e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800656a:	2201      	movs	r2, #1
 800656c:	409a      	lsls	r2, r3
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006576:	f043 0202 	orr.w	r2, r3, #2
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006582:	2204      	movs	r2, #4
 8006584:	409a      	lsls	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4013      	ands	r3, r2
 800658a:	2b00      	cmp	r3, #0
 800658c:	d012      	beq.n	80065b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065a0:	2204      	movs	r2, #4
 80065a2:	409a      	lsls	r2, r3
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ac:	f043 0204 	orr.w	r2, r3, #4
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b8:	2210      	movs	r2, #16
 80065ba:	409a      	lsls	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4013      	ands	r3, r2
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d043      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d03c      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d6:	2210      	movs	r2, #16
 80065d8:	409a      	lsls	r2, r3
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d018      	beq.n	800661e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d108      	bne.n	800660c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d024      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	4798      	blx	r3
 800660a:	e01f      	b.n	800664c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006610:	2b00      	cmp	r3, #0
 8006612:	d01b      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
 800661c:	e016      	b.n	800664c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006628:	2b00      	cmp	r3, #0
 800662a:	d107      	bne.n	800663c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0208 	bic.w	r2, r2, #8
 800663a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	2b00      	cmp	r3, #0
 8006642:	d003      	beq.n	800664c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006650:	2220      	movs	r2, #32
 8006652:	409a      	lsls	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4013      	ands	r3, r2
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 808f 	beq.w	800677c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0310 	and.w	r3, r3, #16
 8006668:	2b00      	cmp	r3, #0
 800666a:	f000 8087 	beq.w	800677c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006672:	2220      	movs	r2, #32
 8006674:	409a      	lsls	r2, r3
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b05      	cmp	r3, #5
 8006684:	d136      	bne.n	80066f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 0216 	bic.w	r2, r2, #22
 8006694:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	695a      	ldr	r2, [r3, #20]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d103      	bne.n	80066b6 <HAL_DMA_IRQHandler+0x1da>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d007      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0208 	bic.w	r2, r2, #8
 80066c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ca:	223f      	movs	r2, #63	@ 0x3f
 80066cc:	409a      	lsls	r2, r3
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d07e      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	4798      	blx	r3
        }
        return;
 80066f2:	e079      	b.n	80067e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d01d      	beq.n	800673e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10d      	bne.n	800672c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006714:	2b00      	cmp	r3, #0
 8006716:	d031      	beq.n	800677c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	4798      	blx	r3
 8006720:	e02c      	b.n	800677c <HAL_DMA_IRQHandler+0x2a0>
 8006722:	bf00      	nop
 8006724:	2000003c 	.word	0x2000003c
 8006728:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006730:	2b00      	cmp	r3, #0
 8006732:	d023      	beq.n	800677c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	4798      	blx	r3
 800673c:	e01e      	b.n	800677c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10f      	bne.n	800676c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 0210 	bic.w	r2, r2, #16
 800675a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006770:	2b00      	cmp	r3, #0
 8006772:	d003      	beq.n	800677c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006780:	2b00      	cmp	r3, #0
 8006782:	d032      	beq.n	80067ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d022      	beq.n	80067d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2205      	movs	r2, #5
 8006794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0201 	bic.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	3301      	adds	r3, #1
 80067ac:	60bb      	str	r3, [r7, #8]
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d307      	bcc.n	80067c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1f2      	bne.n	80067a8 <HAL_DMA_IRQHandler+0x2cc>
 80067c2:	e000      	b.n	80067c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80067c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d005      	beq.n	80067ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	4798      	blx	r3
 80067e6:	e000      	b.n	80067ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80067e8:	bf00      	nop
    }
  }
}
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067fe:	b2db      	uxtb	r3, r3
}
 8006800:	4618      	mov	r0, r3
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
 8006818:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006828:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	2b40      	cmp	r3, #64	@ 0x40
 8006838:	d108      	bne.n	800684c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800684a:	e007      	b.n	800685c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	60da      	str	r2, [r3, #12]
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	b2db      	uxtb	r3, r3
 8006876:	3b10      	subs	r3, #16
 8006878:	4a13      	ldr	r2, [pc, #76]	@ (80068c8 <DMA_CalcBaseAndBitshift+0x60>)
 800687a:	fba2 2303 	umull	r2, r3, r2, r3
 800687e:	091b      	lsrs	r3, r3, #4
 8006880:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006882:	4a12      	ldr	r2, [pc, #72]	@ (80068cc <DMA_CalcBaseAndBitshift+0x64>)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	4413      	add	r3, r2
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	461a      	mov	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2b03      	cmp	r3, #3
 8006894:	d908      	bls.n	80068a8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	461a      	mov	r2, r3
 800689c:	4b0c      	ldr	r3, [pc, #48]	@ (80068d0 <DMA_CalcBaseAndBitshift+0x68>)
 800689e:	4013      	ands	r3, r2
 80068a0:	1d1a      	adds	r2, r3, #4
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80068a6:	e006      	b.n	80068b6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	461a      	mov	r2, r3
 80068ae:	4b08      	ldr	r3, [pc, #32]	@ (80068d0 <DMA_CalcBaseAndBitshift+0x68>)
 80068b0:	4013      	ands	r3, r2
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	aaaaaaab 	.word	0xaaaaaaab
 80068cc:	0800e2c4 	.word	0x0800e2c4
 80068d0:	fffffc00 	.word	0xfffffc00

080068d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068dc:	2300      	movs	r3, #0
 80068de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d11f      	bne.n	800692e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2b03      	cmp	r3, #3
 80068f2:	d856      	bhi.n	80069a2 <DMA_CheckFifoParam+0xce>
 80068f4:	a201      	add	r2, pc, #4	@ (adr r2, 80068fc <DMA_CheckFifoParam+0x28>)
 80068f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fa:	bf00      	nop
 80068fc:	0800690d 	.word	0x0800690d
 8006900:	0800691f 	.word	0x0800691f
 8006904:	0800690d 	.word	0x0800690d
 8006908:	080069a3 	.word	0x080069a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006910:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d046      	beq.n	80069a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800691c:	e043      	b.n	80069a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006926:	d140      	bne.n	80069aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800692c:	e03d      	b.n	80069aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006936:	d121      	bne.n	800697c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	2b03      	cmp	r3, #3
 800693c:	d837      	bhi.n	80069ae <DMA_CheckFifoParam+0xda>
 800693e:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <DMA_CheckFifoParam+0x70>)
 8006940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006944:	08006955 	.word	0x08006955
 8006948:	0800695b 	.word	0x0800695b
 800694c:	08006955 	.word	0x08006955
 8006950:	0800696d 	.word	0x0800696d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	73fb      	strb	r3, [r7, #15]
      break;
 8006958:	e030      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d025      	beq.n	80069b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800696a:	e022      	b.n	80069b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006970:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006974:	d11f      	bne.n	80069b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800697a:	e01c      	b.n	80069b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	2b02      	cmp	r3, #2
 8006980:	d903      	bls.n	800698a <DMA_CheckFifoParam+0xb6>
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	2b03      	cmp	r3, #3
 8006986:	d003      	beq.n	8006990 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006988:	e018      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	73fb      	strb	r3, [r7, #15]
      break;
 800698e:	e015      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006994:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00e      	beq.n	80069ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
      break;
 80069a0:	e00b      	b.n	80069ba <DMA_CheckFifoParam+0xe6>
      break;
 80069a2:	bf00      	nop
 80069a4:	e00a      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      break;
 80069a6:	bf00      	nop
 80069a8:	e008      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      break;
 80069aa:	bf00      	nop
 80069ac:	e006      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      break;
 80069ae:	bf00      	nop
 80069b0:	e004      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      break;
 80069b2:	bf00      	nop
 80069b4:	e002      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      break;   
 80069b6:	bf00      	nop
 80069b8:	e000      	b.n	80069bc <DMA_CheckFifoParam+0xe8>
      break;
 80069ba:	bf00      	nop
    }
  } 
  
  return status; 
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3714      	adds	r7, #20
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop

080069cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b089      	sub	sp, #36	@ 0x24
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80069d6:	2300      	movs	r3, #0
 80069d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80069da:	2300      	movs	r3, #0
 80069dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80069de:	2300      	movs	r3, #0
 80069e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80069e2:	2300      	movs	r3, #0
 80069e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80069e6:	2300      	movs	r3, #0
 80069e8:	61fb      	str	r3, [r7, #28]
 80069ea:	e169      	b.n	8006cc0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80069ec:	2201      	movs	r2, #1
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	fa02 f303 	lsl.w	r3, r2, r3
 80069f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4013      	ands	r3, r2
 80069fe:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	f040 8158 	bne.w	8006cba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f003 0303 	and.w	r3, r3, #3
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d005      	beq.n	8006a22 <HAL_GPIO_Init+0x56>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f003 0303 	and.w	r3, r3, #3
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d130      	bne.n	8006a84 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	005b      	lsls	r3, r3, #1
 8006a2c:	2203      	movs	r2, #3
 8006a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a32:	43db      	mvns	r3, r3
 8006a34:	69ba      	ldr	r2, [r7, #24]
 8006a36:	4013      	ands	r3, r2
 8006a38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	005b      	lsls	r3, r3, #1
 8006a42:	fa02 f303 	lsl.w	r3, r2, r3
 8006a46:	69ba      	ldr	r2, [r7, #24]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	69ba      	ldr	r2, [r7, #24]
 8006a50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a58:	2201      	movs	r2, #1
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a60:	43db      	mvns	r3, r3
 8006a62:	69ba      	ldr	r2, [r7, #24]
 8006a64:	4013      	ands	r3, r2
 8006a66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	091b      	lsrs	r3, r3, #4
 8006a6e:	f003 0201 	and.w	r2, r3, #1
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	fa02 f303 	lsl.w	r3, r2, r3
 8006a78:	69ba      	ldr	r2, [r7, #24]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f003 0303 	and.w	r3, r3, #3
 8006a8c:	2b03      	cmp	r3, #3
 8006a8e:	d017      	beq.n	8006ac0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	2203      	movs	r2, #3
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	43db      	mvns	r3, r3
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	005b      	lsls	r3, r3, #1
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f003 0303 	and.w	r3, r3, #3
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d123      	bne.n	8006b14 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	08da      	lsrs	r2, r3, #3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	3208      	adds	r2, #8
 8006ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	f003 0307 	and.w	r3, r3, #7
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	220f      	movs	r2, #15
 8006ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae8:	43db      	mvns	r3, r3
 8006aea:	69ba      	ldr	r2, [r7, #24]
 8006aec:	4013      	ands	r3, r2
 8006aee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	691a      	ldr	r2, [r3, #16]
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	f003 0307 	and.w	r3, r3, #7
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	fa02 f303 	lsl.w	r3, r2, r3
 8006b00:	69ba      	ldr	r2, [r7, #24]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	08da      	lsrs	r2, r3, #3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	3208      	adds	r2, #8
 8006b0e:	69b9      	ldr	r1, [r7, #24]
 8006b10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	005b      	lsls	r3, r3, #1
 8006b1e:	2203      	movs	r2, #3
 8006b20:	fa02 f303 	lsl.w	r3, r2, r3
 8006b24:	43db      	mvns	r3, r3
 8006b26:	69ba      	ldr	r2, [r7, #24]
 8006b28:	4013      	ands	r3, r2
 8006b2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f003 0203 	and.w	r2, r3, #3
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	005b      	lsls	r3, r3, #1
 8006b38:	fa02 f303 	lsl.w	r3, r2, r3
 8006b3c:	69ba      	ldr	r2, [r7, #24]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69ba      	ldr	r2, [r7, #24]
 8006b46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 80b2 	beq.w	8006cba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b56:	4b60      	ldr	r3, [pc, #384]	@ (8006cd8 <HAL_GPIO_Init+0x30c>)
 8006b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b5a:	4a5f      	ldr	r2, [pc, #380]	@ (8006cd8 <HAL_GPIO_Init+0x30c>)
 8006b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8006b62:	4b5d      	ldr	r3, [pc, #372]	@ (8006cd8 <HAL_GPIO_Init+0x30c>)
 8006b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b6a:	60fb      	str	r3, [r7, #12]
 8006b6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006b6e:	4a5b      	ldr	r2, [pc, #364]	@ (8006cdc <HAL_GPIO_Init+0x310>)
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	089b      	lsrs	r3, r3, #2
 8006b74:	3302      	adds	r3, #2
 8006b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	f003 0303 	and.w	r3, r3, #3
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	220f      	movs	r2, #15
 8006b86:	fa02 f303 	lsl.w	r3, r2, r3
 8006b8a:	43db      	mvns	r3, r3
 8006b8c:	69ba      	ldr	r2, [r7, #24]
 8006b8e:	4013      	ands	r3, r2
 8006b90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a52      	ldr	r2, [pc, #328]	@ (8006ce0 <HAL_GPIO_Init+0x314>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d02b      	beq.n	8006bf2 <HAL_GPIO_Init+0x226>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a51      	ldr	r2, [pc, #324]	@ (8006ce4 <HAL_GPIO_Init+0x318>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d025      	beq.n	8006bee <HAL_GPIO_Init+0x222>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a50      	ldr	r2, [pc, #320]	@ (8006ce8 <HAL_GPIO_Init+0x31c>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d01f      	beq.n	8006bea <HAL_GPIO_Init+0x21e>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a4f      	ldr	r2, [pc, #316]	@ (8006cec <HAL_GPIO_Init+0x320>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d019      	beq.n	8006be6 <HAL_GPIO_Init+0x21a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a4e      	ldr	r2, [pc, #312]	@ (8006cf0 <HAL_GPIO_Init+0x324>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d013      	beq.n	8006be2 <HAL_GPIO_Init+0x216>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a4d      	ldr	r2, [pc, #308]	@ (8006cf4 <HAL_GPIO_Init+0x328>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d00d      	beq.n	8006bde <HAL_GPIO_Init+0x212>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a4c      	ldr	r2, [pc, #304]	@ (8006cf8 <HAL_GPIO_Init+0x32c>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d007      	beq.n	8006bda <HAL_GPIO_Init+0x20e>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a4b      	ldr	r2, [pc, #300]	@ (8006cfc <HAL_GPIO_Init+0x330>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d101      	bne.n	8006bd6 <HAL_GPIO_Init+0x20a>
 8006bd2:	2307      	movs	r3, #7
 8006bd4:	e00e      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006bd6:	2308      	movs	r3, #8
 8006bd8:	e00c      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006bda:	2306      	movs	r3, #6
 8006bdc:	e00a      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006bde:	2305      	movs	r3, #5
 8006be0:	e008      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006be2:	2304      	movs	r3, #4
 8006be4:	e006      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006be6:	2303      	movs	r3, #3
 8006be8:	e004      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006bea:	2302      	movs	r3, #2
 8006bec:	e002      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e000      	b.n	8006bf4 <HAL_GPIO_Init+0x228>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	69fa      	ldr	r2, [r7, #28]
 8006bf6:	f002 0203 	and.w	r2, r2, #3
 8006bfa:	0092      	lsls	r2, r2, #2
 8006bfc:	4093      	lsls	r3, r2
 8006bfe:	69ba      	ldr	r2, [r7, #24]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006c04:	4935      	ldr	r1, [pc, #212]	@ (8006cdc <HAL_GPIO_Init+0x310>)
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	089b      	lsrs	r3, r3, #2
 8006c0a:	3302      	adds	r3, #2
 8006c0c:	69ba      	ldr	r2, [r7, #24]
 8006c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c12:	4b3b      	ldr	r3, [pc, #236]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	43db      	mvns	r3, r3
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d003      	beq.n	8006c36 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006c2e:	69ba      	ldr	r2, [r7, #24]
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006c36:	4a32      	ldr	r2, [pc, #200]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c38:	69bb      	ldr	r3, [r7, #24]
 8006c3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006c3c:	4b30      	ldr	r3, [pc, #192]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	43db      	mvns	r3, r3
 8006c46:	69ba      	ldr	r2, [r7, #24]
 8006c48:	4013      	ands	r3, r2
 8006c4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d003      	beq.n	8006c60 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006c58:	69ba      	ldr	r2, [r7, #24]
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006c60:	4a27      	ldr	r2, [pc, #156]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006c66:	4b26      	ldr	r3, [pc, #152]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	43db      	mvns	r3, r3
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	4013      	ands	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c90:	4b1b      	ldr	r3, [pc, #108]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	43db      	mvns	r3, r3
 8006c9a:	69ba      	ldr	r2, [r7, #24]
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006cac:	69ba      	ldr	r2, [r7, #24]
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006cb4:	4a12      	ldr	r2, [pc, #72]	@ (8006d00 <HAL_GPIO_Init+0x334>)
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	61fb      	str	r3, [r7, #28]
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	2b0f      	cmp	r3, #15
 8006cc4:	f67f ae92 	bls.w	80069ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006cc8:	bf00      	nop
 8006cca:	bf00      	nop
 8006ccc:	3724      	adds	r7, #36	@ 0x24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	40023800 	.word	0x40023800
 8006cdc:	40013800 	.word	0x40013800
 8006ce0:	40020000 	.word	0x40020000
 8006ce4:	40020400 	.word	0x40020400
 8006ce8:	40020800 	.word	0x40020800
 8006cec:	40020c00 	.word	0x40020c00
 8006cf0:	40021000 	.word	0x40021000
 8006cf4:	40021400 	.word	0x40021400
 8006cf8:	40021800 	.word	0x40021800
 8006cfc:	40021c00 	.word	0x40021c00
 8006d00:	40013c00 	.word	0x40013c00

08006d04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	807b      	strh	r3, [r7, #2]
 8006d10:	4613      	mov	r3, r2
 8006d12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d14:	787b      	ldrb	r3, [r7, #1]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d003      	beq.n	8006d22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d1a:	887a      	ldrh	r2, [r7, #2]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006d20:	e003      	b.n	8006d2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006d22:	887b      	ldrh	r3, [r7, #2]
 8006d24:	041a      	lsls	r2, r3, #16
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	619a      	str	r2, [r3, #24]
}
 8006d2a:	bf00      	nop
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
	...

08006d38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e08b      	b.n	8006e62 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d106      	bne.n	8006d64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7fd f9aa 	bl	80040b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2224      	movs	r2, #36	@ 0x24
 8006d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f022 0201 	bic.w	r2, r2, #1
 8006d7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006d88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	689a      	ldr	r2, [r3, #8]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d107      	bne.n	8006db2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	689a      	ldr	r2, [r3, #8]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006dae:	609a      	str	r2, [r3, #8]
 8006db0:	e006      	b.n	8006dc0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	689a      	ldr	r2, [r3, #8]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006dbe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d108      	bne.n	8006dda <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	685a      	ldr	r2, [r3, #4]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dd6:	605a      	str	r2, [r3, #4]
 8006dd8:	e007      	b.n	8006dea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006de8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	6859      	ldr	r1, [r3, #4]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	4b1d      	ldr	r3, [pc, #116]	@ (8006e6c <HAL_I2C_Init+0x134>)
 8006df6:	430b      	orrs	r3, r1
 8006df8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68da      	ldr	r2, [r3, #12]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e08:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	691a      	ldr	r2, [r3, #16]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	430a      	orrs	r2, r1
 8006e22:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	69d9      	ldr	r1, [r3, #28]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1a      	ldr	r2, [r3, #32]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f042 0201 	orr.w	r2, r2, #1
 8006e42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	02008000 	.word	0x02008000

08006e70 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699b      	ldr	r3, [r3, #24]
 8006e7e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d005      	beq.n	8006e9c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	68f9      	ldr	r1, [r7, #12]
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	4798      	blx	r3
  }
}
 8006e9c:	bf00      	nop
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b086      	sub	sp, #24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00f      	beq.n	8006ee6 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d00a      	beq.n	8006ee6 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed4:	f043 0201 	orr.w	r2, r3, #1
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006ee4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d00f      	beq.n	8006f10 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00a      	beq.n	8006f10 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006efe:	f043 0208 	orr.w	r2, r3, #8
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006f0e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00f      	beq.n	8006f3a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00a      	beq.n	8006f3a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f28:	f043 0202 	orr.w	r2, r3, #2
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f38:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f003 030b 	and.w	r3, r3, #11
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d003      	beq.n	8006f52 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8006f4a:	68f9      	ldr	r1, [r7, #12]
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 fbd5 	bl	80076fc <I2C_ITError>
  }
}
 8006f52:	bf00      	nop
 8006f54:	3718      	adds	r7, #24
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b083      	sub	sp, #12
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006f62:	bf00      	nop
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b083      	sub	sp, #12
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006f76:	bf00      	nop
 8006f78:	370c      	adds	r7, #12
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr

08006f82 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006f82:	b480      	push	{r7}
 8006f84:	b083      	sub	sp, #12
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	70fb      	strb	r3, [r7, #3]
 8006f8e:	4613      	mov	r3, r2
 8006f90:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b083      	sub	sp, #12
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006fa6:	bf00      	nop
 8006fa8:	370c      	adds	r7, #12
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b083      	sub	sp, #12
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b083      	sub	sp, #12
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006fce:	bf00      	nop
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b086      	sub	sp, #24
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	60f8      	str	r0, [r7, #12]
 8006fe2:	60b9      	str	r1, [r7, #8]
 8006fe4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fea:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d101      	bne.n	8006ffe <I2C_Slave_ISR_IT+0x24>
 8006ffa:	2302      	movs	r3, #2
 8006ffc:	e0e2      	b.n	80071c4 <I2C_Slave_ISR_IT+0x1ea>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	d009      	beq.n	8007024 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007016:	2b00      	cmp	r3, #0
 8007018:	d004      	beq.n	8007024 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800701a:	6939      	ldr	r1, [r7, #16]
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 f9b5 	bl	800738c <I2C_ITSlaveCplt>
 8007022:	e0ca      	b.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f003 0310 	and.w	r3, r3, #16
 800702a:	2b00      	cmp	r3, #0
 800702c:	d04b      	beq.n	80070c6 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007034:	2b00      	cmp	r3, #0
 8007036:	d046      	beq.n	80070c6 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800703c:	b29b      	uxth	r3, r3
 800703e:	2b00      	cmp	r3, #0
 8007040:	d128      	bne.n	8007094 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b28      	cmp	r3, #40	@ 0x28
 800704c:	d108      	bne.n	8007060 <I2C_Slave_ISR_IT+0x86>
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007054:	d104      	bne.n	8007060 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007056:	6939      	ldr	r1, [r7, #16]
 8007058:	68f8      	ldr	r0, [r7, #12]
 800705a:	f000 fafb 	bl	8007654 <I2C_ITListenCplt>
 800705e:	e031      	b.n	80070c4 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b29      	cmp	r3, #41	@ 0x29
 800706a:	d10e      	bne.n	800708a <I2C_Slave_ISR_IT+0xb0>
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007072:	d00a      	beq.n	800708a <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2210      	movs	r2, #16
 800707a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 fc54 	bl	800792a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f000 f926 	bl	80072d4 <I2C_ITSlaveSeqCplt>
 8007088:	e01c      	b.n	80070c4 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2210      	movs	r2, #16
 8007090:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007092:	e08f      	b.n	80071b4 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2210      	movs	r2, #16
 800709a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070a0:	f043 0204 	orr.w	r2, r3, #4
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d003      	beq.n	80070b6 <I2C_Slave_ISR_IT+0xdc>
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070b4:	d17e      	bne.n	80071b4 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ba:	4619      	mov	r1, r3
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 fb1d 	bl	80076fc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80070c2:	e077      	b.n	80071b4 <I2C_Slave_ISR_IT+0x1da>
 80070c4:	e076      	b.n	80071b4 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	f003 0304 	and.w	r3, r3, #4
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d02f      	beq.n	8007130 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d02a      	beq.n	8007130 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070de:	b29b      	uxth	r3, r3
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d018      	beq.n	8007116 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ee:	b2d2      	uxtb	r2, r2
 80070f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f6:	1c5a      	adds	r2, r3, #1
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007100:	3b01      	subs	r3, #1
 8007102:	b29a      	uxth	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800710c:	b29b      	uxth	r3, r3
 800710e:	3b01      	subs	r3, #1
 8007110:	b29a      	uxth	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800711a:	b29b      	uxth	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d14b      	bne.n	80071b8 <I2C_Slave_ISR_IT+0x1de>
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007126:	d047      	beq.n	80071b8 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f000 f8d3 	bl	80072d4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800712e:	e043      	b.n	80071b8 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	f003 0308 	and.w	r3, r3, #8
 8007136:	2b00      	cmp	r3, #0
 8007138:	d009      	beq.n	800714e <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007140:	2b00      	cmp	r3, #0
 8007142:	d004      	beq.n	800714e <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007144:	6939      	ldr	r1, [r7, #16]
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f000 f840 	bl	80071cc <I2C_ITAddrCplt>
 800714c:	e035      	b.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d030      	beq.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800715e:	2b00      	cmp	r3, #0
 8007160:	d02b      	beq.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007166:	b29b      	uxth	r3, r3
 8007168:	2b00      	cmp	r3, #0
 800716a:	d018      	beq.n	800719e <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007170:	781a      	ldrb	r2, [r3, #0]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007186:	b29b      	uxth	r3, r3
 8007188:	3b01      	subs	r3, #1
 800718a:	b29a      	uxth	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007194:	3b01      	subs	r3, #1
 8007196:	b29a      	uxth	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800719c:	e00d      	b.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071a4:	d002      	beq.n	80071ac <I2C_Slave_ISR_IT+0x1d2>
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d106      	bne.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f000 f891 	bl	80072d4 <I2C_ITSlaveSeqCplt>
 80071b2:	e002      	b.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80071b4:	bf00      	nop
 80071b6:	e000      	b.n	80071ba <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80071b8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80071c2:	2300      	movs	r3, #0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3718      	adds	r7, #24
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80071e2:	2b28      	cmp	r3, #40	@ 0x28
 80071e4:	d16a      	bne.n	80072bc <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	0c1b      	lsrs	r3, r3, #16
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	f003 0301 	and.w	r3, r3, #1
 80071f4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	0c1b      	lsrs	r3, r3, #16
 80071fe:	b29b      	uxth	r3, r3
 8007200:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007204:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	b29b      	uxth	r3, r3
 800720e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007212:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	b29b      	uxth	r3, r3
 800721c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007220:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	2b02      	cmp	r3, #2
 8007228:	d138      	bne.n	800729c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800722a:	897b      	ldrh	r3, [r7, #10]
 800722c:	09db      	lsrs	r3, r3, #7
 800722e:	b29a      	uxth	r2, r3
 8007230:	89bb      	ldrh	r3, [r7, #12]
 8007232:	4053      	eors	r3, r2
 8007234:	b29b      	uxth	r3, r3
 8007236:	f003 0306 	and.w	r3, r3, #6
 800723a:	2b00      	cmp	r3, #0
 800723c:	d11c      	bne.n	8007278 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800723e:	897b      	ldrh	r3, [r7, #10]
 8007240:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007246:	1c5a      	adds	r2, r3, #1
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007250:	2b02      	cmp	r3, #2
 8007252:	d13b      	bne.n	80072cc <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2208      	movs	r2, #8
 8007260:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800726a:	89ba      	ldrh	r2, [r7, #12]
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	4619      	mov	r1, r3
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7ff fe86 	bl	8006f82 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007276:	e029      	b.n	80072cc <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007278:	893b      	ldrh	r3, [r7, #8]
 800727a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800727c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fb94 	bl	80079ae <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800728e:	89ba      	ldrh	r2, [r7, #12]
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	4619      	mov	r1, r3
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f7ff fe74 	bl	8006f82 <HAL_I2C_AddrCallback>
}
 800729a:	e017      	b.n	80072cc <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800729c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 fb84 	bl	80079ae <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80072ae:	89ba      	ldrh	r2, [r7, #12]
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
 80072b2:	4619      	mov	r1, r3
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f7ff fe64 	bl	8006f82 <HAL_I2C_AddrCallback>
}
 80072ba:	e007      	b.n	80072cc <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2208      	movs	r2, #8
 80072c2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d008      	beq.n	8007308 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	e00c      	b.n	8007322 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d007      	beq.n	8007322 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007320:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b29      	cmp	r3, #41	@ 0x29
 800732c:	d112      	bne.n	8007354 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2228      	movs	r2, #40	@ 0x28
 8007332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2221      	movs	r2, #33	@ 0x21
 800733a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800733c:	2101      	movs	r1, #1
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fb35 	bl	80079ae <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7ff fe04 	bl	8006f5a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007352:	e017      	b.n	8007384 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b2a      	cmp	r3, #42	@ 0x2a
 800735e:	d111      	bne.n	8007384 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2228      	movs	r2, #40	@ 0x28
 8007364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2222      	movs	r2, #34	@ 0x22
 800736c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800736e:	2102      	movs	r1, #2
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fb1c 	bl	80079ae <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f7ff fdf5 	bl	8006f6e <HAL_I2C_SlaveRxCpltCallback>
}
 8007384:	bf00      	nop
 8007386:	3710      	adds	r7, #16
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b086      	sub	sp, #24
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073ae:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2220      	movs	r2, #32
 80073b6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80073b8:	7afb      	ldrb	r3, [r7, #11]
 80073ba:	2b21      	cmp	r3, #33	@ 0x21
 80073bc:	d002      	beq.n	80073c4 <I2C_ITSlaveCplt+0x38>
 80073be:	7afb      	ldrb	r3, [r7, #11]
 80073c0:	2b29      	cmp	r3, #41	@ 0x29
 80073c2:	d108      	bne.n	80073d6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80073c4:	f248 0101 	movw	r1, #32769	@ 0x8001
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 faf0 	bl	80079ae <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2221      	movs	r2, #33	@ 0x21
 80073d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80073d4:	e019      	b.n	800740a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80073d6:	7afb      	ldrb	r3, [r7, #11]
 80073d8:	2b22      	cmp	r3, #34	@ 0x22
 80073da:	d002      	beq.n	80073e2 <I2C_ITSlaveCplt+0x56>
 80073dc:	7afb      	ldrb	r3, [r7, #11]
 80073de:	2b2a      	cmp	r3, #42	@ 0x2a
 80073e0:	d108      	bne.n	80073f4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80073e2:	f248 0102 	movw	r1, #32770	@ 0x8002
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 fae1 	bl	80079ae <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2222      	movs	r2, #34	@ 0x22
 80073f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80073f2:	e00a      	b.n	800740a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80073f4:	7afb      	ldrb	r3, [r7, #11]
 80073f6:	2b28      	cmp	r3, #40	@ 0x28
 80073f8:	d107      	bne.n	800740a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80073fa:	f248 0103 	movw	r1, #32771	@ 0x8003
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fad5 	bl	80079ae <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007418:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6859      	ldr	r1, [r3, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	4b89      	ldr	r3, [pc, #548]	@ (800764c <I2C_ITSlaveCplt+0x2c0>)
 8007426:	400b      	ands	r3, r1
 8007428:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 fa7d 	bl	800792a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d013      	beq.n	8007462 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007448:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800744e:	2b00      	cmp	r3, #0
 8007450:	d01f      	beq.n	8007492 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	b29a      	uxth	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007460:	e017      	b.n	8007492 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d012      	beq.n	8007492 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800747a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007480:	2b00      	cmp	r3, #0
 8007482:	d006      	beq.n	8007492 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	b29a      	uxth	r2, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	f003 0304 	and.w	r3, r3, #4
 8007498:	2b00      	cmp	r3, #0
 800749a:	d020      	beq.n	80074de <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	f023 0304 	bic.w	r3, r3, #4
 80074a2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ae:	b2d2      	uxtb	r2, r2
 80074b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b6:	1c5a      	adds	r2, r3, #1
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00c      	beq.n	80074de <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	3b01      	subs	r3, #1
 80074d8:	b29a      	uxth	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d005      	beq.n	80074f4 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074ec:	f043 0204 	orr.w	r2, r3, #4
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d049      	beq.n	8007592 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007504:	2b00      	cmp	r3, #0
 8007506:	d044      	beq.n	8007592 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800750c:	b29b      	uxth	r3, r3
 800750e:	2b00      	cmp	r3, #0
 8007510:	d128      	bne.n	8007564 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007518:	b2db      	uxtb	r3, r3
 800751a:	2b28      	cmp	r3, #40	@ 0x28
 800751c:	d108      	bne.n	8007530 <I2C_ITSlaveCplt+0x1a4>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007524:	d104      	bne.n	8007530 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007526:	6979      	ldr	r1, [r7, #20]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f893 	bl	8007654 <I2C_ITListenCplt>
 800752e:	e030      	b.n	8007592 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b29      	cmp	r3, #41	@ 0x29
 800753a:	d10e      	bne.n	800755a <I2C_ITSlaveCplt+0x1ce>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007542:	d00a      	beq.n	800755a <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	2210      	movs	r2, #16
 800754a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f9ec 	bl	800792a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f7ff febe 	bl	80072d4 <I2C_ITSlaveSeqCplt>
 8007558:	e01b      	b.n	8007592 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2210      	movs	r2, #16
 8007560:	61da      	str	r2, [r3, #28]
 8007562:	e016      	b.n	8007592 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2210      	movs	r2, #16
 800756a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007570:	f043 0204 	orr.w	r2, r3, #4
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <I2C_ITSlaveCplt+0x1fa>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007584:	d105      	bne.n	8007592 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f8b5 	bl	80076fc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d010      	beq.n	80075ca <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ac:	4619      	mov	r1, r3
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f8a4 	bl	80076fc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	2b28      	cmp	r3, #40	@ 0x28
 80075be:	d141      	bne.n	8007644 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80075c0:	6979      	ldr	r1, [r7, #20]
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f846 	bl	8007654 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80075c8:	e03c      	b.n	8007644 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80075d2:	d014      	beq.n	80075fe <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7ff fe7d 	bl	80072d4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007650 <I2C_ITSlaveCplt+0x2c4>)
 80075de:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2220      	movs	r2, #32
 80075e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7ff fcd1 	bl	8006f9e <HAL_I2C_ListenCpltCallback>
}
 80075fc:	e022      	b.n	8007644 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b22      	cmp	r3, #34	@ 0x22
 8007608:	d10e      	bne.n	8007628 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2220      	movs	r2, #32
 800760e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f7ff fca4 	bl	8006f6e <HAL_I2C_SlaveRxCpltCallback>
}
 8007626:	e00d      	b.n	8007644 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2220      	movs	r2, #32
 800762c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7ff fc8b 	bl	8006f5a <HAL_I2C_SlaveTxCpltCallback>
}
 8007644:	bf00      	nop
 8007646:	3718      	adds	r7, #24
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	fe00e800 	.word	0xfe00e800
 8007650:	ffff0000 	.word	0xffff0000

08007654 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a25      	ldr	r2, [pc, #148]	@ (80076f8 <I2C_ITListenCplt+0xa4>)
 8007662:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2220      	movs	r2, #32
 800766e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2200      	movs	r2, #0
 8007676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	f003 0304 	and.w	r3, r3, #4
 8007686:	2b00      	cmp	r3, #0
 8007688:	d022      	beq.n	80076d0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007694:	b2d2      	uxtb	r2, r2
 8007696:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d012      	beq.n	80076d0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076ae:	3b01      	subs	r3, #1
 80076b0:	b29a      	uxth	r2, r3
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	3b01      	subs	r3, #1
 80076be:	b29a      	uxth	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c8:	f043 0204 	orr.w	r2, r3, #4
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80076d0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f96a 	bl	80079ae <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2210      	movs	r2, #16
 80076e0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f7ff fc57 	bl	8006f9e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80076f0:	bf00      	nop
 80076f2:	3708      	adds	r7, #8
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	ffff0000 	.word	0xffff0000

080076fc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800770c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a6d      	ldr	r2, [pc, #436]	@ (80078d0 <I2C_ITError+0x1d4>)
 800771a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	431a      	orrs	r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800772e:	7bfb      	ldrb	r3, [r7, #15]
 8007730:	2b28      	cmp	r3, #40	@ 0x28
 8007732:	d005      	beq.n	8007740 <I2C_ITError+0x44>
 8007734:	7bfb      	ldrb	r3, [r7, #15]
 8007736:	2b29      	cmp	r3, #41	@ 0x29
 8007738:	d002      	beq.n	8007740 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800773a:	7bfb      	ldrb	r3, [r7, #15]
 800773c:	2b2a      	cmp	r3, #42	@ 0x2a
 800773e:	d10b      	bne.n	8007758 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007740:	2103      	movs	r1, #3
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f933 	bl	80079ae <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2228      	movs	r2, #40	@ 0x28
 800774c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a60      	ldr	r2, [pc, #384]	@ (80078d4 <I2C_ITError+0x1d8>)
 8007754:	635a      	str	r2, [r3, #52]	@ 0x34
 8007756:	e030      	b.n	80077ba <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007758:	f248 0103 	movw	r1, #32771	@ 0x8003
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f926 	bl	80079ae <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f8e1 	bl	800792a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800776e:	b2db      	uxtb	r3, r3
 8007770:	2b60      	cmp	r3, #96	@ 0x60
 8007772:	d01f      	beq.n	80077b4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2220      	movs	r2, #32
 8007778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	f003 0320 	and.w	r3, r3, #32
 8007786:	2b20      	cmp	r3, #32
 8007788:	d114      	bne.n	80077b4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	f003 0310 	and.w	r3, r3, #16
 8007794:	2b10      	cmp	r3, #16
 8007796:	d109      	bne.n	80077ac <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2210      	movs	r2, #16
 800779e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a4:	f043 0204 	orr.w	r2, r3, #4
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2220      	movs	r2, #32
 80077b2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077be:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d039      	beq.n	800783c <I2C_ITError+0x140>
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2b11      	cmp	r3, #17
 80077cc:	d002      	beq.n	80077d4 <I2C_ITError+0xd8>
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	2b21      	cmp	r3, #33	@ 0x21
 80077d2:	d133      	bne.n	800783c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077e2:	d107      	bne.n	80077f4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80077f2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7fe fff9 	bl	80067f0 <HAL_DMA_GetState>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b01      	cmp	r3, #1
 8007802:	d017      	beq.n	8007834 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007808:	4a33      	ldr	r2, [pc, #204]	@ (80078d8 <I2C_ITError+0x1dc>)
 800780a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007818:	4618      	mov	r0, r3
 800781a:	f7fe fe3d 	bl	8006498 <HAL_DMA_Abort_IT>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d04d      	beq.n	80078c0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800782e:	4610      	mov	r0, r2
 8007830:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007832:	e045      	b.n	80078c0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 f851 	bl	80078dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800783a:	e041      	b.n	80078c0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007840:	2b00      	cmp	r3, #0
 8007842:	d039      	beq.n	80078b8 <I2C_ITError+0x1bc>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2b12      	cmp	r3, #18
 8007848:	d002      	beq.n	8007850 <I2C_ITError+0x154>
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	2b22      	cmp	r3, #34	@ 0x22
 800784e:	d133      	bne.n	80078b8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800785a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800785e:	d107      	bne.n	8007870 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800786e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007874:	4618      	mov	r0, r3
 8007876:	f7fe ffbb 	bl	80067f0 <HAL_DMA_GetState>
 800787a:	4603      	mov	r3, r0
 800787c:	2b01      	cmp	r3, #1
 800787e:	d017      	beq.n	80078b0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007884:	4a14      	ldr	r2, [pc, #80]	@ (80078d8 <I2C_ITError+0x1dc>)
 8007886:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007894:	4618      	mov	r0, r3
 8007896:	f7fe fdff 	bl	8006498 <HAL_DMA_Abort_IT>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d011      	beq.n	80078c4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80078aa:	4610      	mov	r0, r2
 80078ac:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80078ae:	e009      	b.n	80078c4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f813 	bl	80078dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80078b6:	e005      	b.n	80078c4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f80f 	bl	80078dc <I2C_TreatErrorCallback>
  }
}
 80078be:	e002      	b.n	80078c6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80078c0:	bf00      	nop
 80078c2:	e000      	b.n	80078c6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80078c4:	bf00      	nop
}
 80078c6:	bf00      	nop
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	ffff0000 	.word	0xffff0000
 80078d4:	08006fdb 	.word	0x08006fdb
 80078d8:	08007973 	.word	0x08007973

080078dc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	2b60      	cmp	r3, #96	@ 0x60
 80078ee:	d10e      	bne.n	800790e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2220      	movs	r2, #32
 80078f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f7ff fb5d 	bl	8006fc6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800790c:	e009      	b.n	8007922 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f7ff fb48 	bl	8006fb2 <HAL_I2C_ErrorCallback>
}
 8007922:	bf00      	nop
 8007924:	3708      	adds	r7, #8
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}

0800792a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800792a:	b480      	push	{r7}
 800792c:	b083      	sub	sp, #12
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	699b      	ldr	r3, [r3, #24]
 8007938:	f003 0302 	and.w	r3, r3, #2
 800793c:	2b02      	cmp	r3, #2
 800793e:	d103      	bne.n	8007948 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2200      	movs	r2, #0
 8007946:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b01      	cmp	r3, #1
 8007954:	d007      	beq.n	8007966 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	699a      	ldr	r2, [r3, #24]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f042 0201 	orr.w	r2, r2, #1
 8007964:	619a      	str	r2, [r3, #24]
  }
}
 8007966:	bf00      	nop
 8007968:	370c      	adds	r7, #12
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr

08007972 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b084      	sub	sp, #16
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007984:	2b00      	cmp	r3, #0
 8007986:	d003      	beq.n	8007990 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800798c:	2200      	movs	r2, #0
 800798e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007994:	2b00      	cmp	r3, #0
 8007996:	d003      	beq.n	80079a0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800799c:	2200      	movs	r2, #0
 800799e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80079a0:	68f8      	ldr	r0, [r7, #12]
 80079a2:	f7ff ff9b 	bl	80078dc <I2C_TreatErrorCallback>
}
 80079a6:	bf00      	nop
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80079ae:	b480      	push	{r7}
 80079b0:	b085      	sub	sp, #20
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
 80079b6:	460b      	mov	r3, r1
 80079b8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80079be:	887b      	ldrh	r3, [r7, #2]
 80079c0:	f003 0301 	and.w	r3, r3, #1
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00f      	beq.n	80079e8 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80079ce:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80079dc:	2b28      	cmp	r3, #40	@ 0x28
 80079de:	d003      	beq.n	80079e8 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80079e6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80079e8:	887b      	ldrh	r3, [r7, #2]
 80079ea:	f003 0302 	and.w	r3, r3, #2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00f      	beq.n	8007a12 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80079f8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007a06:	2b28      	cmp	r3, #40	@ 0x28
 8007a08:	d003      	beq.n	8007a12 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007a10:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007a12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	da03      	bge.n	8007a22 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007a20:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007a22:	887b      	ldrh	r3, [r7, #2]
 8007a24:	2b10      	cmp	r3, #16
 8007a26:	d103      	bne.n	8007a30 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007a2e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a30:	887b      	ldrh	r3, [r7, #2]
 8007a32:	2b20      	cmp	r3, #32
 8007a34:	d103      	bne.n	8007a3e <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f043 0320 	orr.w	r3, r3, #32
 8007a3c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007a3e:	887b      	ldrh	r3, [r7, #2]
 8007a40:	2b40      	cmp	r3, #64	@ 0x40
 8007a42:	d103      	bne.n	8007a4c <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a4a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	6819      	ldr	r1, [r3, #0]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	43da      	mvns	r2, r3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	400a      	ands	r2, r1
 8007a5c:	601a      	str	r2, [r3, #0]
}
 8007a5e:	bf00      	nop
 8007a60:	3714      	adds	r7, #20
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b083      	sub	sp, #12
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
 8007a72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	2b20      	cmp	r3, #32
 8007a7e:	d138      	bne.n	8007af2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d101      	bne.n	8007a8e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	e032      	b.n	8007af4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2224      	movs	r2, #36	@ 0x24
 8007a9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f022 0201 	bic.w	r2, r2, #1
 8007aac:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007abc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	6819      	ldr	r1, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	683a      	ldr	r2, [r7, #0]
 8007aca:	430a      	orrs	r2, r1
 8007acc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f042 0201 	orr.w	r2, r2, #1
 8007adc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2220      	movs	r2, #32
 8007ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	e000      	b.n	8007af4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007af2:	2302      	movs	r3, #2
  }
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	2b20      	cmp	r3, #32
 8007b14:	d139      	bne.n	8007b8a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d101      	bne.n	8007b24 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b20:	2302      	movs	r3, #2
 8007b22:	e033      	b.n	8007b8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2224      	movs	r2, #36	@ 0x24
 8007b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f022 0201 	bic.w	r2, r2, #1
 8007b42:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007b52:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	021b      	lsls	r3, r3, #8
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f042 0201 	orr.w	r2, r2, #1
 8007b74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2220      	movs	r2, #32
 8007b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b86:	2300      	movs	r3, #0
 8007b88:	e000      	b.n	8007b8c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007b8a:	2302      	movs	r3, #2
  }
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3714      	adds	r7, #20
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b086      	sub	sp, #24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e291      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f003 0301 	and.w	r3, r3, #1
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 8087 	beq.w	8007cca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007bbc:	4b96      	ldr	r3, [pc, #600]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	f003 030c 	and.w	r3, r3, #12
 8007bc4:	2b04      	cmp	r3, #4
 8007bc6:	d00c      	beq.n	8007be2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007bc8:	4b93      	ldr	r3, [pc, #588]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	f003 030c 	and.w	r3, r3, #12
 8007bd0:	2b08      	cmp	r3, #8
 8007bd2:	d112      	bne.n	8007bfa <HAL_RCC_OscConfig+0x62>
 8007bd4:	4b90      	ldr	r3, [pc, #576]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007be0:	d10b      	bne.n	8007bfa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007be2:	4b8d      	ldr	r3, [pc, #564]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d06c      	beq.n	8007cc8 <HAL_RCC_OscConfig+0x130>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d168      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e26b      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c02:	d106      	bne.n	8007c12 <HAL_RCC_OscConfig+0x7a>
 8007c04:	4b84      	ldr	r3, [pc, #528]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a83      	ldr	r2, [pc, #524]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c0e:	6013      	str	r3, [r2, #0]
 8007c10:	e02e      	b.n	8007c70 <HAL_RCC_OscConfig+0xd8>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10c      	bne.n	8007c34 <HAL_RCC_OscConfig+0x9c>
 8007c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a7e      	ldr	r2, [pc, #504]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	4b7c      	ldr	r3, [pc, #496]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a7b      	ldr	r2, [pc, #492]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c30:	6013      	str	r3, [r2, #0]
 8007c32:	e01d      	b.n	8007c70 <HAL_RCC_OscConfig+0xd8>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007c3c:	d10c      	bne.n	8007c58 <HAL_RCC_OscConfig+0xc0>
 8007c3e:	4b76      	ldr	r3, [pc, #472]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a75      	ldr	r2, [pc, #468]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c48:	6013      	str	r3, [r2, #0]
 8007c4a:	4b73      	ldr	r3, [pc, #460]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a72      	ldr	r2, [pc, #456]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c54:	6013      	str	r3, [r2, #0]
 8007c56:	e00b      	b.n	8007c70 <HAL_RCC_OscConfig+0xd8>
 8007c58:	4b6f      	ldr	r3, [pc, #444]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a6e      	ldr	r2, [pc, #440]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c62:	6013      	str	r3, [r2, #0]
 8007c64:	4b6c      	ldr	r3, [pc, #432]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a6b      	ldr	r2, [pc, #428]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d013      	beq.n	8007ca0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c78:	f7fe f946 	bl	8005f08 <HAL_GetTick>
 8007c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c7e:	e008      	b.n	8007c92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c80:	f7fe f942 	bl	8005f08 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	2b64      	cmp	r3, #100	@ 0x64
 8007c8c:	d901      	bls.n	8007c92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e21f      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c92:	4b61      	ldr	r3, [pc, #388]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0f0      	beq.n	8007c80 <HAL_RCC_OscConfig+0xe8>
 8007c9e:	e014      	b.n	8007cca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ca0:	f7fe f932 	bl	8005f08 <HAL_GetTick>
 8007ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ca6:	e008      	b.n	8007cba <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ca8:	f7fe f92e 	bl	8005f08 <HAL_GetTick>
 8007cac:	4602      	mov	r2, r0
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	1ad3      	subs	r3, r2, r3
 8007cb2:	2b64      	cmp	r3, #100	@ 0x64
 8007cb4:	d901      	bls.n	8007cba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007cb6:	2303      	movs	r3, #3
 8007cb8:	e20b      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cba:	4b57      	ldr	r3, [pc, #348]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d1f0      	bne.n	8007ca8 <HAL_RCC_OscConfig+0x110>
 8007cc6:	e000      	b.n	8007cca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0302 	and.w	r3, r3, #2
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d069      	beq.n	8007daa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cd6:	4b50      	ldr	r3, [pc, #320]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f003 030c 	and.w	r3, r3, #12
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00b      	beq.n	8007cfa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ce2:	4b4d      	ldr	r3, [pc, #308]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f003 030c 	and.w	r3, r3, #12
 8007cea:	2b08      	cmp	r3, #8
 8007cec:	d11c      	bne.n	8007d28 <HAL_RCC_OscConfig+0x190>
 8007cee:	4b4a      	ldr	r3, [pc, #296]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d116      	bne.n	8007d28 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007cfa:	4b47      	ldr	r3, [pc, #284]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0302 	and.w	r3, r3, #2
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d005      	beq.n	8007d12 <HAL_RCC_OscConfig+0x17a>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d001      	beq.n	8007d12 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e1df      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d12:	4b41      	ldr	r3, [pc, #260]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	493d      	ldr	r1, [pc, #244]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d22:	4313      	orrs	r3, r2
 8007d24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d26:	e040      	b.n	8007daa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d023      	beq.n	8007d78 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d30:	4b39      	ldr	r3, [pc, #228]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a38      	ldr	r2, [pc, #224]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d36:	f043 0301 	orr.w	r3, r3, #1
 8007d3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d3c:	f7fe f8e4 	bl	8005f08 <HAL_GetTick>
 8007d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d42:	e008      	b.n	8007d56 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d44:	f7fe f8e0 	bl	8005f08 <HAL_GetTick>
 8007d48:	4602      	mov	r2, r0
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d901      	bls.n	8007d56 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e1bd      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d56:	4b30      	ldr	r3, [pc, #192]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 0302 	and.w	r3, r3, #2
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d0f0      	beq.n	8007d44 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d62:	4b2d      	ldr	r3, [pc, #180]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	00db      	lsls	r3, r3, #3
 8007d70:	4929      	ldr	r1, [pc, #164]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d72:	4313      	orrs	r3, r2
 8007d74:	600b      	str	r3, [r1, #0]
 8007d76:	e018      	b.n	8007daa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d78:	4b27      	ldr	r3, [pc, #156]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a26      	ldr	r2, [pc, #152]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007d7e:	f023 0301 	bic.w	r3, r3, #1
 8007d82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d84:	f7fe f8c0 	bl	8005f08 <HAL_GetTick>
 8007d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d8a:	e008      	b.n	8007d9e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d8c:	f7fe f8bc 	bl	8005f08 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d901      	bls.n	8007d9e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e199      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0302 	and.w	r3, r3, #2
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1f0      	bne.n	8007d8c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0308 	and.w	r3, r3, #8
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d038      	beq.n	8007e28 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d019      	beq.n	8007df2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007dbe:	4b16      	ldr	r3, [pc, #88]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dc2:	4a15      	ldr	r2, [pc, #84]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007dc4:	f043 0301 	orr.w	r3, r3, #1
 8007dc8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dca:	f7fe f89d 	bl	8005f08 <HAL_GetTick>
 8007dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dd0:	e008      	b.n	8007de4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007dd2:	f7fe f899 	bl	8005f08 <HAL_GetTick>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d901      	bls.n	8007de4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e176      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007de4:	4b0c      	ldr	r3, [pc, #48]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007de6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007de8:	f003 0302 	and.w	r3, r3, #2
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d0f0      	beq.n	8007dd2 <HAL_RCC_OscConfig+0x23a>
 8007df0:	e01a      	b.n	8007e28 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007df2:	4b09      	ldr	r3, [pc, #36]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007df6:	4a08      	ldr	r2, [pc, #32]	@ (8007e18 <HAL_RCC_OscConfig+0x280>)
 8007df8:	f023 0301 	bic.w	r3, r3, #1
 8007dfc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dfe:	f7fe f883 	bl	8005f08 <HAL_GetTick>
 8007e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e04:	e00a      	b.n	8007e1c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e06:	f7fe f87f 	bl	8005f08 <HAL_GetTick>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d903      	bls.n	8007e1c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e15c      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
 8007e18:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e1c:	4b91      	ldr	r3, [pc, #580]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1ee      	bne.n	8007e06 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 80a4 	beq.w	8007f7e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e36:	4b8b      	ldr	r3, [pc, #556]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10d      	bne.n	8007e5e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e42:	4b88      	ldr	r3, [pc, #544]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e46:	4a87      	ldr	r2, [pc, #540]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007e4e:	4b85      	ldr	r3, [pc, #532]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e56:	60bb      	str	r3, [r7, #8]
 8007e58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e5e:	4b82      	ldr	r3, [pc, #520]	@ (8008068 <HAL_RCC_OscConfig+0x4d0>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d118      	bne.n	8007e9c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007e6a:	4b7f      	ldr	r3, [pc, #508]	@ (8008068 <HAL_RCC_OscConfig+0x4d0>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a7e      	ldr	r2, [pc, #504]	@ (8008068 <HAL_RCC_OscConfig+0x4d0>)
 8007e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e76:	f7fe f847 	bl	8005f08 <HAL_GetTick>
 8007e7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e7c:	e008      	b.n	8007e90 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e7e:	f7fe f843 	bl	8005f08 <HAL_GetTick>
 8007e82:	4602      	mov	r2, r0
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	2b64      	cmp	r3, #100	@ 0x64
 8007e8a:	d901      	bls.n	8007e90 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e120      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e90:	4b75      	ldr	r3, [pc, #468]	@ (8008068 <HAL_RCC_OscConfig+0x4d0>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d0f0      	beq.n	8007e7e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d106      	bne.n	8007eb2 <HAL_RCC_OscConfig+0x31a>
 8007ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ea6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ea8:	4a6e      	ldr	r2, [pc, #440]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007eaa:	f043 0301 	orr.w	r3, r3, #1
 8007eae:	6713      	str	r3, [r2, #112]	@ 0x70
 8007eb0:	e02d      	b.n	8007f0e <HAL_RCC_OscConfig+0x376>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d10c      	bne.n	8007ed4 <HAL_RCC_OscConfig+0x33c>
 8007eba:	4b6a      	ldr	r3, [pc, #424]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ebe:	4a69      	ldr	r2, [pc, #420]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ec0:	f023 0301 	bic.w	r3, r3, #1
 8007ec4:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ec6:	4b67      	ldr	r3, [pc, #412]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eca:	4a66      	ldr	r2, [pc, #408]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ecc:	f023 0304 	bic.w	r3, r3, #4
 8007ed0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ed2:	e01c      	b.n	8007f0e <HAL_RCC_OscConfig+0x376>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	2b05      	cmp	r3, #5
 8007eda:	d10c      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x35e>
 8007edc:	4b61      	ldr	r3, [pc, #388]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ee0:	4a60      	ldr	r2, [pc, #384]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ee2:	f043 0304 	orr.w	r3, r3, #4
 8007ee6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eec:	4a5d      	ldr	r2, [pc, #372]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007eee:	f043 0301 	orr.w	r3, r3, #1
 8007ef2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ef4:	e00b      	b.n	8007f0e <HAL_RCC_OscConfig+0x376>
 8007ef6:	4b5b      	ldr	r3, [pc, #364]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007efa:	4a5a      	ldr	r2, [pc, #360]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007efc:	f023 0301 	bic.w	r3, r3, #1
 8007f00:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f02:	4b58      	ldr	r3, [pc, #352]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f06:	4a57      	ldr	r2, [pc, #348]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f08:	f023 0304 	bic.w	r3, r3, #4
 8007f0c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d015      	beq.n	8007f42 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f16:	f7fd fff7 	bl	8005f08 <HAL_GetTick>
 8007f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f1c:	e00a      	b.n	8007f34 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f1e:	f7fd fff3 	bl	8005f08 <HAL_GetTick>
 8007f22:	4602      	mov	r2, r0
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d901      	bls.n	8007f34 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007f30:	2303      	movs	r3, #3
 8007f32:	e0ce      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f34:	4b4b      	ldr	r3, [pc, #300]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f38:	f003 0302 	and.w	r3, r3, #2
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d0ee      	beq.n	8007f1e <HAL_RCC_OscConfig+0x386>
 8007f40:	e014      	b.n	8007f6c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f42:	f7fd ffe1 	bl	8005f08 <HAL_GetTick>
 8007f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f48:	e00a      	b.n	8007f60 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f4a:	f7fd ffdd 	bl	8005f08 <HAL_GetTick>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	1ad3      	subs	r3, r2, r3
 8007f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d901      	bls.n	8007f60 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e0b8      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f60:	4b40      	ldr	r3, [pc, #256]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f64:	f003 0302 	and.w	r3, r3, #2
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1ee      	bne.n	8007f4a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007f6c:	7dfb      	ldrb	r3, [r7, #23]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d105      	bne.n	8007f7e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f72:	4b3c      	ldr	r3, [pc, #240]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f76:	4a3b      	ldr	r2, [pc, #236]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f7c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	f000 80a4 	beq.w	80080d0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f88:	4b36      	ldr	r3, [pc, #216]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	f003 030c 	and.w	r3, r3, #12
 8007f90:	2b08      	cmp	r3, #8
 8007f92:	d06b      	beq.n	800806c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d149      	bne.n	8008030 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f9c:	4b31      	ldr	r3, [pc, #196]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a30      	ldr	r2, [pc, #192]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007fa2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa8:	f7fd ffae 	bl	8005f08 <HAL_GetTick>
 8007fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fae:	e008      	b.n	8007fc2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fb0:	f7fd ffaa 	bl	8005f08 <HAL_GetTick>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	d901      	bls.n	8007fc2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007fbe:	2303      	movs	r3, #3
 8007fc0:	e087      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fc2:	4b28      	ldr	r3, [pc, #160]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1f0      	bne.n	8007fb0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	69da      	ldr	r2, [r3, #28]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a1b      	ldr	r3, [r3, #32]
 8007fd6:	431a      	orrs	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fdc:	019b      	lsls	r3, r3, #6
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe4:	085b      	lsrs	r3, r3, #1
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	041b      	lsls	r3, r3, #16
 8007fea:	431a      	orrs	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff0:	061b      	lsls	r3, r3, #24
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ff6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ffa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ffc:	4b19      	ldr	r3, [pc, #100]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a18      	ldr	r2, [pc, #96]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8008002:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008008:	f7fd ff7e 	bl	8005f08 <HAL_GetTick>
 800800c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800800e:	e008      	b.n	8008022 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008010:	f7fd ff7a 	bl	8005f08 <HAL_GetTick>
 8008014:	4602      	mov	r2, r0
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	2b02      	cmp	r3, #2
 800801c:	d901      	bls.n	8008022 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e057      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008022:	4b10      	ldr	r3, [pc, #64]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800802a:	2b00      	cmp	r3, #0
 800802c:	d0f0      	beq.n	8008010 <HAL_RCC_OscConfig+0x478>
 800802e:	e04f      	b.n	80080d0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008030:	4b0c      	ldr	r3, [pc, #48]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a0b      	ldr	r2, [pc, #44]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8008036:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800803a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800803c:	f7fd ff64 	bl	8005f08 <HAL_GetTick>
 8008040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008042:	e008      	b.n	8008056 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008044:	f7fd ff60 	bl	8005f08 <HAL_GetTick>
 8008048:	4602      	mov	r2, r0
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	1ad3      	subs	r3, r2, r3
 800804e:	2b02      	cmp	r3, #2
 8008050:	d901      	bls.n	8008056 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8008052:	2303      	movs	r3, #3
 8008054:	e03d      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008056:	4b03      	ldr	r3, [pc, #12]	@ (8008064 <HAL_RCC_OscConfig+0x4cc>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1f0      	bne.n	8008044 <HAL_RCC_OscConfig+0x4ac>
 8008062:	e035      	b.n	80080d0 <HAL_RCC_OscConfig+0x538>
 8008064:	40023800 	.word	0x40023800
 8008068:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800806c:	4b1b      	ldr	r3, [pc, #108]	@ (80080dc <HAL_RCC_OscConfig+0x544>)
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d028      	beq.n	80080cc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008084:	429a      	cmp	r2, r3
 8008086:	d121      	bne.n	80080cc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008092:	429a      	cmp	r2, r3
 8008094:	d11a      	bne.n	80080cc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800809c:	4013      	ands	r3, r2
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80080a2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d111      	bne.n	80080cc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b2:	085b      	lsrs	r3, r3, #1
 80080b4:	3b01      	subs	r3, #1
 80080b6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d107      	bne.n	80080cc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d001      	beq.n	80080d0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e000      	b.n	80080d2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3718      	adds	r7, #24
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
 80080da:	bf00      	nop
 80080dc:	40023800 	.word	0x40023800

080080e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80080ea:	2300      	movs	r3, #0
 80080ec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d101      	bne.n	80080f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e0d0      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80080f8:	4b6a      	ldr	r3, [pc, #424]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f003 030f 	and.w	r3, r3, #15
 8008100:	683a      	ldr	r2, [r7, #0]
 8008102:	429a      	cmp	r2, r3
 8008104:	d910      	bls.n	8008128 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008106:	4b67      	ldr	r3, [pc, #412]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f023 020f 	bic.w	r2, r3, #15
 800810e:	4965      	ldr	r1, [pc, #404]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	4313      	orrs	r3, r2
 8008114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008116:	4b63      	ldr	r3, [pc, #396]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 030f 	and.w	r3, r3, #15
 800811e:	683a      	ldr	r2, [r7, #0]
 8008120:	429a      	cmp	r2, r3
 8008122:	d001      	beq.n	8008128 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e0b8      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 0302 	and.w	r3, r3, #2
 8008130:	2b00      	cmp	r3, #0
 8008132:	d020      	beq.n	8008176 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0304 	and.w	r3, r3, #4
 800813c:	2b00      	cmp	r3, #0
 800813e:	d005      	beq.n	800814c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008140:	4b59      	ldr	r3, [pc, #356]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	4a58      	ldr	r2, [pc, #352]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 8008146:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800814a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0308 	and.w	r3, r3, #8
 8008154:	2b00      	cmp	r3, #0
 8008156:	d005      	beq.n	8008164 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008158:	4b53      	ldr	r3, [pc, #332]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	4a52      	ldr	r2, [pc, #328]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 800815e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008162:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008164:	4b50      	ldr	r3, [pc, #320]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	494d      	ldr	r1, [pc, #308]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 8008172:	4313      	orrs	r3, r2
 8008174:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b00      	cmp	r3, #0
 8008180:	d040      	beq.n	8008204 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d107      	bne.n	800819a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800818a:	4b47      	ldr	r3, [pc, #284]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008192:	2b00      	cmp	r3, #0
 8008194:	d115      	bne.n	80081c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e07f      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d107      	bne.n	80081b2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081a2:	4b41      	ldr	r3, [pc, #260]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d109      	bne.n	80081c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e073      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081b2:	4b3d      	ldr	r3, [pc, #244]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f003 0302 	and.w	r3, r3, #2
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d101      	bne.n	80081c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e06b      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80081c2:	4b39      	ldr	r3, [pc, #228]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	f023 0203 	bic.w	r2, r3, #3
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	4936      	ldr	r1, [pc, #216]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081d4:	f7fd fe98 	bl	8005f08 <HAL_GetTick>
 80081d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081da:	e00a      	b.n	80081f2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081dc:	f7fd fe94 	bl	8005f08 <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d901      	bls.n	80081f2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80081ee:	2303      	movs	r3, #3
 80081f0:	e053      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081f2:	4b2d      	ldr	r3, [pc, #180]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f003 020c 	and.w	r2, r3, #12
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	429a      	cmp	r2, r3
 8008202:	d1eb      	bne.n	80081dc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008204:	4b27      	ldr	r3, [pc, #156]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 030f 	and.w	r3, r3, #15
 800820c:	683a      	ldr	r2, [r7, #0]
 800820e:	429a      	cmp	r2, r3
 8008210:	d210      	bcs.n	8008234 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008212:	4b24      	ldr	r3, [pc, #144]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f023 020f 	bic.w	r2, r3, #15
 800821a:	4922      	ldr	r1, [pc, #136]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	4313      	orrs	r3, r2
 8008220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008222:	4b20      	ldr	r3, [pc, #128]	@ (80082a4 <HAL_RCC_ClockConfig+0x1c4>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 030f 	and.w	r3, r3, #15
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	429a      	cmp	r2, r3
 800822e:	d001      	beq.n	8008234 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e032      	b.n	800829a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0304 	and.w	r3, r3, #4
 800823c:	2b00      	cmp	r3, #0
 800823e:	d008      	beq.n	8008252 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008240:	4b19      	ldr	r3, [pc, #100]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	4916      	ldr	r1, [pc, #88]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 800824e:	4313      	orrs	r3, r2
 8008250:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f003 0308 	and.w	r3, r3, #8
 800825a:	2b00      	cmp	r3, #0
 800825c:	d009      	beq.n	8008272 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800825e:	4b12      	ldr	r3, [pc, #72]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	00db      	lsls	r3, r3, #3
 800826c:	490e      	ldr	r1, [pc, #56]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 800826e:	4313      	orrs	r3, r2
 8008270:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008272:	f000 f821 	bl	80082b8 <HAL_RCC_GetSysClockFreq>
 8008276:	4602      	mov	r2, r0
 8008278:	4b0b      	ldr	r3, [pc, #44]	@ (80082a8 <HAL_RCC_ClockConfig+0x1c8>)
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	091b      	lsrs	r3, r3, #4
 800827e:	f003 030f 	and.w	r3, r3, #15
 8008282:	490a      	ldr	r1, [pc, #40]	@ (80082ac <HAL_RCC_ClockConfig+0x1cc>)
 8008284:	5ccb      	ldrb	r3, [r1, r3]
 8008286:	fa22 f303 	lsr.w	r3, r2, r3
 800828a:	4a09      	ldr	r2, [pc, #36]	@ (80082b0 <HAL_RCC_ClockConfig+0x1d0>)
 800828c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800828e:	4b09      	ldr	r3, [pc, #36]	@ (80082b4 <HAL_RCC_ClockConfig+0x1d4>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4618      	mov	r0, r3
 8008294:	f7fd fdf4 	bl	8005e80 <HAL_InitTick>

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	40023c00 	.word	0x40023c00
 80082a8:	40023800 	.word	0x40023800
 80082ac:	0800e2ac 	.word	0x0800e2ac
 80082b0:	2000003c 	.word	0x2000003c
 80082b4:	20000040 	.word	0x20000040

080082b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80082b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082bc:	b094      	sub	sp, #80	@ 0x50
 80082be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80082c0:	2300      	movs	r3, #0
 80082c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80082c4:	2300      	movs	r3, #0
 80082c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082c8:	2300      	movs	r3, #0
 80082ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80082cc:	2300      	movs	r3, #0
 80082ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082d0:	4b79      	ldr	r3, [pc, #484]	@ (80084b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f003 030c 	and.w	r3, r3, #12
 80082d8:	2b08      	cmp	r3, #8
 80082da:	d00d      	beq.n	80082f8 <HAL_RCC_GetSysClockFreq+0x40>
 80082dc:	2b08      	cmp	r3, #8
 80082de:	f200 80e1 	bhi.w	80084a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d002      	beq.n	80082ec <HAL_RCC_GetSysClockFreq+0x34>
 80082e6:	2b04      	cmp	r3, #4
 80082e8:	d003      	beq.n	80082f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80082ea:	e0db      	b.n	80084a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80082ec:	4b73      	ldr	r3, [pc, #460]	@ (80084bc <HAL_RCC_GetSysClockFreq+0x204>)
 80082ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80082f0:	e0db      	b.n	80084aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80082f2:	4b72      	ldr	r3, [pc, #456]	@ (80084bc <HAL_RCC_GetSysClockFreq+0x204>)
 80082f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80082f6:	e0d8      	b.n	80084aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80082f8:	4b6f      	ldr	r3, [pc, #444]	@ (80084b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008300:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008302:	4b6d      	ldr	r3, [pc, #436]	@ (80084b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800830a:	2b00      	cmp	r3, #0
 800830c:	d063      	beq.n	80083d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800830e:	4b6a      	ldr	r3, [pc, #424]	@ (80084b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	099b      	lsrs	r3, r3, #6
 8008314:	2200      	movs	r2, #0
 8008316:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008318:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800831a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008320:	633b      	str	r3, [r7, #48]	@ 0x30
 8008322:	2300      	movs	r3, #0
 8008324:	637b      	str	r3, [r7, #52]	@ 0x34
 8008326:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800832a:	4622      	mov	r2, r4
 800832c:	462b      	mov	r3, r5
 800832e:	f04f 0000 	mov.w	r0, #0
 8008332:	f04f 0100 	mov.w	r1, #0
 8008336:	0159      	lsls	r1, r3, #5
 8008338:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800833c:	0150      	lsls	r0, r2, #5
 800833e:	4602      	mov	r2, r0
 8008340:	460b      	mov	r3, r1
 8008342:	4621      	mov	r1, r4
 8008344:	1a51      	subs	r1, r2, r1
 8008346:	6139      	str	r1, [r7, #16]
 8008348:	4629      	mov	r1, r5
 800834a:	eb63 0301 	sbc.w	r3, r3, r1
 800834e:	617b      	str	r3, [r7, #20]
 8008350:	f04f 0200 	mov.w	r2, #0
 8008354:	f04f 0300 	mov.w	r3, #0
 8008358:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800835c:	4659      	mov	r1, fp
 800835e:	018b      	lsls	r3, r1, #6
 8008360:	4651      	mov	r1, sl
 8008362:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008366:	4651      	mov	r1, sl
 8008368:	018a      	lsls	r2, r1, #6
 800836a:	4651      	mov	r1, sl
 800836c:	ebb2 0801 	subs.w	r8, r2, r1
 8008370:	4659      	mov	r1, fp
 8008372:	eb63 0901 	sbc.w	r9, r3, r1
 8008376:	f04f 0200 	mov.w	r2, #0
 800837a:	f04f 0300 	mov.w	r3, #0
 800837e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008382:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008386:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800838a:	4690      	mov	r8, r2
 800838c:	4699      	mov	r9, r3
 800838e:	4623      	mov	r3, r4
 8008390:	eb18 0303 	adds.w	r3, r8, r3
 8008394:	60bb      	str	r3, [r7, #8]
 8008396:	462b      	mov	r3, r5
 8008398:	eb49 0303 	adc.w	r3, r9, r3
 800839c:	60fb      	str	r3, [r7, #12]
 800839e:	f04f 0200 	mov.w	r2, #0
 80083a2:	f04f 0300 	mov.w	r3, #0
 80083a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80083aa:	4629      	mov	r1, r5
 80083ac:	028b      	lsls	r3, r1, #10
 80083ae:	4621      	mov	r1, r4
 80083b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80083b4:	4621      	mov	r1, r4
 80083b6:	028a      	lsls	r2, r1, #10
 80083b8:	4610      	mov	r0, r2
 80083ba:	4619      	mov	r1, r3
 80083bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083be:	2200      	movs	r2, #0
 80083c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80083c8:	f7f8 fc56 	bl	8000c78 <__aeabi_uldivmod>
 80083cc:	4602      	mov	r2, r0
 80083ce:	460b      	mov	r3, r1
 80083d0:	4613      	mov	r3, r2
 80083d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083d4:	e058      	b.n	8008488 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80083d6:	4b38      	ldr	r3, [pc, #224]	@ (80084b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	099b      	lsrs	r3, r3, #6
 80083dc:	2200      	movs	r2, #0
 80083de:	4618      	mov	r0, r3
 80083e0:	4611      	mov	r1, r2
 80083e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80083e6:	623b      	str	r3, [r7, #32]
 80083e8:	2300      	movs	r3, #0
 80083ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80083ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80083f0:	4642      	mov	r2, r8
 80083f2:	464b      	mov	r3, r9
 80083f4:	f04f 0000 	mov.w	r0, #0
 80083f8:	f04f 0100 	mov.w	r1, #0
 80083fc:	0159      	lsls	r1, r3, #5
 80083fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008402:	0150      	lsls	r0, r2, #5
 8008404:	4602      	mov	r2, r0
 8008406:	460b      	mov	r3, r1
 8008408:	4641      	mov	r1, r8
 800840a:	ebb2 0a01 	subs.w	sl, r2, r1
 800840e:	4649      	mov	r1, r9
 8008410:	eb63 0b01 	sbc.w	fp, r3, r1
 8008414:	f04f 0200 	mov.w	r2, #0
 8008418:	f04f 0300 	mov.w	r3, #0
 800841c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008420:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008424:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008428:	ebb2 040a 	subs.w	r4, r2, sl
 800842c:	eb63 050b 	sbc.w	r5, r3, fp
 8008430:	f04f 0200 	mov.w	r2, #0
 8008434:	f04f 0300 	mov.w	r3, #0
 8008438:	00eb      	lsls	r3, r5, #3
 800843a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800843e:	00e2      	lsls	r2, r4, #3
 8008440:	4614      	mov	r4, r2
 8008442:	461d      	mov	r5, r3
 8008444:	4643      	mov	r3, r8
 8008446:	18e3      	adds	r3, r4, r3
 8008448:	603b      	str	r3, [r7, #0]
 800844a:	464b      	mov	r3, r9
 800844c:	eb45 0303 	adc.w	r3, r5, r3
 8008450:	607b      	str	r3, [r7, #4]
 8008452:	f04f 0200 	mov.w	r2, #0
 8008456:	f04f 0300 	mov.w	r3, #0
 800845a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800845e:	4629      	mov	r1, r5
 8008460:	028b      	lsls	r3, r1, #10
 8008462:	4621      	mov	r1, r4
 8008464:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008468:	4621      	mov	r1, r4
 800846a:	028a      	lsls	r2, r1, #10
 800846c:	4610      	mov	r0, r2
 800846e:	4619      	mov	r1, r3
 8008470:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008472:	2200      	movs	r2, #0
 8008474:	61bb      	str	r3, [r7, #24]
 8008476:	61fa      	str	r2, [r7, #28]
 8008478:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800847c:	f7f8 fbfc 	bl	8000c78 <__aeabi_uldivmod>
 8008480:	4602      	mov	r2, r0
 8008482:	460b      	mov	r3, r1
 8008484:	4613      	mov	r3, r2
 8008486:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008488:	4b0b      	ldr	r3, [pc, #44]	@ (80084b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	0c1b      	lsrs	r3, r3, #16
 800848e:	f003 0303 	and.w	r3, r3, #3
 8008492:	3301      	adds	r3, #1
 8008494:	005b      	lsls	r3, r3, #1
 8008496:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008498:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800849a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800849c:	fbb2 f3f3 	udiv	r3, r2, r3
 80084a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80084a2:	e002      	b.n	80084aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80084a4:	4b05      	ldr	r3, [pc, #20]	@ (80084bc <HAL_RCC_GetSysClockFreq+0x204>)
 80084a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80084a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3750      	adds	r7, #80	@ 0x50
 80084b0:	46bd      	mov	sp, r7
 80084b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084b6:	bf00      	nop
 80084b8:	40023800 	.word	0x40023800
 80084bc:	00f42400 	.word	0x00f42400

080084c0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80084c0:	b480      	push	{r7}
 80084c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80084c4:	4b03      	ldr	r3, [pc, #12]	@ (80084d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80084c6:	681b      	ldr	r3, [r3, #0]
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr
 80084d2:	bf00      	nop
 80084d4:	2000003c 	.word	0x2000003c

080084d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80084dc:	f7ff fff0 	bl	80084c0 <HAL_RCC_GetHCLKFreq>
 80084e0:	4602      	mov	r2, r0
 80084e2:	4b05      	ldr	r3, [pc, #20]	@ (80084f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80084e4:	689b      	ldr	r3, [r3, #8]
 80084e6:	0a9b      	lsrs	r3, r3, #10
 80084e8:	f003 0307 	and.w	r3, r3, #7
 80084ec:	4903      	ldr	r1, [pc, #12]	@ (80084fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80084ee:	5ccb      	ldrb	r3, [r1, r3]
 80084f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	40023800 	.word	0x40023800
 80084fc:	0800e2bc 	.word	0x0800e2bc

08008500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008504:	f7ff ffdc 	bl	80084c0 <HAL_RCC_GetHCLKFreq>
 8008508:	4602      	mov	r2, r0
 800850a:	4b05      	ldr	r3, [pc, #20]	@ (8008520 <HAL_RCC_GetPCLK2Freq+0x20>)
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	0b5b      	lsrs	r3, r3, #13
 8008510:	f003 0307 	and.w	r3, r3, #7
 8008514:	4903      	ldr	r1, [pc, #12]	@ (8008524 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008516:	5ccb      	ldrb	r3, [r1, r3]
 8008518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800851c:	4618      	mov	r0, r3
 800851e:	bd80      	pop	{r7, pc}
 8008520:	40023800 	.word	0x40023800
 8008524:	0800e2bc 	.word	0x0800e2bc

08008528 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b088      	sub	sp, #32
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008530:	2300      	movs	r3, #0
 8008532:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008534:	2300      	movs	r3, #0
 8008536:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8008538:	2300      	movs	r3, #0
 800853a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800853c:	2300      	movs	r3, #0
 800853e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f003 0301 	and.w	r3, r3, #1
 8008548:	2b00      	cmp	r3, #0
 800854a:	d012      	beq.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800854c:	4b65      	ldr	r3, [pc, #404]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	4a64      	ldr	r2, [pc, #400]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008552:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008556:	6093      	str	r3, [r2, #8]
 8008558:	4b62      	ldr	r3, [pc, #392]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800855a:	689a      	ldr	r2, [r3, #8]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008560:	4960      	ldr	r1, [pc, #384]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008562:	4313      	orrs	r3, r2
 8008564:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856a:	2b00      	cmp	r3, #0
 800856c:	d101      	bne.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800856e:	2301      	movs	r3, #1
 8008570:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800857a:	2b00      	cmp	r3, #0
 800857c:	d017      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800857e:	4b59      	ldr	r3, [pc, #356]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008580:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008584:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800858c:	4955      	ldr	r1, [pc, #340]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800858e:	4313      	orrs	r3, r2
 8008590:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008598:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800859c:	d101      	bne.n	80085a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800859e:	2301      	movs	r3, #1
 80085a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d101      	bne.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80085aa:	2301      	movs	r3, #1
 80085ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d017      	beq.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80085ba:	4b4a      	ldr	r3, [pc, #296]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80085bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c8:	4946      	ldr	r1, [pc, #280]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80085ca:	4313      	orrs	r3, r2
 80085cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085d8:	d101      	bne.n	80085de <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80085da:	2301      	movs	r3, #1
 80085dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d101      	bne.n	80085ea <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80085e6:	2301      	movs	r3, #1
 80085e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 0320 	and.w	r3, r3, #32
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 808b 	beq.w	800870e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80085f8:	4b3a      	ldr	r3, [pc, #232]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80085fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085fc:	4a39      	ldr	r2, [pc, #228]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80085fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008602:	6413      	str	r3, [r2, #64]	@ 0x40
 8008604:	4b37      	ldr	r3, [pc, #220]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800860c:	60fb      	str	r3, [r7, #12]
 800860e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008610:	4b35      	ldr	r3, [pc, #212]	@ (80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a34      	ldr	r2, [pc, #208]	@ (80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008616:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800861a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800861c:	f7fd fc74 	bl	8005f08 <HAL_GetTick>
 8008620:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008622:	e008      	b.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008624:	f7fd fc70 	bl	8005f08 <HAL_GetTick>
 8008628:	4602      	mov	r2, r0
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	1ad3      	subs	r3, r2, r3
 800862e:	2b64      	cmp	r3, #100	@ 0x64
 8008630:	d901      	bls.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e2bc      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008636:	4b2c      	ldr	r3, [pc, #176]	@ (80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0f0      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008642:	4b28      	ldr	r3, [pc, #160]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800864a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d035      	beq.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008656:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	429a      	cmp	r2, r3
 800865e:	d02e      	beq.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008660:	4b20      	ldr	r3, [pc, #128]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008664:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008668:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800866a:	4b1e      	ldr	r3, [pc, #120]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800866c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800866e:	4a1d      	ldr	r2, [pc, #116]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008674:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008676:	4b1b      	ldr	r3, [pc, #108]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800867a:	4a1a      	ldr	r2, [pc, #104]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800867c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008680:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008682:	4a18      	ldr	r2, [pc, #96]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008688:	4b16      	ldr	r3, [pc, #88]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800868a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800868c:	f003 0301 	and.w	r3, r3, #1
 8008690:	2b01      	cmp	r3, #1
 8008692:	d114      	bne.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008694:	f7fd fc38 	bl	8005f08 <HAL_GetTick>
 8008698:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800869a:	e00a      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800869c:	f7fd fc34 	bl	8005f08 <HAL_GetTick>
 80086a0:	4602      	mov	r2, r0
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	1ad3      	subs	r3, r2, r3
 80086a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d901      	bls.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80086ae:	2303      	movs	r3, #3
 80086b0:	e27e      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086b2:	4b0c      	ldr	r3, [pc, #48]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80086b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086b6:	f003 0302 	and.w	r3, r3, #2
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d0ee      	beq.n	800869c <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086ca:	d111      	bne.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80086cc:	4b05      	ldr	r3, [pc, #20]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80086d8:	4b04      	ldr	r3, [pc, #16]	@ (80086ec <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80086da:	400b      	ands	r3, r1
 80086dc:	4901      	ldr	r1, [pc, #4]	@ (80086e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80086de:	4313      	orrs	r3, r2
 80086e0:	608b      	str	r3, [r1, #8]
 80086e2:	e00b      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80086e4:	40023800 	.word	0x40023800
 80086e8:	40007000 	.word	0x40007000
 80086ec:	0ffffcff 	.word	0x0ffffcff
 80086f0:	4ba4      	ldr	r3, [pc, #656]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	4aa3      	ldr	r2, [pc, #652]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80086f6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80086fa:	6093      	str	r3, [r2, #8]
 80086fc:	4ba1      	ldr	r3, [pc, #644]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80086fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008708:	499e      	ldr	r1, [pc, #632]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800870a:	4313      	orrs	r3, r2
 800870c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 0310 	and.w	r3, r3, #16
 8008716:	2b00      	cmp	r3, #0
 8008718:	d010      	beq.n	800873c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800871a:	4b9a      	ldr	r3, [pc, #616]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800871c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008720:	4a98      	ldr	r2, [pc, #608]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008722:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008726:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800872a:	4b96      	ldr	r3, [pc, #600]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800872c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008734:	4993      	ldr	r1, [pc, #588]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008736:	4313      	orrs	r3, r2
 8008738:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00a      	beq.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008748:	4b8e      	ldr	r3, [pc, #568]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800874a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800874e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008756:	498b      	ldr	r1, [pc, #556]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008758:	4313      	orrs	r3, r2
 800875a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00a      	beq.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800876a:	4b86      	ldr	r3, [pc, #536]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800876c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008770:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008778:	4982      	ldr	r1, [pc, #520]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800877a:	4313      	orrs	r3, r2
 800877c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00a      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800878c:	4b7d      	ldr	r3, [pc, #500]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800878e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008792:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800879a:	497a      	ldr	r1, [pc, #488]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800879c:	4313      	orrs	r3, r2
 800879e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00a      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80087ae:	4b75      	ldr	r3, [pc, #468]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80087b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b4:	f023 0203 	bic.w	r2, r3, #3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087bc:	4971      	ldr	r1, [pc, #452]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80087be:	4313      	orrs	r3, r2
 80087c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00a      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80087d0:	4b6c      	ldr	r3, [pc, #432]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80087d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087d6:	f023 020c 	bic.w	r2, r3, #12
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087de:	4969      	ldr	r1, [pc, #420]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00a      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80087f2:	4b64      	ldr	r3, [pc, #400]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80087f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008800:	4960      	ldr	r1, [pc, #384]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008802:	4313      	orrs	r3, r2
 8008804:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00a      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008814:	4b5b      	ldr	r3, [pc, #364]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800881a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008822:	4958      	ldr	r1, [pc, #352]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008824:	4313      	orrs	r3, r2
 8008826:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00a      	beq.n	800884c <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008836:	4b53      	ldr	r3, [pc, #332]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800883c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008844:	494f      	ldr	r1, [pc, #316]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008846:	4313      	orrs	r3, r2
 8008848:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00a      	beq.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008858:	4b4a      	ldr	r3, [pc, #296]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800885a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008866:	4947      	ldr	r1, [pc, #284]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008868:	4313      	orrs	r3, r2
 800886a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00a      	beq.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800887a:	4b42      	ldr	r3, [pc, #264]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800887c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008880:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008888:	493e      	ldr	r1, [pc, #248]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800888a:	4313      	orrs	r3, r2
 800888c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00a      	beq.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800889c:	4b39      	ldr	r3, [pc, #228]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800889e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088aa:	4936      	ldr	r1, [pc, #216]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80088ac:	4313      	orrs	r3, r2
 80088ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d011      	beq.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80088be:	4b31      	ldr	r3, [pc, #196]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80088c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088c4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088cc:	492d      	ldr	r1, [pc, #180]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088dc:	d101      	bne.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80088de:	2301      	movs	r3, #1
 80088e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00a      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80088ee:	4b25      	ldr	r3, [pc, #148]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80088f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088f4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088fc:	4921      	ldr	r1, [pc, #132]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80088fe:	4313      	orrs	r3, r2
 8008900:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00a      	beq.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008910:	4b1c      	ldr	r3, [pc, #112]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008916:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800891e:	4919      	ldr	r1, [pc, #100]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008920:	4313      	orrs	r3, r2
 8008922:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800892e:	2b00      	cmp	r3, #0
 8008930:	d00a      	beq.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8008932:	4b14      	ldr	r3, [pc, #80]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008938:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008940:	4910      	ldr	r1, [pc, #64]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008942:	4313      	orrs	r3, r2
 8008944:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	2b01      	cmp	r3, #1
 800894c:	d006      	beq.n	800895c <HAL_RCCEx_PeriphCLKConfig+0x434>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008956:	2b00      	cmp	r3, #0
 8008958:	f000 809d 	beq.w	8008a96 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800895c:	4b09      	ldr	r3, [pc, #36]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a08      	ldr	r2, [pc, #32]	@ (8008984 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008962:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008966:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008968:	f7fd face 	bl	8005f08 <HAL_GetTick>
 800896c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800896e:	e00b      	b.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008970:	f7fd faca 	bl	8005f08 <HAL_GetTick>
 8008974:	4602      	mov	r2, r0
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	2b64      	cmp	r3, #100	@ 0x64
 800897c:	d904      	bls.n	8008988 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	e116      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8008982:	bf00      	nop
 8008984:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008988:	4b8b      	ldr	r3, [pc, #556]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008990:	2b00      	cmp	r3, #0
 8008992:	d1ed      	bne.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 0301 	and.w	r3, r3, #1
 800899c:	2b00      	cmp	r3, #0
 800899e:	d017      	beq.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d113      	bne.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80089a8:	4b83      	ldr	r3, [pc, #524]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80089aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089ae:	0e1b      	lsrs	r3, r3, #24
 80089b0:	f003 030f 	and.w	r3, r3, #15
 80089b4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	019a      	lsls	r2, r3, #6
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	061b      	lsls	r3, r3, #24
 80089c0:	431a      	orrs	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	071b      	lsls	r3, r3, #28
 80089c8:	497b      	ldr	r1, [pc, #492]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80089ca:	4313      	orrs	r3, r2
 80089cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d004      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089e4:	d00a      	beq.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d024      	beq.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089fa:	d11f      	bne.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80089fc:	4b6e      	ldr	r3, [pc, #440]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80089fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a02:	0f1b      	lsrs	r3, r3, #28
 8008a04:	f003 0307 	and.w	r3, r3, #7
 8008a08:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	019a      	lsls	r2, r3, #6
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	061b      	lsls	r3, r3, #24
 8008a16:	431a      	orrs	r2, r3
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	071b      	lsls	r3, r3, #28
 8008a1c:	4966      	ldr	r1, [pc, #408]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008a24:	4b64      	ldr	r3, [pc, #400]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a2a:	f023 021f 	bic.w	r2, r3, #31
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	69db      	ldr	r3, [r3, #28]
 8008a32:	3b01      	subs	r3, #1
 8008a34:	4960      	ldr	r1, [pc, #384]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a36:	4313      	orrs	r3, r2
 8008a38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d00d      	beq.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	019a      	lsls	r2, r3, #6
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	061b      	lsls	r3, r3, #24
 8008a54:	431a      	orrs	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	071b      	lsls	r3, r3, #28
 8008a5c:	4956      	ldr	r1, [pc, #344]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008a64:	4b54      	ldr	r3, [pc, #336]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a53      	ldr	r2, [pc, #332]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008a6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a70:	f7fd fa4a 	bl	8005f08 <HAL_GetTick>
 8008a74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a76:	e008      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008a78:	f7fd fa46 	bl	8005f08 <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	2b64      	cmp	r3, #100	@ 0x64
 8008a84:	d901      	bls.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e092      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a8a:	4b4b      	ldr	r3, [pc, #300]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d0f0      	beq.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008a96:	69bb      	ldr	r3, [r7, #24]
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	f040 8088 	bne.w	8008bae <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008a9e:	4b46      	ldr	r3, [pc, #280]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a45      	ldr	r2, [pc, #276]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008aa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008aa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008aaa:	f7fd fa2d 	bl	8005f08 <HAL_GetTick>
 8008aae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008ab0:	e008      	b.n	8008ac4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008ab2:	f7fd fa29 	bl	8005f08 <HAL_GetTick>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	1ad3      	subs	r3, r2, r3
 8008abc:	2b64      	cmp	r3, #100	@ 0x64
 8008abe:	d901      	bls.n	8008ac4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e075      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008ac4:	4b3c      	ldr	r3, [pc, #240]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ad0:	d0ef      	beq.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d003      	beq.n	8008ae6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d009      	beq.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d024      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d120      	bne.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008afa:	4b2f      	ldr	r3, [pc, #188]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b00:	0c1b      	lsrs	r3, r3, #16
 8008b02:	f003 0303 	and.w	r3, r3, #3
 8008b06:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	691b      	ldr	r3, [r3, #16]
 8008b0c:	019a      	lsls	r2, r3, #6
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	041b      	lsls	r3, r3, #16
 8008b12:	431a      	orrs	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	695b      	ldr	r3, [r3, #20]
 8008b18:	061b      	lsls	r3, r3, #24
 8008b1a:	4927      	ldr	r1, [pc, #156]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008b22:	4b25      	ldr	r3, [pc, #148]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b28:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6a1b      	ldr	r3, [r3, #32]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	021b      	lsls	r3, r3, #8
 8008b34:	4920      	ldr	r1, [pc, #128]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b36:	4313      	orrs	r3, r2
 8008b38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d018      	beq.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x652>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b50:	d113      	bne.n	8008b7a <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008b52:	4b19      	ldr	r3, [pc, #100]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b58:	0e1b      	lsrs	r3, r3, #24
 8008b5a:	f003 030f 	and.w	r3, r3, #15
 8008b5e:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	691b      	ldr	r3, [r3, #16]
 8008b64:	019a      	lsls	r2, r3, #6
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	699b      	ldr	r3, [r3, #24]
 8008b6a:	041b      	lsls	r3, r3, #16
 8008b6c:	431a      	orrs	r2, r3
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	061b      	lsls	r3, r3, #24
 8008b72:	4911      	ldr	r1, [pc, #68]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b74:	4313      	orrs	r3, r2
 8008b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a0e      	ldr	r2, [pc, #56]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b86:	f7fd f9bf 	bl	8005f08 <HAL_GetTick>
 8008b8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b8c:	e008      	b.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008b8e:	f7fd f9bb 	bl	8005f08 <HAL_GetTick>
 8008b92:	4602      	mov	r2, r0
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	1ad3      	subs	r3, r2, r3
 8008b98:	2b64      	cmp	r3, #100	@ 0x64
 8008b9a:	d901      	bls.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	e007      	b.n	8008bb0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bac:	d1ef      	bne.n	8008b8e <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3720      	adds	r7, #32
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	40023800 	.word	0x40023800

08008bbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b084      	sub	sp, #16
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e09d      	b.n	8008d0a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d108      	bne.n	8008be8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bde:	d009      	beq.n	8008bf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	61da      	str	r2, [r3, #28]
 8008be6:	e005      	b.n	8008bf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d106      	bne.n	8008c14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7fc f990 	bl	8004f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2202      	movs	r2, #2
 8008c18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c34:	d902      	bls.n	8008c3c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008c36:	2300      	movs	r3, #0
 8008c38:	60fb      	str	r3, [r7, #12]
 8008c3a:	e002      	b.n	8008c42 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008c3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008c4a:	d007      	beq.n	8008c5c <HAL_SPI_Init+0xa0>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c54:	d002      	beq.n	8008c5c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008c6c:	431a      	orrs	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	691b      	ldr	r3, [r3, #16]
 8008c72:	f003 0302 	and.w	r3, r3, #2
 8008c76:	431a      	orrs	r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	f003 0301 	and.w	r3, r3, #1
 8008c80:	431a      	orrs	r2, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	699b      	ldr	r3, [r3, #24]
 8008c86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c8a:	431a      	orrs	r2, r3
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	69db      	ldr	r3, [r3, #28]
 8008c90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c94:	431a      	orrs	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a1b      	ldr	r3, [r3, #32]
 8008c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c9e:	ea42 0103 	orr.w	r1, r2, r3
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ca6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	430a      	orrs	r2, r1
 8008cb0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	699b      	ldr	r3, [r3, #24]
 8008cb6:	0c1b      	lsrs	r3, r3, #16
 8008cb8:	f003 0204 	and.w	r2, r3, #4
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc0:	f003 0310 	and.w	r3, r3, #16
 8008cc4:	431a      	orrs	r2, r3
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cca:	f003 0308 	and.w	r3, r3, #8
 8008cce:	431a      	orrs	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008cd8:	ea42 0103 	orr.w	r1, r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	69da      	ldr	r2, [r3, #28]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008cf8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2201      	movs	r2, #1
 8008d04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b088      	sub	sp, #32
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	60f8      	str	r0, [r7, #12]
 8008d1a:	60b9      	str	r1, [r7, #8]
 8008d1c:	603b      	str	r3, [r7, #0]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d22:	f7fd f8f1 	bl	8005f08 <HAL_GetTick>
 8008d26:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008d28:	88fb      	ldrh	r3, [r7, #6]
 8008d2a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d001      	beq.n	8008d3c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008d38:	2302      	movs	r3, #2
 8008d3a:	e15c      	b.n	8008ff6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d002      	beq.n	8008d48 <HAL_SPI_Transmit+0x36>
 8008d42:	88fb      	ldrh	r3, [r7, #6]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d101      	bne.n	8008d4c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e154      	b.n	8008ff6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d101      	bne.n	8008d5a <HAL_SPI_Transmit+0x48>
 8008d56:	2302      	movs	r3, #2
 8008d58:	e14d      	b.n	8008ff6 <HAL_SPI_Transmit+0x2e4>
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2203      	movs	r2, #3
 8008d66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	68ba      	ldr	r2, [r7, #8]
 8008d74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	88fa      	ldrh	r2, [r7, #6]
 8008d7a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	88fa      	ldrh	r2, [r7, #6]
 8008d80:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2200      	movs	r2, #0
 8008da2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008dac:	d10f      	bne.n	8008dce <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008dcc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd8:	2b40      	cmp	r3, #64	@ 0x40
 8008dda:	d007      	beq.n	8008dec <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008dea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008df4:	d952      	bls.n	8008e9c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d002      	beq.n	8008e04 <HAL_SPI_Transmit+0xf2>
 8008dfe:	8b7b      	ldrh	r3, [r7, #26]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d145      	bne.n	8008e90 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e08:	881a      	ldrh	r2, [r3, #0]
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e14:	1c9a      	adds	r2, r3, #2
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	3b01      	subs	r3, #1
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008e28:	e032      	b.n	8008e90 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	f003 0302 	and.w	r3, r3, #2
 8008e34:	2b02      	cmp	r3, #2
 8008e36:	d112      	bne.n	8008e5e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3c:	881a      	ldrh	r2, [r3, #0]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e48:	1c9a      	adds	r2, r3, #2
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	3b01      	subs	r3, #1
 8008e56:	b29a      	uxth	r2, r3
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008e5c:	e018      	b.n	8008e90 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e5e:	f7fd f853 	bl	8005f08 <HAL_GetTick>
 8008e62:	4602      	mov	r2, r0
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	683a      	ldr	r2, [r7, #0]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d803      	bhi.n	8008e76 <HAL_SPI_Transmit+0x164>
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e74:	d102      	bne.n	8008e7c <HAL_SPI_Transmit+0x16a>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d109      	bne.n	8008e90 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e0b2      	b.n	8008ff6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d1c7      	bne.n	8008e2a <HAL_SPI_Transmit+0x118>
 8008e9a:	e083      	b.n	8008fa4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d002      	beq.n	8008eaa <HAL_SPI_Transmit+0x198>
 8008ea4:	8b7b      	ldrh	r3, [r7, #26]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d177      	bne.n	8008f9a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d912      	bls.n	8008eda <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eb8:	881a      	ldrh	r2, [r3, #0]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec4:	1c9a      	adds	r2, r3, #2
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	3b02      	subs	r3, #2
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ed8:	e05f      	b.n	8008f9a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	330c      	adds	r3, #12
 8008ee4:	7812      	ldrb	r2, [r2, #0]
 8008ee6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eec:	1c5a      	adds	r2, r3, #1
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	3b01      	subs	r3, #1
 8008efa:	b29a      	uxth	r2, r3
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008f00:	e04b      	b.n	8008f9a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	f003 0302 	and.w	r3, r3, #2
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	d12b      	bne.n	8008f68 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d912      	bls.n	8008f40 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1e:	881a      	ldrh	r2, [r3, #0]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f2a:	1c9a      	adds	r2, r3, #2
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	3b02      	subs	r3, #2
 8008f38:	b29a      	uxth	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f3e:	e02c      	b.n	8008f9a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	330c      	adds	r3, #12
 8008f4a:	7812      	ldrb	r2, [r2, #0]
 8008f4c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f52:	1c5a      	adds	r2, r3, #1
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f66:	e018      	b.n	8008f9a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f68:	f7fc ffce 	bl	8005f08 <HAL_GetTick>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	1ad3      	subs	r3, r2, r3
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d803      	bhi.n	8008f80 <HAL_SPI_Transmit+0x26e>
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f7e:	d102      	bne.n	8008f86 <HAL_SPI_Transmit+0x274>
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d109      	bne.n	8008f9a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008f96:	2303      	movs	r3, #3
 8008f98:	e02d      	b.n	8008ff6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d1ae      	bne.n	8008f02 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fa4:	69fa      	ldr	r2, [r7, #28]
 8008fa6:	6839      	ldr	r1, [r7, #0]
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 fe3b 	bl	8009c24 <SPI_EndRxTxTransaction>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d002      	beq.n	8008fba <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2220      	movs	r2, #32
 8008fb8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d10a      	bne.n	8008fd8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	617b      	str	r3, [r7, #20]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	68db      	ldr	r3, [r3, #12]
 8008fcc:	617b      	str	r3, [r7, #20]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	617b      	str	r3, [r7, #20]
 8008fd6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d001      	beq.n	8008ff4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e000      	b.n	8008ff6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008ff4:	2300      	movs	r3, #0
  }
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3720      	adds	r7, #32
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}

08008ffe <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ffe:	b580      	push	{r7, lr}
 8009000:	b088      	sub	sp, #32
 8009002:	af02      	add	r7, sp, #8
 8009004:	60f8      	str	r0, [r7, #12]
 8009006:	60b9      	str	r1, [r7, #8]
 8009008:	603b      	str	r3, [r7, #0]
 800900a:	4613      	mov	r3, r2
 800900c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009014:	b2db      	uxtb	r3, r3
 8009016:	2b01      	cmp	r3, #1
 8009018:	d001      	beq.n	800901e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800901a:	2302      	movs	r3, #2
 800901c:	e123      	b.n	8009266 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d002      	beq.n	800902a <HAL_SPI_Receive+0x2c>
 8009024:	88fb      	ldrh	r3, [r7, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	e11b      	b.n	8009266 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009036:	d112      	bne.n	800905e <HAL_SPI_Receive+0x60>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10e      	bne.n	800905e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2204      	movs	r2, #4
 8009044:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009048:	88fa      	ldrh	r2, [r7, #6]
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	9300      	str	r3, [sp, #0]
 800904e:	4613      	mov	r3, r2
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	68b9      	ldr	r1, [r7, #8]
 8009054:	68f8      	ldr	r0, [r7, #12]
 8009056:	f000 f90a 	bl	800926e <HAL_SPI_TransmitReceive>
 800905a:	4603      	mov	r3, r0
 800905c:	e103      	b.n	8009266 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800905e:	f7fc ff53 	bl	8005f08 <HAL_GetTick>
 8009062:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800906a:	2b01      	cmp	r3, #1
 800906c:	d101      	bne.n	8009072 <HAL_SPI_Receive+0x74>
 800906e:	2302      	movs	r3, #2
 8009070:	e0f9      	b.n	8009266 <HAL_SPI_Receive+0x268>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2201      	movs	r2, #1
 8009076:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2204      	movs	r2, #4
 800907e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2200      	movs	r2, #0
 8009086:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	88fa      	ldrh	r2, [r7, #6]
 8009092:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	88fa      	ldrh	r2, [r7, #6]
 800909a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2200      	movs	r2, #0
 80090a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2200      	movs	r2, #0
 80090ba:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80090c4:	d908      	bls.n	80090d8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80090d4:	605a      	str	r2, [r3, #4]
 80090d6:	e007      	b.n	80090e8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	685a      	ldr	r2, [r3, #4]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80090e6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090f0:	d10f      	bne.n	8009112 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009100:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009110:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800911c:	2b40      	cmp	r3, #64	@ 0x40
 800911e:	d007      	beq.n	8009130 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800912e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	68db      	ldr	r3, [r3, #12]
 8009134:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009138:	d875      	bhi.n	8009226 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800913a:	e037      	b.n	80091ac <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	f003 0301 	and.w	r3, r3, #1
 8009146:	2b01      	cmp	r3, #1
 8009148:	d117      	bne.n	800917a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f103 020c 	add.w	r2, r3, #12
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009156:	7812      	ldrb	r2, [r2, #0]
 8009158:	b2d2      	uxtb	r2, r2
 800915a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800916c:	b29b      	uxth	r3, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	b29a      	uxth	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009178:	e018      	b.n	80091ac <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800917a:	f7fc fec5 	bl	8005f08 <HAL_GetTick>
 800917e:	4602      	mov	r2, r0
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	1ad3      	subs	r3, r2, r3
 8009184:	683a      	ldr	r2, [r7, #0]
 8009186:	429a      	cmp	r2, r3
 8009188:	d803      	bhi.n	8009192 <HAL_SPI_Receive+0x194>
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009190:	d102      	bne.n	8009198 <HAL_SPI_Receive+0x19a>
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d109      	bne.n	80091ac <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2200      	movs	r2, #0
 80091a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80091a8:	2303      	movs	r3, #3
 80091aa:	e05c      	b.n	8009266 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1c1      	bne.n	800913c <HAL_SPI_Receive+0x13e>
 80091b8:	e03b      	b.n	8009232 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d115      	bne.n	80091f4 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	68da      	ldr	r2, [r3, #12]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d2:	b292      	uxth	r2, r2
 80091d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091da:	1c9a      	adds	r2, r3, #2
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	3b01      	subs	r3, #1
 80091ea:	b29a      	uxth	r2, r3
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80091f2:	e018      	b.n	8009226 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091f4:	f7fc fe88 	bl	8005f08 <HAL_GetTick>
 80091f8:	4602      	mov	r2, r0
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	429a      	cmp	r2, r3
 8009202:	d803      	bhi.n	800920c <HAL_SPI_Receive+0x20e>
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800920a:	d102      	bne.n	8009212 <HAL_SPI_Receive+0x214>
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d109      	bne.n	8009226 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2201      	movs	r2, #1
 8009216:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e01f      	b.n	8009266 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800922c:	b29b      	uxth	r3, r3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1c3      	bne.n	80091ba <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009232:	697a      	ldr	r2, [r7, #20]
 8009234:	6839      	ldr	r1, [r7, #0]
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f000 fc78 	bl	8009b2c <SPI_EndRxTransaction>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d002      	beq.n	8009248 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2220      	movs	r2, #32
 8009246:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800925c:	2b00      	cmp	r3, #0
 800925e:	d001      	beq.n	8009264 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8009260:	2301      	movs	r3, #1
 8009262:	e000      	b.n	8009266 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8009264:	2300      	movs	r3, #0
  }
}
 8009266:	4618      	mov	r0, r3
 8009268:	3718      	adds	r7, #24
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}

0800926e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800926e:	b580      	push	{r7, lr}
 8009270:	b08a      	sub	sp, #40	@ 0x28
 8009272:	af00      	add	r7, sp, #0
 8009274:	60f8      	str	r0, [r7, #12]
 8009276:	60b9      	str	r1, [r7, #8]
 8009278:	607a      	str	r2, [r7, #4]
 800927a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800927c:	2301      	movs	r3, #1
 800927e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009280:	f7fc fe42 	bl	8005f08 <HAL_GetTick>
 8009284:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800928c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009294:	887b      	ldrh	r3, [r7, #2]
 8009296:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009298:	887b      	ldrh	r3, [r7, #2]
 800929a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800929c:	7ffb      	ldrb	r3, [r7, #31]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d00c      	beq.n	80092bc <HAL_SPI_TransmitReceive+0x4e>
 80092a2:	69bb      	ldr	r3, [r7, #24]
 80092a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092a8:	d106      	bne.n	80092b8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d102      	bne.n	80092b8 <HAL_SPI_TransmitReceive+0x4a>
 80092b2:	7ffb      	ldrb	r3, [r7, #31]
 80092b4:	2b04      	cmp	r3, #4
 80092b6:	d001      	beq.n	80092bc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80092b8:	2302      	movs	r3, #2
 80092ba:	e1f3      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d005      	beq.n	80092ce <HAL_SPI_TransmitReceive+0x60>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <HAL_SPI_TransmitReceive+0x60>
 80092c8:	887b      	ldrh	r3, [r7, #2]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d101      	bne.n	80092d2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e1e8      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d101      	bne.n	80092e0 <HAL_SPI_TransmitReceive+0x72>
 80092dc:	2302      	movs	r3, #2
 80092de:	e1e1      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2201      	movs	r2, #1
 80092e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b04      	cmp	r3, #4
 80092f2:	d003      	beq.n	80092fc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2205      	movs	r2, #5
 80092f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	887a      	ldrh	r2, [r7, #2]
 800930c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	887a      	ldrh	r2, [r7, #2]
 8009314:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	68ba      	ldr	r2, [r7, #8]
 800931c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	887a      	ldrh	r2, [r7, #2]
 8009322:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	887a      	ldrh	r2, [r7, #2]
 8009328:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800933e:	d802      	bhi.n	8009346 <HAL_SPI_TransmitReceive+0xd8>
 8009340:	8abb      	ldrh	r3, [r7, #20]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d908      	bls.n	8009358 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	685a      	ldr	r2, [r3, #4]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009354:	605a      	str	r2, [r3, #4]
 8009356:	e007      	b.n	8009368 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	685a      	ldr	r2, [r3, #4]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009366:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009372:	2b40      	cmp	r3, #64	@ 0x40
 8009374:	d007      	beq.n	8009386 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009384:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800938e:	f240 8083 	bls.w	8009498 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d002      	beq.n	80093a0 <HAL_SPI_TransmitReceive+0x132>
 800939a:	8afb      	ldrh	r3, [r7, #22]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d16f      	bne.n	8009480 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a4:	881a      	ldrh	r2, [r3, #0]
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b0:	1c9a      	adds	r2, r3, #2
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	3b01      	subs	r3, #1
 80093be:	b29a      	uxth	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093c4:	e05c      	b.n	8009480 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f003 0302 	and.w	r3, r3, #2
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	d11b      	bne.n	800940c <HAL_SPI_TransmitReceive+0x19e>
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093d8:	b29b      	uxth	r3, r3
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d016      	beq.n	800940c <HAL_SPI_TransmitReceive+0x19e>
 80093de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d113      	bne.n	800940c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093e8:	881a      	ldrh	r2, [r3, #0]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f4:	1c9a      	adds	r2, r3, #2
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093fe:	b29b      	uxth	r3, r3
 8009400:	3b01      	subs	r3, #1
 8009402:	b29a      	uxth	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009408:	2300      	movs	r3, #0
 800940a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	f003 0301 	and.w	r3, r3, #1
 8009416:	2b01      	cmp	r3, #1
 8009418:	d11c      	bne.n	8009454 <HAL_SPI_TransmitReceive+0x1e6>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009420:	b29b      	uxth	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	d016      	beq.n	8009454 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68da      	ldr	r2, [r3, #12]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009430:	b292      	uxth	r2, r2
 8009432:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009438:	1c9a      	adds	r2, r3, #2
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009444:	b29b      	uxth	r3, r3
 8009446:	3b01      	subs	r3, #1
 8009448:	b29a      	uxth	r2, r3
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009450:	2301      	movs	r3, #1
 8009452:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009454:	f7fc fd58 	bl	8005f08 <HAL_GetTick>
 8009458:	4602      	mov	r2, r0
 800945a:	6a3b      	ldr	r3, [r7, #32]
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009460:	429a      	cmp	r2, r3
 8009462:	d80d      	bhi.n	8009480 <HAL_SPI_TransmitReceive+0x212>
 8009464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800946a:	d009      	beq.n	8009480 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2200      	movs	r2, #0
 8009478:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800947c:	2303      	movs	r3, #3
 800947e:	e111      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009484:	b29b      	uxth	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d19d      	bne.n	80093c6 <HAL_SPI_TransmitReceive+0x158>
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009490:	b29b      	uxth	r3, r3
 8009492:	2b00      	cmp	r3, #0
 8009494:	d197      	bne.n	80093c6 <HAL_SPI_TransmitReceive+0x158>
 8009496:	e0e5      	b.n	8009664 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	685b      	ldr	r3, [r3, #4]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d003      	beq.n	80094a8 <HAL_SPI_TransmitReceive+0x23a>
 80094a0:	8afb      	ldrh	r3, [r7, #22]
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	f040 80d1 	bne.w	800964a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d912      	bls.n	80094d8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b6:	881a      	ldrh	r2, [r3, #0]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c2:	1c9a      	adds	r2, r3, #2
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	3b02      	subs	r3, #2
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80094d6:	e0b8      	b.n	800964a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	330c      	adds	r3, #12
 80094e2:	7812      	ldrb	r2, [r2, #0]
 80094e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ea:	1c5a      	adds	r2, r3, #1
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	3b01      	subs	r3, #1
 80094f8:	b29a      	uxth	r2, r3
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80094fe:	e0a4      	b.n	800964a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f003 0302 	and.w	r3, r3, #2
 800950a:	2b02      	cmp	r3, #2
 800950c:	d134      	bne.n	8009578 <HAL_SPI_TransmitReceive+0x30a>
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009512:	b29b      	uxth	r3, r3
 8009514:	2b00      	cmp	r3, #0
 8009516:	d02f      	beq.n	8009578 <HAL_SPI_TransmitReceive+0x30a>
 8009518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951a:	2b01      	cmp	r3, #1
 800951c:	d12c      	bne.n	8009578 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009522:	b29b      	uxth	r3, r3
 8009524:	2b01      	cmp	r3, #1
 8009526:	d912      	bls.n	800954e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800952c:	881a      	ldrh	r2, [r3, #0]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009538:	1c9a      	adds	r2, r3, #2
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009542:	b29b      	uxth	r3, r3
 8009544:	3b02      	subs	r3, #2
 8009546:	b29a      	uxth	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800954c:	e012      	b.n	8009574 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	330c      	adds	r3, #12
 8009558:	7812      	ldrb	r2, [r2, #0]
 800955a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009560:	1c5a      	adds	r2, r3, #1
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800956a:	b29b      	uxth	r3, r3
 800956c:	3b01      	subs	r3, #1
 800956e:	b29a      	uxth	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009574:	2300      	movs	r3, #0
 8009576:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	f003 0301 	and.w	r3, r3, #1
 8009582:	2b01      	cmp	r3, #1
 8009584:	d148      	bne.n	8009618 <HAL_SPI_TransmitReceive+0x3aa>
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800958c:	b29b      	uxth	r3, r3
 800958e:	2b00      	cmp	r3, #0
 8009590:	d042      	beq.n	8009618 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009598:	b29b      	uxth	r3, r3
 800959a:	2b01      	cmp	r3, #1
 800959c:	d923      	bls.n	80095e6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68da      	ldr	r2, [r3, #12]
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095a8:	b292      	uxth	r2, r2
 80095aa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095b0:	1c9a      	adds	r2, r3, #2
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095bc:	b29b      	uxth	r3, r3
 80095be:	3b02      	subs	r3, #2
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d81f      	bhi.n	8009614 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	685a      	ldr	r2, [r3, #4]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80095e2:	605a      	str	r2, [r3, #4]
 80095e4:	e016      	b.n	8009614 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f103 020c 	add.w	r2, r3, #12
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f2:	7812      	ldrb	r2, [r2, #0]
 80095f4:	b2d2      	uxtb	r2, r2
 80095f6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095fc:	1c5a      	adds	r2, r3, #1
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009608:	b29b      	uxth	r3, r3
 800960a:	3b01      	subs	r3, #1
 800960c:	b29a      	uxth	r2, r3
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009614:	2301      	movs	r3, #1
 8009616:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009618:	f7fc fc76 	bl	8005f08 <HAL_GetTick>
 800961c:	4602      	mov	r2, r0
 800961e:	6a3b      	ldr	r3, [r7, #32]
 8009620:	1ad3      	subs	r3, r2, r3
 8009622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009624:	429a      	cmp	r2, r3
 8009626:	d803      	bhi.n	8009630 <HAL_SPI_TransmitReceive+0x3c2>
 8009628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800962e:	d102      	bne.n	8009636 <HAL_SPI_TransmitReceive+0x3c8>
 8009630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009632:	2b00      	cmp	r3, #0
 8009634:	d109      	bne.n	800964a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2201      	movs	r2, #1
 800963a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009646:	2303      	movs	r3, #3
 8009648:	e02c      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800964e:	b29b      	uxth	r3, r3
 8009650:	2b00      	cmp	r3, #0
 8009652:	f47f af55 	bne.w	8009500 <HAL_SPI_TransmitReceive+0x292>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800965c:	b29b      	uxth	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	f47f af4e 	bne.w	8009500 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009664:	6a3a      	ldr	r2, [r7, #32]
 8009666:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f000 fadb 	bl	8009c24 <SPI_EndRxTxTransaction>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d008      	beq.n	8009686 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2220      	movs	r2, #32
 8009678:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	e00e      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2201      	movs	r2, #1
 800968a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2200      	movs	r2, #0
 8009692:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800969a:	2b00      	cmp	r3, #0
 800969c:	d001      	beq.n	80096a2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800969e:	2301      	movs	r3, #1
 80096a0:	e000      	b.n	80096a4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80096a2:	2300      	movs	r3, #0
  }
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3728      	adds	r7, #40	@ 0x28
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b088      	sub	sp, #32
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096c4:	69bb      	ldr	r3, [r7, #24]
 80096c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10e      	bne.n	80096ec <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d009      	beq.n	80096ec <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d004      	beq.n	80096ec <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	4798      	blx	r3
    return;
 80096ea:	e0ce      	b.n	800988a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80096ec:	69bb      	ldr	r3, [r7, #24]
 80096ee:	f003 0302 	and.w	r3, r3, #2
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d009      	beq.n	800970a <HAL_SPI_IRQHandler+0x5e>
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d004      	beq.n	800970a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	4798      	blx	r3
    return;
 8009708:	e0bf      	b.n	800988a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	f003 0320 	and.w	r3, r3, #32
 8009710:	2b00      	cmp	r3, #0
 8009712:	d10a      	bne.n	800972a <HAL_SPI_IRQHandler+0x7e>
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800971a:	2b00      	cmp	r3, #0
 800971c:	d105      	bne.n	800972a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009724:	2b00      	cmp	r3, #0
 8009726:	f000 80b0 	beq.w	800988a <HAL_SPI_IRQHandler+0x1de>
 800972a:	69fb      	ldr	r3, [r7, #28]
 800972c:	f003 0320 	and.w	r3, r3, #32
 8009730:	2b00      	cmp	r3, #0
 8009732:	f000 80aa 	beq.w	800988a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009736:	69bb      	ldr	r3, [r7, #24]
 8009738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800973c:	2b00      	cmp	r3, #0
 800973e:	d023      	beq.n	8009788 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009746:	b2db      	uxtb	r3, r3
 8009748:	2b03      	cmp	r3, #3
 800974a:	d011      	beq.n	8009770 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009750:	f043 0204 	orr.w	r2, r3, #4
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009758:	2300      	movs	r3, #0
 800975a:	617b      	str	r3, [r7, #20]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	617b      	str	r3, [r7, #20]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	617b      	str	r3, [r7, #20]
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	e00b      	b.n	8009788 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009770:	2300      	movs	r3, #0
 8009772:	613b      	str	r3, [r7, #16]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	613b      	str	r3, [r7, #16]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	613b      	str	r3, [r7, #16]
 8009784:	693b      	ldr	r3, [r7, #16]
        return;
 8009786:	e080      	b.n	800988a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	f003 0320 	and.w	r3, r3, #32
 800978e:	2b00      	cmp	r3, #0
 8009790:	d014      	beq.n	80097bc <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009796:	f043 0201 	orr.w	r2, r3, #1
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800979e:	2300      	movs	r3, #0
 80097a0:	60fb      	str	r3, [r7, #12]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	60fb      	str	r3, [r7, #12]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681a      	ldr	r2, [r3, #0]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097b8:	601a      	str	r2, [r3, #0]
 80097ba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80097bc:	69bb      	ldr	r3, [r7, #24]
 80097be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00c      	beq.n	80097e0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097ca:	f043 0208 	orr.w	r2, r3, #8
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80097d2:	2300      	movs	r3, #0
 80097d4:	60bb      	str	r3, [r7, #8]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	60bb      	str	r3, [r7, #8]
 80097de:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d04f      	beq.n	8009888 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	685a      	ldr	r2, [r3, #4]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80097f6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009800:	69fb      	ldr	r3, [r7, #28]
 8009802:	f003 0302 	and.w	r3, r3, #2
 8009806:	2b00      	cmp	r3, #0
 8009808:	d104      	bne.n	8009814 <HAL_SPI_IRQHandler+0x168>
 800980a:	69fb      	ldr	r3, [r7, #28]
 800980c:	f003 0301 	and.w	r3, r3, #1
 8009810:	2b00      	cmp	r3, #0
 8009812:	d034      	beq.n	800987e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	685a      	ldr	r2, [r3, #4]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f022 0203 	bic.w	r2, r2, #3
 8009822:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009828:	2b00      	cmp	r3, #0
 800982a:	d011      	beq.n	8009850 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009830:	4a17      	ldr	r2, [pc, #92]	@ (8009890 <HAL_SPI_IRQHandler+0x1e4>)
 8009832:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009838:	4618      	mov	r0, r3
 800983a:	f7fc fe2d 	bl	8006498 <HAL_DMA_Abort_IT>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d005      	beq.n	8009850 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009848:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009854:	2b00      	cmp	r3, #0
 8009856:	d016      	beq.n	8009886 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800985c:	4a0c      	ldr	r2, [pc, #48]	@ (8009890 <HAL_SPI_IRQHandler+0x1e4>)
 800985e:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009864:	4618      	mov	r0, r3
 8009866:	f7fc fe17 	bl	8006498 <HAL_DMA_Abort_IT>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	d00a      	beq.n	8009886 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009874:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800987c:	e003      	b.n	8009886 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f000 f808 	bl	8009894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009884:	e000      	b.n	8009888 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8009886:	bf00      	nop
    return;
 8009888:	bf00      	nop
  }
}
 800988a:	3720      	adds	r7, #32
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	080098c5 	.word	0x080098c5

08009894 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80098b6:	b2db      	uxtb	r3, r3
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80098e0:	68f8      	ldr	r0, [r7, #12]
 80098e2:	f7ff ffd7 	bl	8009894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80098e6:	bf00      	nop
 80098e8:	3710      	adds	r7, #16
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
	...

080098f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b088      	sub	sp, #32
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	60b9      	str	r1, [r7, #8]
 80098fa:	603b      	str	r3, [r7, #0]
 80098fc:	4613      	mov	r3, r2
 80098fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009900:	f7fc fb02 	bl	8005f08 <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009908:	1a9b      	subs	r3, r3, r2
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	4413      	add	r3, r2
 800990e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009910:	f7fc fafa 	bl	8005f08 <HAL_GetTick>
 8009914:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009916:	4b39      	ldr	r3, [pc, #228]	@ (80099fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	015b      	lsls	r3, r3, #5
 800991c:	0d1b      	lsrs	r3, r3, #20
 800991e:	69fa      	ldr	r2, [r7, #28]
 8009920:	fb02 f303 	mul.w	r3, r2, r3
 8009924:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009926:	e055      	b.n	80099d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992e:	d051      	beq.n	80099d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009930:	f7fc faea 	bl	8005f08 <HAL_GetTick>
 8009934:	4602      	mov	r2, r0
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	1ad3      	subs	r3, r2, r3
 800993a:	69fa      	ldr	r2, [r7, #28]
 800993c:	429a      	cmp	r2, r3
 800993e:	d902      	bls.n	8009946 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d13d      	bne.n	80099c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	685a      	ldr	r2, [r3, #4]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009954:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800995e:	d111      	bne.n	8009984 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009968:	d004      	beq.n	8009974 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009972:	d107      	bne.n	8009984 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009982:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009988:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800998c:	d10f      	bne.n	80099ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2201      	movs	r2, #1
 80099b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80099be:	2303      	movs	r3, #3
 80099c0:	e018      	b.n	80099f4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d102      	bne.n	80099ce <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80099c8:	2300      	movs	r3, #0
 80099ca:	61fb      	str	r3, [r7, #28]
 80099cc:	e002      	b.n	80099d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	3b01      	subs	r3, #1
 80099d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	689a      	ldr	r2, [r3, #8]
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	4013      	ands	r3, r2
 80099de:	68ba      	ldr	r2, [r7, #8]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	bf0c      	ite	eq
 80099e4:	2301      	moveq	r3, #1
 80099e6:	2300      	movne	r3, #0
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	461a      	mov	r2, r3
 80099ec:	79fb      	ldrb	r3, [r7, #7]
 80099ee:	429a      	cmp	r2, r3
 80099f0:	d19a      	bne.n	8009928 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3720      	adds	r7, #32
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}
 80099fc:	2000003c 	.word	0x2000003c

08009a00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b08a      	sub	sp, #40	@ 0x28
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
 8009a0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009a12:	f7fc fa79 	bl	8005f08 <HAL_GetTick>
 8009a16:	4602      	mov	r2, r0
 8009a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1a:	1a9b      	subs	r3, r3, r2
 8009a1c:	683a      	ldr	r2, [r7, #0]
 8009a1e:	4413      	add	r3, r2
 8009a20:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009a22:	f7fc fa71 	bl	8005f08 <HAL_GetTick>
 8009a26:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	330c      	adds	r3, #12
 8009a2e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009a30:	4b3d      	ldr	r3, [pc, #244]	@ (8009b28 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	4613      	mov	r3, r2
 8009a36:	009b      	lsls	r3, r3, #2
 8009a38:	4413      	add	r3, r2
 8009a3a:	00da      	lsls	r2, r3, #3
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	0d1b      	lsrs	r3, r3, #20
 8009a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a42:	fb02 f303 	mul.w	r3, r2, r3
 8009a46:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009a48:	e061      	b.n	8009b0e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009a50:	d107      	bne.n	8009a62 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d104      	bne.n	8009a62 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009a60:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a68:	d051      	beq.n	8009b0e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009a6a:	f7fc fa4d 	bl	8005f08 <HAL_GetTick>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	6a3b      	ldr	r3, [r7, #32]
 8009a72:	1ad3      	subs	r3, r2, r3
 8009a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d902      	bls.n	8009a80 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d13d      	bne.n	8009afc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	685a      	ldr	r2, [r3, #4]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009a8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a98:	d111      	bne.n	8009abe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	689b      	ldr	r3, [r3, #8]
 8009a9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aa2:	d004      	beq.n	8009aae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009aac:	d107      	bne.n	8009abe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681a      	ldr	r2, [r3, #0]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009abc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ac6:	d10f      	bne.n	8009ae8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009ad6:	601a      	str	r2, [r3, #0]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009ae6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2201      	movs	r2, #1
 8009aec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e011      	b.n	8009b20 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d102      	bne.n	8009b08 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8009b02:	2300      	movs	r3, #0
 8009b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b06:	e002      	b.n	8009b0e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	689a      	ldr	r2, [r3, #8]
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	4013      	ands	r3, r2
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d195      	bne.n	8009a4a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3728      	adds	r7, #40	@ 0x28
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}
 8009b28:	2000003c 	.word	0x2000003c

08009b2c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b088      	sub	sp, #32
 8009b30:	af02      	add	r7, sp, #8
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009b40:	d111      	bne.n	8009b66 <SPI_EndRxTransaction+0x3a>
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	689b      	ldr	r3, [r3, #8]
 8009b46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b4a:	d004      	beq.n	8009b56 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b54:	d107      	bne.n	8009b66 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b64:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	685b      	ldr	r3, [r3, #4]
 8009b6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009b6e:	d112      	bne.n	8009b96 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	2200      	movs	r2, #0
 8009b78:	2180      	movs	r1, #128	@ 0x80
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f7ff feb8 	bl	80098f0 <SPI_WaitFlagStateUntilTimeout>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d021      	beq.n	8009bca <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b8a:	f043 0220 	orr.w	r2, r3, #32
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009b92:	2303      	movs	r3, #3
 8009b94:	e03d      	b.n	8009c12 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009b96:	4b21      	ldr	r3, [pc, #132]	@ (8009c1c <SPI_EndRxTransaction+0xf0>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	4a21      	ldr	r2, [pc, #132]	@ (8009c20 <SPI_EndRxTransaction+0xf4>)
 8009b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8009ba0:	0d5b      	lsrs	r3, r3, #21
 8009ba2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009ba6:	fb02 f303 	mul.w	r3, r2, r3
 8009baa:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d00a      	beq.n	8009bc8 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bc2:	2b80      	cmp	r3, #128	@ 0x80
 8009bc4:	d0f2      	beq.n	8009bac <SPI_EndRxTransaction+0x80>
 8009bc6:	e000      	b.n	8009bca <SPI_EndRxTransaction+0x9e>
        break;
 8009bc8:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bd2:	d11d      	bne.n	8009c10 <SPI_EndRxTransaction+0xe4>
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	689b      	ldr	r3, [r3, #8]
 8009bd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009bdc:	d004      	beq.n	8009be8 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009be6:	d113      	bne.n	8009c10 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f7ff ff03 	bl	8009a00 <SPI_WaitFifoStateUntilTimeout>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d007      	beq.n	8009c10 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c04:	f043 0220 	orr.w	r2, r3, #32
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009c0c:	2303      	movs	r3, #3
 8009c0e:	e000      	b.n	8009c12 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009c10:	2300      	movs	r3, #0
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3718      	adds	r7, #24
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}
 8009c1a:	bf00      	nop
 8009c1c:	2000003c 	.word	0x2000003c
 8009c20:	165e9f81 	.word	0x165e9f81

08009c24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b088      	sub	sp, #32
 8009c28:	af02      	add	r7, sp, #8
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	9300      	str	r3, [sp, #0]
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f7ff fedf 	bl	8009a00 <SPI_WaitFifoStateUntilTimeout>
 8009c42:	4603      	mov	r3, r0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d007      	beq.n	8009c58 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c4c:	f043 0220 	orr.w	r2, r3, #32
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c54:	2303      	movs	r3, #3
 8009c56:	e046      	b.n	8009ce6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009c58:	4b25      	ldr	r3, [pc, #148]	@ (8009cf0 <SPI_EndRxTxTransaction+0xcc>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a25      	ldr	r2, [pc, #148]	@ (8009cf4 <SPI_EndRxTxTransaction+0xd0>)
 8009c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c62:	0d5b      	lsrs	r3, r3, #21
 8009c64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009c68:	fb02 f303 	mul.w	r3, r2, r3
 8009c6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	685b      	ldr	r3, [r3, #4]
 8009c72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c76:	d112      	bne.n	8009c9e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	9300      	str	r3, [sp, #0]
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	2180      	movs	r1, #128	@ 0x80
 8009c82:	68f8      	ldr	r0, [r7, #12]
 8009c84:	f7ff fe34 	bl	80098f0 <SPI_WaitFlagStateUntilTimeout>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d016      	beq.n	8009cbc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c92:	f043 0220 	orr.w	r2, r3, #32
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	e023      	b.n	8009ce6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00a      	beq.n	8009cba <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	3b01      	subs	r3, #1
 8009ca8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cb4:	2b80      	cmp	r3, #128	@ 0x80
 8009cb6:	d0f2      	beq.n	8009c9e <SPI_EndRxTxTransaction+0x7a>
 8009cb8:	e000      	b.n	8009cbc <SPI_EndRxTxTransaction+0x98>
        break;
 8009cba:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	9300      	str	r3, [sp, #0]
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009cc8:	68f8      	ldr	r0, [r7, #12]
 8009cca:	f7ff fe99 	bl	8009a00 <SPI_WaitFifoStateUntilTimeout>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d007      	beq.n	8009ce4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cd8:	f043 0220 	orr.w	r2, r3, #32
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	e000      	b.n	8009ce6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3718      	adds	r7, #24
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	2000003c 	.word	0x2000003c
 8009cf4:	165e9f81 	.word	0x165e9f81

08009cf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d101      	bne.n	8009d0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e049      	b.n	8009d9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d106      	bne.n	8009d24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f7fb fd02 	bl	8005728 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2202      	movs	r2, #2
 8009d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	3304      	adds	r3, #4
 8009d34:	4619      	mov	r1, r3
 8009d36:	4610      	mov	r0, r2
 8009d38:	f000 fdf2 	bl	800a920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2201      	movs	r2, #1
 8009d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2201      	movs	r2, #1
 8009d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2201      	movs	r2, #1
 8009d78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2201      	movs	r2, #1
 8009d80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2201      	movs	r2, #1
 8009d88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2201      	movs	r2, #1
 8009d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d9c:	2300      	movs	r3, #0
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3708      	adds	r7, #8
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}
	...

08009da8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009da8:	b480      	push	{r7}
 8009daa:	b085      	sub	sp, #20
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009db6:	b2db      	uxtb	r3, r3
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d001      	beq.n	8009dc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e054      	b.n	8009e6a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2202      	movs	r2, #2
 8009dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	68da      	ldr	r2, [r3, #12]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f042 0201 	orr.w	r2, r2, #1
 8009dd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a26      	ldr	r2, [pc, #152]	@ (8009e78 <HAL_TIM_Base_Start_IT+0xd0>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d022      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dea:	d01d      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a22      	ldr	r2, [pc, #136]	@ (8009e7c <HAL_TIM_Base_Start_IT+0xd4>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d018      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a21      	ldr	r2, [pc, #132]	@ (8009e80 <HAL_TIM_Base_Start_IT+0xd8>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d013      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a1f      	ldr	r2, [pc, #124]	@ (8009e84 <HAL_TIM_Base_Start_IT+0xdc>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d00e      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8009e88 <HAL_TIM_Base_Start_IT+0xe0>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d009      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4a1c      	ldr	r2, [pc, #112]	@ (8009e8c <HAL_TIM_Base_Start_IT+0xe4>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d004      	beq.n	8009e28 <HAL_TIM_Base_Start_IT+0x80>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	4a1b      	ldr	r2, [pc, #108]	@ (8009e90 <HAL_TIM_Base_Start_IT+0xe8>)
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d115      	bne.n	8009e54 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	689a      	ldr	r2, [r3, #8]
 8009e2e:	4b19      	ldr	r3, [pc, #100]	@ (8009e94 <HAL_TIM_Base_Start_IT+0xec>)
 8009e30:	4013      	ands	r3, r2
 8009e32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2b06      	cmp	r3, #6
 8009e38:	d015      	beq.n	8009e66 <HAL_TIM_Base_Start_IT+0xbe>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e40:	d011      	beq.n	8009e66 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f042 0201 	orr.w	r2, r2, #1
 8009e50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e52:	e008      	b.n	8009e66 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	681a      	ldr	r2, [r3, #0]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f042 0201 	orr.w	r2, r2, #1
 8009e62:	601a      	str	r2, [r3, #0]
 8009e64:	e000      	b.n	8009e68 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3714      	adds	r7, #20
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop
 8009e78:	40010000 	.word	0x40010000
 8009e7c:	40000400 	.word	0x40000400
 8009e80:	40000800 	.word	0x40000800
 8009e84:	40000c00 	.word	0x40000c00
 8009e88:	40010400 	.word	0x40010400
 8009e8c:	40014000 	.word	0x40014000
 8009e90:	40001800 	.word	0x40001800
 8009e94:	00010007 	.word	0x00010007

08009e98 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d101      	bne.n	8009eaa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e049      	b.n	8009f3e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d106      	bne.n	8009ec4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 f841 	bl	8009f46 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	3304      	adds	r3, #4
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	4610      	mov	r0, r2
 8009ed8:	f000 fd22 	bl	800a920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2201      	movs	r2, #1
 8009f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f3c:	2300      	movs	r3, #0
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3708      	adds	r7, #8
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009f46:	b480      	push	{r7}
 8009f48:	b083      	sub	sp, #12
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009f4e:	bf00      	nop
 8009f50:	370c      	adds	r7, #12
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr

08009f5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b082      	sub	sp, #8
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e049      	b.n	800a000 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d106      	bne.n	8009f86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f841 	bl	800a008 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2202      	movs	r2, #2
 8009f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	3304      	adds	r3, #4
 8009f96:	4619      	mov	r1, r3
 8009f98:	4610      	mov	r0, r2
 8009f9a:	f000 fcc1 	bl	800a920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2201      	movs	r2, #1
 8009fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2201      	movs	r2, #1
 8009fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2201      	movs	r2, #1
 8009ffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ffe:	2300      	movs	r3, #0
}
 800a000:	4618      	mov	r0, r3
 800a002:	3708      	adds	r7, #8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a008:	b480      	push	{r7}
 800a00a:	b083      	sub	sp, #12
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d109      	bne.n	800a040 <HAL_TIM_PWM_Start+0x24>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a032:	b2db      	uxtb	r3, r3
 800a034:	2b01      	cmp	r3, #1
 800a036:	bf14      	ite	ne
 800a038:	2301      	movne	r3, #1
 800a03a:	2300      	moveq	r3, #0
 800a03c:	b2db      	uxtb	r3, r3
 800a03e:	e03c      	b.n	800a0ba <HAL_TIM_PWM_Start+0x9e>
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	2b04      	cmp	r3, #4
 800a044:	d109      	bne.n	800a05a <HAL_TIM_PWM_Start+0x3e>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	2b01      	cmp	r3, #1
 800a050:	bf14      	ite	ne
 800a052:	2301      	movne	r3, #1
 800a054:	2300      	moveq	r3, #0
 800a056:	b2db      	uxtb	r3, r3
 800a058:	e02f      	b.n	800a0ba <HAL_TIM_PWM_Start+0x9e>
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	2b08      	cmp	r3, #8
 800a05e:	d109      	bne.n	800a074 <HAL_TIM_PWM_Start+0x58>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a066:	b2db      	uxtb	r3, r3
 800a068:	2b01      	cmp	r3, #1
 800a06a:	bf14      	ite	ne
 800a06c:	2301      	movne	r3, #1
 800a06e:	2300      	moveq	r3, #0
 800a070:	b2db      	uxtb	r3, r3
 800a072:	e022      	b.n	800a0ba <HAL_TIM_PWM_Start+0x9e>
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	2b0c      	cmp	r3, #12
 800a078:	d109      	bne.n	800a08e <HAL_TIM_PWM_Start+0x72>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a080:	b2db      	uxtb	r3, r3
 800a082:	2b01      	cmp	r3, #1
 800a084:	bf14      	ite	ne
 800a086:	2301      	movne	r3, #1
 800a088:	2300      	moveq	r3, #0
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	e015      	b.n	800a0ba <HAL_TIM_PWM_Start+0x9e>
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	2b10      	cmp	r3, #16
 800a092:	d109      	bne.n	800a0a8 <HAL_TIM_PWM_Start+0x8c>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	bf14      	ite	ne
 800a0a0:	2301      	movne	r3, #1
 800a0a2:	2300      	moveq	r3, #0
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	e008      	b.n	800a0ba <HAL_TIM_PWM_Start+0x9e>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a0ae:	b2db      	uxtb	r3, r3
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	bf14      	ite	ne
 800a0b4:	2301      	movne	r3, #1
 800a0b6:	2300      	moveq	r3, #0
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d001      	beq.n	800a0c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e092      	b.n	800a1e8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d104      	bne.n	800a0d2 <HAL_TIM_PWM_Start+0xb6>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2202      	movs	r2, #2
 800a0cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a0d0:	e023      	b.n	800a11a <HAL_TIM_PWM_Start+0xfe>
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	2b04      	cmp	r3, #4
 800a0d6:	d104      	bne.n	800a0e2 <HAL_TIM_PWM_Start+0xc6>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2202      	movs	r2, #2
 800a0dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a0e0:	e01b      	b.n	800a11a <HAL_TIM_PWM_Start+0xfe>
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	2b08      	cmp	r3, #8
 800a0e6:	d104      	bne.n	800a0f2 <HAL_TIM_PWM_Start+0xd6>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2202      	movs	r2, #2
 800a0ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a0f0:	e013      	b.n	800a11a <HAL_TIM_PWM_Start+0xfe>
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	2b0c      	cmp	r3, #12
 800a0f6:	d104      	bne.n	800a102 <HAL_TIM_PWM_Start+0xe6>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2202      	movs	r2, #2
 800a0fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a100:	e00b      	b.n	800a11a <HAL_TIM_PWM_Start+0xfe>
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	2b10      	cmp	r3, #16
 800a106:	d104      	bne.n	800a112 <HAL_TIM_PWM_Start+0xf6>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2202      	movs	r2, #2
 800a10c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a110:	e003      	b.n	800a11a <HAL_TIM_PWM_Start+0xfe>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2202      	movs	r2, #2
 800a116:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2201      	movs	r2, #1
 800a120:	6839      	ldr	r1, [r7, #0]
 800a122:	4618      	mov	r0, r3
 800a124:	f000 ff9a 	bl	800b05c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a30      	ldr	r2, [pc, #192]	@ (800a1f0 <HAL_TIM_PWM_Start+0x1d4>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d004      	beq.n	800a13c <HAL_TIM_PWM_Start+0x120>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a2f      	ldr	r2, [pc, #188]	@ (800a1f4 <HAL_TIM_PWM_Start+0x1d8>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d101      	bne.n	800a140 <HAL_TIM_PWM_Start+0x124>
 800a13c:	2301      	movs	r3, #1
 800a13e:	e000      	b.n	800a142 <HAL_TIM_PWM_Start+0x126>
 800a140:	2300      	movs	r3, #0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d007      	beq.n	800a156 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a154:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a25      	ldr	r2, [pc, #148]	@ (800a1f0 <HAL_TIM_PWM_Start+0x1d4>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d022      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a168:	d01d      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4a22      	ldr	r2, [pc, #136]	@ (800a1f8 <HAL_TIM_PWM_Start+0x1dc>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d018      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a20      	ldr	r2, [pc, #128]	@ (800a1fc <HAL_TIM_PWM_Start+0x1e0>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d013      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4a1f      	ldr	r2, [pc, #124]	@ (800a200 <HAL_TIM_PWM_Start+0x1e4>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d00e      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	4a19      	ldr	r2, [pc, #100]	@ (800a1f4 <HAL_TIM_PWM_Start+0x1d8>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d009      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a1b      	ldr	r2, [pc, #108]	@ (800a204 <HAL_TIM_PWM_Start+0x1e8>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d004      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x18a>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4a19      	ldr	r2, [pc, #100]	@ (800a208 <HAL_TIM_PWM_Start+0x1ec>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d115      	bne.n	800a1d2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	689a      	ldr	r2, [r3, #8]
 800a1ac:	4b17      	ldr	r3, [pc, #92]	@ (800a20c <HAL_TIM_PWM_Start+0x1f0>)
 800a1ae:	4013      	ands	r3, r2
 800a1b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2b06      	cmp	r3, #6
 800a1b6:	d015      	beq.n	800a1e4 <HAL_TIM_PWM_Start+0x1c8>
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1be:	d011      	beq.n	800a1e4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f042 0201 	orr.w	r2, r2, #1
 800a1ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1d0:	e008      	b.n	800a1e4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f042 0201 	orr.w	r2, r2, #1
 800a1e0:	601a      	str	r2, [r3, #0]
 800a1e2:	e000      	b.n	800a1e6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a1e6:	2300      	movs	r3, #0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3710      	adds	r7, #16
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	40010000 	.word	0x40010000
 800a1f4:	40010400 	.word	0x40010400
 800a1f8:	40000400 	.word	0x40000400
 800a1fc:	40000800 	.word	0x40000800
 800a200:	40000c00 	.word	0x40000c00
 800a204:	40014000 	.word	0x40014000
 800a208:	40001800 	.word	0x40001800
 800a20c:	00010007 	.word	0x00010007

0800a210 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b084      	sub	sp, #16
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	68db      	ldr	r3, [r3, #12]
 800a21e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	691b      	ldr	r3, [r3, #16]
 800a226:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	f003 0302 	and.w	r3, r3, #2
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d020      	beq.n	800a274 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f003 0302 	and.w	r3, r3, #2
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d01b      	beq.n	800a274 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f06f 0202 	mvn.w	r2, #2
 800a244:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	699b      	ldr	r3, [r3, #24]
 800a252:	f003 0303 	and.w	r3, r3, #3
 800a256:	2b00      	cmp	r3, #0
 800a258:	d003      	beq.n	800a262 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 fb42 	bl	800a8e4 <HAL_TIM_IC_CaptureCallback>
 800a260:	e005      	b.n	800a26e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 fb34 	bl	800a8d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 fb45 	bl	800a8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2200      	movs	r2, #0
 800a272:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	f003 0304 	and.w	r3, r3, #4
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d020      	beq.n	800a2c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f003 0304 	and.w	r3, r3, #4
 800a284:	2b00      	cmp	r3, #0
 800a286:	d01b      	beq.n	800a2c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f06f 0204 	mvn.w	r2, #4
 800a290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2202      	movs	r2, #2
 800a296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	699b      	ldr	r3, [r3, #24]
 800a29e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d003      	beq.n	800a2ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fb1c 	bl	800a8e4 <HAL_TIM_IC_CaptureCallback>
 800a2ac:	e005      	b.n	800a2ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 fb0e 	bl	800a8d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 fb1f 	bl	800a8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	f003 0308 	and.w	r3, r3, #8
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d020      	beq.n	800a30c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f003 0308 	and.w	r3, r3, #8
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d01b      	beq.n	800a30c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f06f 0208 	mvn.w	r2, #8
 800a2dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2204      	movs	r2, #4
 800a2e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	f003 0303 	and.w	r3, r3, #3
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d003      	beq.n	800a2fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 faf6 	bl	800a8e4 <HAL_TIM_IC_CaptureCallback>
 800a2f8:	e005      	b.n	800a306 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 fae8 	bl	800a8d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 faf9 	bl	800a8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	f003 0310 	and.w	r3, r3, #16
 800a312:	2b00      	cmp	r3, #0
 800a314:	d020      	beq.n	800a358 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f003 0310 	and.w	r3, r3, #16
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d01b      	beq.n	800a358 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f06f 0210 	mvn.w	r2, #16
 800a328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2208      	movs	r2, #8
 800a32e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	69db      	ldr	r3, [r3, #28]
 800a336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d003      	beq.n	800a346 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 fad0 	bl	800a8e4 <HAL_TIM_IC_CaptureCallback>
 800a344:	e005      	b.n	800a352 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 fac2 	bl	800a8d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 fad3 	bl	800a8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00c      	beq.n	800a37c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d007      	beq.n	800a37c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f06f 0201 	mvn.w	r2, #1
 800a374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f7fa fba8 	bl	8004acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a382:	2b00      	cmp	r3, #0
 800a384:	d104      	bne.n	800a390 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d00c      	beq.n	800a3aa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a396:	2b00      	cmp	r3, #0
 800a398:	d007      	beq.n	800a3aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a3a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 ff95 	bl	800b2d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00c      	beq.n	800a3ce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d007      	beq.n	800a3ce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a3c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 ff8d 	bl	800b2e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d00c      	beq.n	800a3f2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d007      	beq.n	800a3f2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a3ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 fa8d 	bl	800a90c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	f003 0320 	and.w	r3, r3, #32
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d00c      	beq.n	800a416 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f003 0320 	and.w	r3, r3, #32
 800a402:	2b00      	cmp	r3, #0
 800a404:	d007      	beq.n	800a416 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f06f 0220 	mvn.w	r2, #32
 800a40e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 ff55 	bl	800b2c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a416:	bf00      	nop
 800a418:	3710      	adds	r7, #16
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
	...

0800a420 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a42c:	2300      	movs	r3, #0
 800a42e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a436:	2b01      	cmp	r3, #1
 800a438:	d101      	bne.n	800a43e <HAL_TIM_OC_ConfigChannel+0x1e>
 800a43a:	2302      	movs	r3, #2
 800a43c:	e066      	b.n	800a50c <HAL_TIM_OC_ConfigChannel+0xec>
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b14      	cmp	r3, #20
 800a44a:	d857      	bhi.n	800a4fc <HAL_TIM_OC_ConfigChannel+0xdc>
 800a44c:	a201      	add	r2, pc, #4	@ (adr r2, 800a454 <HAL_TIM_OC_ConfigChannel+0x34>)
 800a44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a452:	bf00      	nop
 800a454:	0800a4a9 	.word	0x0800a4a9
 800a458:	0800a4fd 	.word	0x0800a4fd
 800a45c:	0800a4fd 	.word	0x0800a4fd
 800a460:	0800a4fd 	.word	0x0800a4fd
 800a464:	0800a4b7 	.word	0x0800a4b7
 800a468:	0800a4fd 	.word	0x0800a4fd
 800a46c:	0800a4fd 	.word	0x0800a4fd
 800a470:	0800a4fd 	.word	0x0800a4fd
 800a474:	0800a4c5 	.word	0x0800a4c5
 800a478:	0800a4fd 	.word	0x0800a4fd
 800a47c:	0800a4fd 	.word	0x0800a4fd
 800a480:	0800a4fd 	.word	0x0800a4fd
 800a484:	0800a4d3 	.word	0x0800a4d3
 800a488:	0800a4fd 	.word	0x0800a4fd
 800a48c:	0800a4fd 	.word	0x0800a4fd
 800a490:	0800a4fd 	.word	0x0800a4fd
 800a494:	0800a4e1 	.word	0x0800a4e1
 800a498:	0800a4fd 	.word	0x0800a4fd
 800a49c:	0800a4fd 	.word	0x0800a4fd
 800a4a0:	0800a4fd 	.word	0x0800a4fd
 800a4a4:	0800a4ef 	.word	0x0800a4ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	68b9      	ldr	r1, [r7, #8]
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f000 fadc 	bl	800aa6c <TIM_OC1_SetConfig>
      break;
 800a4b4:	e025      	b.n	800a502 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	68b9      	ldr	r1, [r7, #8]
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f000 fb47 	bl	800ab50 <TIM_OC2_SetConfig>
      break;
 800a4c2:	e01e      	b.n	800a502 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68b9      	ldr	r1, [r7, #8]
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f000 fbb8 	bl	800ac40 <TIM_OC3_SetConfig>
      break;
 800a4d0:	e017      	b.n	800a502 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68b9      	ldr	r1, [r7, #8]
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f000 fc27 	bl	800ad2c <TIM_OC4_SetConfig>
      break;
 800a4de:	e010      	b.n	800a502 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	68b9      	ldr	r1, [r7, #8]
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f000 fc78 	bl	800addc <TIM_OC5_SetConfig>
      break;
 800a4ec:	e009      	b.n	800a502 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	68b9      	ldr	r1, [r7, #8]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f000 fcc3 	bl	800ae80 <TIM_OC6_SetConfig>
      break;
 800a4fa:	e002      	b.n	800a502 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	75fb      	strb	r3, [r7, #23]
      break;
 800a500:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2200      	movs	r2, #0
 800a506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a50a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3718      	adds	r7, #24
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	60f8      	str	r0, [r7, #12]
 800a51c:	60b9      	str	r1, [r7, #8]
 800a51e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a520:	2300      	movs	r3, #0
 800a522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a52a:	2b01      	cmp	r3, #1
 800a52c:	d101      	bne.n	800a532 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a52e:	2302      	movs	r3, #2
 800a530:	e0ff      	b.n	800a732 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2201      	movs	r2, #1
 800a536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2b14      	cmp	r3, #20
 800a53e:	f200 80f0 	bhi.w	800a722 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a542:	a201      	add	r2, pc, #4	@ (adr r2, 800a548 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a548:	0800a59d 	.word	0x0800a59d
 800a54c:	0800a723 	.word	0x0800a723
 800a550:	0800a723 	.word	0x0800a723
 800a554:	0800a723 	.word	0x0800a723
 800a558:	0800a5dd 	.word	0x0800a5dd
 800a55c:	0800a723 	.word	0x0800a723
 800a560:	0800a723 	.word	0x0800a723
 800a564:	0800a723 	.word	0x0800a723
 800a568:	0800a61f 	.word	0x0800a61f
 800a56c:	0800a723 	.word	0x0800a723
 800a570:	0800a723 	.word	0x0800a723
 800a574:	0800a723 	.word	0x0800a723
 800a578:	0800a65f 	.word	0x0800a65f
 800a57c:	0800a723 	.word	0x0800a723
 800a580:	0800a723 	.word	0x0800a723
 800a584:	0800a723 	.word	0x0800a723
 800a588:	0800a6a1 	.word	0x0800a6a1
 800a58c:	0800a723 	.word	0x0800a723
 800a590:	0800a723 	.word	0x0800a723
 800a594:	0800a723 	.word	0x0800a723
 800a598:	0800a6e1 	.word	0x0800a6e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	68b9      	ldr	r1, [r7, #8]
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f000 fa62 	bl	800aa6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	699a      	ldr	r2, [r3, #24]
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f042 0208 	orr.w	r2, r2, #8
 800a5b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	699a      	ldr	r2, [r3, #24]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f022 0204 	bic.w	r2, r2, #4
 800a5c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	6999      	ldr	r1, [r3, #24]
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	691a      	ldr	r2, [r3, #16]
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	430a      	orrs	r2, r1
 800a5d8:	619a      	str	r2, [r3, #24]
      break;
 800a5da:	e0a5      	b.n	800a728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68b9      	ldr	r1, [r7, #8]
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f000 fab4 	bl	800ab50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	699a      	ldr	r2, [r3, #24]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a5f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	699a      	ldr	r2, [r3, #24]
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	6999      	ldr	r1, [r3, #24]
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	691b      	ldr	r3, [r3, #16]
 800a612:	021a      	lsls	r2, r3, #8
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	430a      	orrs	r2, r1
 800a61a:	619a      	str	r2, [r3, #24]
      break;
 800a61c:	e084      	b.n	800a728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68b9      	ldr	r1, [r7, #8]
 800a624:	4618      	mov	r0, r3
 800a626:	f000 fb0b 	bl	800ac40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	69da      	ldr	r2, [r3, #28]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f042 0208 	orr.w	r2, r2, #8
 800a638:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	69da      	ldr	r2, [r3, #28]
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f022 0204 	bic.w	r2, r2, #4
 800a648:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	69d9      	ldr	r1, [r3, #28]
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	691a      	ldr	r2, [r3, #16]
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	430a      	orrs	r2, r1
 800a65a:	61da      	str	r2, [r3, #28]
      break;
 800a65c:	e064      	b.n	800a728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	68b9      	ldr	r1, [r7, #8]
 800a664:	4618      	mov	r0, r3
 800a666:	f000 fb61 	bl	800ad2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	69da      	ldr	r2, [r3, #28]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	69da      	ldr	r2, [r3, #28]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	69d9      	ldr	r1, [r3, #28]
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	021a      	lsls	r2, r3, #8
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	430a      	orrs	r2, r1
 800a69c:	61da      	str	r2, [r3, #28]
      break;
 800a69e:	e043      	b.n	800a728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68b9      	ldr	r1, [r7, #8]
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f000 fb98 	bl	800addc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f042 0208 	orr.w	r2, r2, #8
 800a6ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f022 0204 	bic.w	r2, r2, #4
 800a6ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	691a      	ldr	r2, [r3, #16]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	430a      	orrs	r2, r1
 800a6dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a6de:	e023      	b.n	800a728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	68b9      	ldr	r1, [r7, #8]
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f000 fbca 	bl	800ae80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a6fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a70a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	021a      	lsls	r2, r3, #8
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a720:	e002      	b.n	800a728 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	75fb      	strb	r3, [r7, #23]
      break;
 800a726:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	2200      	movs	r2, #0
 800a72c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a730:	7dfb      	ldrb	r3, [r7, #23]
}
 800a732:	4618      	mov	r0, r3
 800a734:	3718      	adds	r7, #24
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop

0800a73c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a746:	2300      	movs	r3, #0
 800a748:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a750:	2b01      	cmp	r3, #1
 800a752:	d101      	bne.n	800a758 <HAL_TIM_ConfigClockSource+0x1c>
 800a754:	2302      	movs	r3, #2
 800a756:	e0b4      	b.n	800a8c2 <HAL_TIM_ConfigClockSource+0x186>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2201      	movs	r2, #1
 800a75c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2202      	movs	r2, #2
 800a764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a770:	68ba      	ldr	r2, [r7, #8]
 800a772:	4b56      	ldr	r3, [pc, #344]	@ (800a8cc <HAL_TIM_ConfigClockSource+0x190>)
 800a774:	4013      	ands	r3, r2
 800a776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a77e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	68ba      	ldr	r2, [r7, #8]
 800a786:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a790:	d03e      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0xd4>
 800a792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a796:	f200 8087 	bhi.w	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a79a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a79e:	f000 8086 	beq.w	800a8ae <HAL_TIM_ConfigClockSource+0x172>
 800a7a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7a6:	d87f      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7a8:	2b70      	cmp	r3, #112	@ 0x70
 800a7aa:	d01a      	beq.n	800a7e2 <HAL_TIM_ConfigClockSource+0xa6>
 800a7ac:	2b70      	cmp	r3, #112	@ 0x70
 800a7ae:	d87b      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7b0:	2b60      	cmp	r3, #96	@ 0x60
 800a7b2:	d050      	beq.n	800a856 <HAL_TIM_ConfigClockSource+0x11a>
 800a7b4:	2b60      	cmp	r3, #96	@ 0x60
 800a7b6:	d877      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7b8:	2b50      	cmp	r3, #80	@ 0x50
 800a7ba:	d03c      	beq.n	800a836 <HAL_TIM_ConfigClockSource+0xfa>
 800a7bc:	2b50      	cmp	r3, #80	@ 0x50
 800a7be:	d873      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7c0:	2b40      	cmp	r3, #64	@ 0x40
 800a7c2:	d058      	beq.n	800a876 <HAL_TIM_ConfigClockSource+0x13a>
 800a7c4:	2b40      	cmp	r3, #64	@ 0x40
 800a7c6:	d86f      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7c8:	2b30      	cmp	r3, #48	@ 0x30
 800a7ca:	d064      	beq.n	800a896 <HAL_TIM_ConfigClockSource+0x15a>
 800a7cc:	2b30      	cmp	r3, #48	@ 0x30
 800a7ce:	d86b      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7d0:	2b20      	cmp	r3, #32
 800a7d2:	d060      	beq.n	800a896 <HAL_TIM_ConfigClockSource+0x15a>
 800a7d4:	2b20      	cmp	r3, #32
 800a7d6:	d867      	bhi.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d05c      	beq.n	800a896 <HAL_TIM_ConfigClockSource+0x15a>
 800a7dc:	2b10      	cmp	r3, #16
 800a7de:	d05a      	beq.n	800a896 <HAL_TIM_ConfigClockSource+0x15a>
 800a7e0:	e062      	b.n	800a8a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a7f2:	f000 fc13 	bl	800b01c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a804:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	68ba      	ldr	r2, [r7, #8]
 800a80c:	609a      	str	r2, [r3, #8]
      break;
 800a80e:	e04f      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a820:	f000 fbfc 	bl	800b01c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	689a      	ldr	r2, [r3, #8]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a832:	609a      	str	r2, [r3, #8]
      break;
 800a834:	e03c      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a842:	461a      	mov	r2, r3
 800a844:	f000 fb70 	bl	800af28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	2150      	movs	r1, #80	@ 0x50
 800a84e:	4618      	mov	r0, r3
 800a850:	f000 fbc9 	bl	800afe6 <TIM_ITRx_SetConfig>
      break;
 800a854:	e02c      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a862:	461a      	mov	r2, r3
 800a864:	f000 fb8f 	bl	800af86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	2160      	movs	r1, #96	@ 0x60
 800a86e:	4618      	mov	r0, r3
 800a870:	f000 fbb9 	bl	800afe6 <TIM_ITRx_SetConfig>
      break;
 800a874:	e01c      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a882:	461a      	mov	r2, r3
 800a884:	f000 fb50 	bl	800af28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2140      	movs	r1, #64	@ 0x40
 800a88e:	4618      	mov	r0, r3
 800a890:	f000 fba9 	bl	800afe6 <TIM_ITRx_SetConfig>
      break;
 800a894:	e00c      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4619      	mov	r1, r3
 800a8a0:	4610      	mov	r0, r2
 800a8a2:	f000 fba0 	bl	800afe6 <TIM_ITRx_SetConfig>
      break;
 800a8a6:	e003      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	73fb      	strb	r3, [r7, #15]
      break;
 800a8ac:	e000      	b.n	800a8b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a8ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a8c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	fffeff88 	.word	0xfffeff88

0800a8d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b083      	sub	sp, #12
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a8d8:	bf00      	nop
 800a8da:	370c      	adds	r7, #12
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e2:	4770      	bx	lr

0800a8e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a8ec:	bf00      	nop
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a900:	bf00      	nop
 800a902:	370c      	adds	r7, #12
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a914:	bf00      	nop
 800a916:	370c      	adds	r7, #12
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a920:	b480      	push	{r7}
 800a922:	b085      	sub	sp, #20
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	4a43      	ldr	r2, [pc, #268]	@ (800aa40 <TIM_Base_SetConfig+0x120>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d013      	beq.n	800a960 <TIM_Base_SetConfig+0x40>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a93e:	d00f      	beq.n	800a960 <TIM_Base_SetConfig+0x40>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a40      	ldr	r2, [pc, #256]	@ (800aa44 <TIM_Base_SetConfig+0x124>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d00b      	beq.n	800a960 <TIM_Base_SetConfig+0x40>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a3f      	ldr	r2, [pc, #252]	@ (800aa48 <TIM_Base_SetConfig+0x128>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d007      	beq.n	800a960 <TIM_Base_SetConfig+0x40>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a3e      	ldr	r2, [pc, #248]	@ (800aa4c <TIM_Base_SetConfig+0x12c>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d003      	beq.n	800a960 <TIM_Base_SetConfig+0x40>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a3d      	ldr	r2, [pc, #244]	@ (800aa50 <TIM_Base_SetConfig+0x130>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d108      	bne.n	800a972 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	4313      	orrs	r3, r2
 800a970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	4a32      	ldr	r2, [pc, #200]	@ (800aa40 <TIM_Base_SetConfig+0x120>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d02b      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a980:	d027      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a2f      	ldr	r2, [pc, #188]	@ (800aa44 <TIM_Base_SetConfig+0x124>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d023      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a2e      	ldr	r2, [pc, #184]	@ (800aa48 <TIM_Base_SetConfig+0x128>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d01f      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	4a2d      	ldr	r2, [pc, #180]	@ (800aa4c <TIM_Base_SetConfig+0x12c>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d01b      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a2c      	ldr	r2, [pc, #176]	@ (800aa50 <TIM_Base_SetConfig+0x130>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d017      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a2b      	ldr	r2, [pc, #172]	@ (800aa54 <TIM_Base_SetConfig+0x134>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d013      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a2a      	ldr	r2, [pc, #168]	@ (800aa58 <TIM_Base_SetConfig+0x138>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d00f      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	4a29      	ldr	r2, [pc, #164]	@ (800aa5c <TIM_Base_SetConfig+0x13c>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d00b      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a28      	ldr	r2, [pc, #160]	@ (800aa60 <TIM_Base_SetConfig+0x140>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d007      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a27      	ldr	r2, [pc, #156]	@ (800aa64 <TIM_Base_SetConfig+0x144>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d003      	beq.n	800a9d2 <TIM_Base_SetConfig+0xb2>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	4a26      	ldr	r2, [pc, #152]	@ (800aa68 <TIM_Base_SetConfig+0x148>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d108      	bne.n	800a9e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a9d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	68db      	ldr	r3, [r3, #12]
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	695b      	ldr	r3, [r3, #20]
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	689a      	ldr	r2, [r3, #8]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	681a      	ldr	r2, [r3, #0]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	4a0e      	ldr	r2, [pc, #56]	@ (800aa40 <TIM_Base_SetConfig+0x120>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d003      	beq.n	800aa12 <TIM_Base_SetConfig+0xf2>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	4a10      	ldr	r2, [pc, #64]	@ (800aa50 <TIM_Base_SetConfig+0x130>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d103      	bne.n	800aa1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	691a      	ldr	r2, [r3, #16]
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f043 0204 	orr.w	r2, r3, #4
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2201      	movs	r2, #1
 800aa2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	68fa      	ldr	r2, [r7, #12]
 800aa30:	601a      	str	r2, [r3, #0]
}
 800aa32:	bf00      	nop
 800aa34:	3714      	adds	r7, #20
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	40010000 	.word	0x40010000
 800aa44:	40000400 	.word	0x40000400
 800aa48:	40000800 	.word	0x40000800
 800aa4c:	40000c00 	.word	0x40000c00
 800aa50:	40010400 	.word	0x40010400
 800aa54:	40014000 	.word	0x40014000
 800aa58:	40014400 	.word	0x40014400
 800aa5c:	40014800 	.word	0x40014800
 800aa60:	40001800 	.word	0x40001800
 800aa64:	40001c00 	.word	0x40001c00
 800aa68:	40002000 	.word	0x40002000

0800aa6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b087      	sub	sp, #28
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6a1b      	ldr	r3, [r3, #32]
 800aa7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6a1b      	ldr	r3, [r3, #32]
 800aa80:	f023 0201 	bic.w	r2, r3, #1
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	699b      	ldr	r3, [r3, #24]
 800aa92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aa94:	68fa      	ldr	r2, [r7, #12]
 800aa96:	4b2b      	ldr	r3, [pc, #172]	@ (800ab44 <TIM_OC1_SetConfig+0xd8>)
 800aa98:	4013      	ands	r3, r2
 800aa9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	f023 0303 	bic.w	r3, r3, #3
 800aaa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68fa      	ldr	r2, [r7, #12]
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	f023 0302 	bic.w	r3, r3, #2
 800aab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	697a      	ldr	r2, [r7, #20]
 800aabc:	4313      	orrs	r3, r2
 800aabe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	4a21      	ldr	r2, [pc, #132]	@ (800ab48 <TIM_OC1_SetConfig+0xdc>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d003      	beq.n	800aad0 <TIM_OC1_SetConfig+0x64>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a20      	ldr	r2, [pc, #128]	@ (800ab4c <TIM_OC1_SetConfig+0xe0>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d10c      	bne.n	800aaea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	f023 0308 	bic.w	r3, r3, #8
 800aad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	697a      	ldr	r2, [r7, #20]
 800aade:	4313      	orrs	r3, r2
 800aae0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	f023 0304 	bic.w	r3, r3, #4
 800aae8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	4a16      	ldr	r2, [pc, #88]	@ (800ab48 <TIM_OC1_SetConfig+0xdc>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d003      	beq.n	800aafa <TIM_OC1_SetConfig+0x8e>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	4a15      	ldr	r2, [pc, #84]	@ (800ab4c <TIM_OC1_SetConfig+0xe0>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d111      	bne.n	800ab1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ab08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	695b      	ldr	r3, [r3, #20]
 800ab0e:	693a      	ldr	r2, [r7, #16]
 800ab10:	4313      	orrs	r3, r2
 800ab12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	693a      	ldr	r2, [r7, #16]
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	693a      	ldr	r2, [r7, #16]
 800ab22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	68fa      	ldr	r2, [r7, #12]
 800ab28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	685a      	ldr	r2, [r3, #4]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	697a      	ldr	r2, [r7, #20]
 800ab36:	621a      	str	r2, [r3, #32]
}
 800ab38:	bf00      	nop
 800ab3a:	371c      	adds	r7, #28
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr
 800ab44:	fffeff8f 	.word	0xfffeff8f
 800ab48:	40010000 	.word	0x40010000
 800ab4c:	40010400 	.word	0x40010400

0800ab50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b087      	sub	sp, #28
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a1b      	ldr	r3, [r3, #32]
 800ab5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6a1b      	ldr	r3, [r3, #32]
 800ab64:	f023 0210 	bic.w	r2, r3, #16
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	699b      	ldr	r3, [r3, #24]
 800ab76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ab78:	68fa      	ldr	r2, [r7, #12]
 800ab7a:	4b2e      	ldr	r3, [pc, #184]	@ (800ac34 <TIM_OC2_SetConfig+0xe4>)
 800ab7c:	4013      	ands	r3, r2
 800ab7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	021b      	lsls	r3, r3, #8
 800ab8e:	68fa      	ldr	r2, [r7, #12]
 800ab90:	4313      	orrs	r3, r2
 800ab92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	f023 0320 	bic.w	r3, r3, #32
 800ab9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	689b      	ldr	r3, [r3, #8]
 800aba0:	011b      	lsls	r3, r3, #4
 800aba2:	697a      	ldr	r2, [r7, #20]
 800aba4:	4313      	orrs	r3, r2
 800aba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a23      	ldr	r2, [pc, #140]	@ (800ac38 <TIM_OC2_SetConfig+0xe8>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d003      	beq.n	800abb8 <TIM_OC2_SetConfig+0x68>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	4a22      	ldr	r2, [pc, #136]	@ (800ac3c <TIM_OC2_SetConfig+0xec>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d10d      	bne.n	800abd4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800abbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	011b      	lsls	r3, r3, #4
 800abc6:	697a      	ldr	r2, [r7, #20]
 800abc8:	4313      	orrs	r3, r2
 800abca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a18      	ldr	r2, [pc, #96]	@ (800ac38 <TIM_OC2_SetConfig+0xe8>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d003      	beq.n	800abe4 <TIM_OC2_SetConfig+0x94>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a17      	ldr	r2, [pc, #92]	@ (800ac3c <TIM_OC2_SetConfig+0xec>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d113      	bne.n	800ac0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800abea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800abf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	695b      	ldr	r3, [r3, #20]
 800abf8:	009b      	lsls	r3, r3, #2
 800abfa:	693a      	ldr	r2, [r7, #16]
 800abfc:	4313      	orrs	r3, r2
 800abfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	699b      	ldr	r3, [r3, #24]
 800ac04:	009b      	lsls	r3, r3, #2
 800ac06:	693a      	ldr	r2, [r7, #16]
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	68fa      	ldr	r2, [r7, #12]
 800ac16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	685a      	ldr	r2, [r3, #4]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	697a      	ldr	r2, [r7, #20]
 800ac24:	621a      	str	r2, [r3, #32]
}
 800ac26:	bf00      	nop
 800ac28:	371c      	adds	r7, #28
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr
 800ac32:	bf00      	nop
 800ac34:	feff8fff 	.word	0xfeff8fff
 800ac38:	40010000 	.word	0x40010000
 800ac3c:	40010400 	.word	0x40010400

0800ac40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac40:	b480      	push	{r7}
 800ac42:	b087      	sub	sp, #28
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6a1b      	ldr	r3, [r3, #32]
 800ac4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a1b      	ldr	r3, [r3, #32]
 800ac54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	69db      	ldr	r3, [r3, #28]
 800ac66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	4b2d      	ldr	r3, [pc, #180]	@ (800ad20 <TIM_OC3_SetConfig+0xe0>)
 800ac6c:	4013      	ands	r3, r2
 800ac6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f023 0303 	bic.w	r3, r3, #3
 800ac76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ac88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	689b      	ldr	r3, [r3, #8]
 800ac8e:	021b      	lsls	r3, r3, #8
 800ac90:	697a      	ldr	r2, [r7, #20]
 800ac92:	4313      	orrs	r3, r2
 800ac94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4a22      	ldr	r2, [pc, #136]	@ (800ad24 <TIM_OC3_SetConfig+0xe4>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d003      	beq.n	800aca6 <TIM_OC3_SetConfig+0x66>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	4a21      	ldr	r2, [pc, #132]	@ (800ad28 <TIM_OC3_SetConfig+0xe8>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d10d      	bne.n	800acc2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800acac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	68db      	ldr	r3, [r3, #12]
 800acb2:	021b      	lsls	r3, r3, #8
 800acb4:	697a      	ldr	r2, [r7, #20]
 800acb6:	4313      	orrs	r3, r2
 800acb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800acc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	4a17      	ldr	r2, [pc, #92]	@ (800ad24 <TIM_OC3_SetConfig+0xe4>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d003      	beq.n	800acd2 <TIM_OC3_SetConfig+0x92>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	4a16      	ldr	r2, [pc, #88]	@ (800ad28 <TIM_OC3_SetConfig+0xe8>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d113      	bne.n	800acfa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800acd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ace0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	695b      	ldr	r3, [r3, #20]
 800ace6:	011b      	lsls	r3, r3, #4
 800ace8:	693a      	ldr	r2, [r7, #16]
 800acea:	4313      	orrs	r3, r2
 800acec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	699b      	ldr	r3, [r3, #24]
 800acf2:	011b      	lsls	r3, r3, #4
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	4313      	orrs	r3, r2
 800acf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	693a      	ldr	r2, [r7, #16]
 800acfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	68fa      	ldr	r2, [r7, #12]
 800ad04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	685a      	ldr	r2, [r3, #4]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	697a      	ldr	r2, [r7, #20]
 800ad12:	621a      	str	r2, [r3, #32]
}
 800ad14:	bf00      	nop
 800ad16:	371c      	adds	r7, #28
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr
 800ad20:	fffeff8f 	.word	0xfffeff8f
 800ad24:	40010000 	.word	0x40010000
 800ad28:	40010400 	.word	0x40010400

0800ad2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b087      	sub	sp, #28
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
 800ad34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6a1b      	ldr	r3, [r3, #32]
 800ad3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6a1b      	ldr	r3, [r3, #32]
 800ad40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	69db      	ldr	r3, [r3, #28]
 800ad52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ad54:	68fa      	ldr	r2, [r7, #12]
 800ad56:	4b1e      	ldr	r3, [pc, #120]	@ (800add0 <TIM_OC4_SetConfig+0xa4>)
 800ad58:	4013      	ands	r3, r2
 800ad5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	021b      	lsls	r3, r3, #8
 800ad6a:	68fa      	ldr	r2, [r7, #12]
 800ad6c:	4313      	orrs	r3, r2
 800ad6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ad76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	689b      	ldr	r3, [r3, #8]
 800ad7c:	031b      	lsls	r3, r3, #12
 800ad7e:	693a      	ldr	r2, [r7, #16]
 800ad80:	4313      	orrs	r3, r2
 800ad82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a13      	ldr	r2, [pc, #76]	@ (800add4 <TIM_OC4_SetConfig+0xa8>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d003      	beq.n	800ad94 <TIM_OC4_SetConfig+0x68>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a12      	ldr	r2, [pc, #72]	@ (800add8 <TIM_OC4_SetConfig+0xac>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d109      	bne.n	800ada8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ad9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	695b      	ldr	r3, [r3, #20]
 800ada0:	019b      	lsls	r3, r3, #6
 800ada2:	697a      	ldr	r2, [r7, #20]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	697a      	ldr	r2, [r7, #20]
 800adac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	685a      	ldr	r2, [r3, #4]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	693a      	ldr	r2, [r7, #16]
 800adc0:	621a      	str	r2, [r3, #32]
}
 800adc2:	bf00      	nop
 800adc4:	371c      	adds	r7, #28
 800adc6:	46bd      	mov	sp, r7
 800adc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop
 800add0:	feff8fff 	.word	0xfeff8fff
 800add4:	40010000 	.word	0x40010000
 800add8:	40010400 	.word	0x40010400

0800addc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800addc:	b480      	push	{r7}
 800adde:	b087      	sub	sp, #28
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6a1b      	ldr	r3, [r3, #32]
 800adea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a1b      	ldr	r3, [r3, #32]
 800adf0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ae04:	68fa      	ldr	r2, [r7, #12]
 800ae06:	4b1b      	ldr	r3, [pc, #108]	@ (800ae74 <TIM_OC5_SetConfig+0x98>)
 800ae08:	4013      	ands	r3, r2
 800ae0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	4313      	orrs	r3, r2
 800ae14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ae1c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	041b      	lsls	r3, r3, #16
 800ae24:	693a      	ldr	r2, [r7, #16]
 800ae26:	4313      	orrs	r3, r2
 800ae28:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4a12      	ldr	r2, [pc, #72]	@ (800ae78 <TIM_OC5_SetConfig+0x9c>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d003      	beq.n	800ae3a <TIM_OC5_SetConfig+0x5e>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	4a11      	ldr	r2, [pc, #68]	@ (800ae7c <TIM_OC5_SetConfig+0xa0>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d109      	bne.n	800ae4e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	695b      	ldr	r3, [r3, #20]
 800ae46:	021b      	lsls	r3, r3, #8
 800ae48:	697a      	ldr	r2, [r7, #20]
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	697a      	ldr	r2, [r7, #20]
 800ae52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	68fa      	ldr	r2, [r7, #12]
 800ae58:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	685a      	ldr	r2, [r3, #4]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	693a      	ldr	r2, [r7, #16]
 800ae66:	621a      	str	r2, [r3, #32]
}
 800ae68:	bf00      	nop
 800ae6a:	371c      	adds	r7, #28
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr
 800ae74:	fffeff8f 	.word	0xfffeff8f
 800ae78:	40010000 	.word	0x40010000
 800ae7c:	40010400 	.word	0x40010400

0800ae80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b087      	sub	sp, #28
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6a1b      	ldr	r3, [r3, #32]
 800ae8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6a1b      	ldr	r3, [r3, #32]
 800ae94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aea8:	68fa      	ldr	r2, [r7, #12]
 800aeaa:	4b1c      	ldr	r3, [pc, #112]	@ (800af1c <TIM_OC6_SetConfig+0x9c>)
 800aeac:	4013      	ands	r3, r2
 800aeae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	021b      	lsls	r3, r3, #8
 800aeb6:	68fa      	ldr	r2, [r7, #12]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	689b      	ldr	r3, [r3, #8]
 800aec8:	051b      	lsls	r3, r3, #20
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	4313      	orrs	r3, r2
 800aece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a13      	ldr	r2, [pc, #76]	@ (800af20 <TIM_OC6_SetConfig+0xa0>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d003      	beq.n	800aee0 <TIM_OC6_SetConfig+0x60>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	4a12      	ldr	r2, [pc, #72]	@ (800af24 <TIM_OC6_SetConfig+0xa4>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d109      	bne.n	800aef4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aee6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	695b      	ldr	r3, [r3, #20]
 800aeec:	029b      	lsls	r3, r3, #10
 800aeee:	697a      	ldr	r2, [r7, #20]
 800aef0:	4313      	orrs	r3, r2
 800aef2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	697a      	ldr	r2, [r7, #20]
 800aef8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	68fa      	ldr	r2, [r7, #12]
 800aefe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	685a      	ldr	r2, [r3, #4]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	693a      	ldr	r2, [r7, #16]
 800af0c:	621a      	str	r2, [r3, #32]
}
 800af0e:	bf00      	nop
 800af10:	371c      	adds	r7, #28
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	feff8fff 	.word	0xfeff8fff
 800af20:	40010000 	.word	0x40010000
 800af24:	40010400 	.word	0x40010400

0800af28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6a1b      	ldr	r3, [r3, #32]
 800af38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	f023 0201 	bic.w	r2, r3, #1
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	699b      	ldr	r3, [r3, #24]
 800af4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800af52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	011b      	lsls	r3, r3, #4
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	f023 030a 	bic.w	r3, r3, #10
 800af64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800af66:	697a      	ldr	r2, [r7, #20]
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	4313      	orrs	r3, r2
 800af6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	697a      	ldr	r2, [r7, #20]
 800af78:	621a      	str	r2, [r3, #32]
}
 800af7a:	bf00      	nop
 800af7c:	371c      	adds	r7, #28
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr

0800af86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af86:	b480      	push	{r7}
 800af88:	b087      	sub	sp, #28
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	60f8      	str	r0, [r7, #12]
 800af8e:	60b9      	str	r1, [r7, #8]
 800af90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	6a1b      	ldr	r3, [r3, #32]
 800af96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	6a1b      	ldr	r3, [r3, #32]
 800af9c:	f023 0210 	bic.w	r2, r3, #16
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	699b      	ldr	r3, [r3, #24]
 800afa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800afb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	031b      	lsls	r3, r3, #12
 800afb6:	693a      	ldr	r2, [r7, #16]
 800afb8:	4313      	orrs	r3, r2
 800afba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800afc2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	011b      	lsls	r3, r3, #4
 800afc8:	697a      	ldr	r2, [r7, #20]
 800afca:	4313      	orrs	r3, r2
 800afcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	693a      	ldr	r2, [r7, #16]
 800afd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	697a      	ldr	r2, [r7, #20]
 800afd8:	621a      	str	r2, [r3, #32]
}
 800afda:	bf00      	nop
 800afdc:	371c      	adds	r7, #28
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr

0800afe6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800afe6:	b480      	push	{r7}
 800afe8:	b085      	sub	sp, #20
 800afea:	af00      	add	r7, sp, #0
 800afec:	6078      	str	r0, [r7, #4]
 800afee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800affc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	4313      	orrs	r3, r2
 800b004:	f043 0307 	orr.w	r3, r3, #7
 800b008:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	68fa      	ldr	r2, [r7, #12]
 800b00e:	609a      	str	r2, [r3, #8]
}
 800b010:	bf00      	nop
 800b012:	3714      	adds	r7, #20
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b087      	sub	sp, #28
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
 800b028:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b036:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	021a      	lsls	r2, r3, #8
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	431a      	orrs	r2, r3
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	4313      	orrs	r3, r2
 800b044:	697a      	ldr	r2, [r7, #20]
 800b046:	4313      	orrs	r3, r2
 800b048:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	697a      	ldr	r2, [r7, #20]
 800b04e:	609a      	str	r2, [r3, #8]
}
 800b050:	bf00      	nop
 800b052:	371c      	adds	r7, #28
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr

0800b05c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b087      	sub	sp, #28
 800b060:	af00      	add	r7, sp, #0
 800b062:	60f8      	str	r0, [r7, #12]
 800b064:	60b9      	str	r1, [r7, #8]
 800b066:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	f003 031f 	and.w	r3, r3, #31
 800b06e:	2201      	movs	r2, #1
 800b070:	fa02 f303 	lsl.w	r3, r2, r3
 800b074:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	6a1a      	ldr	r2, [r3, #32]
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	43db      	mvns	r3, r3
 800b07e:	401a      	ands	r2, r3
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	6a1a      	ldr	r2, [r3, #32]
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	f003 031f 	and.w	r3, r3, #31
 800b08e:	6879      	ldr	r1, [r7, #4]
 800b090:	fa01 f303 	lsl.w	r3, r1, r3
 800b094:	431a      	orrs	r2, r3
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	621a      	str	r2, [r3, #32]
}
 800b09a:	bf00      	nop
 800b09c:	371c      	adds	r7, #28
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a4:	4770      	bx	lr
	...

0800b0a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d101      	bne.n	800b0c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b0bc:	2302      	movs	r3, #2
 800b0be:	e06d      	b.n	800b19c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2201      	movs	r2, #1
 800b0c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2202      	movs	r2, #2
 800b0cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	689b      	ldr	r3, [r3, #8]
 800b0de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4a30      	ldr	r2, [pc, #192]	@ (800b1a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d004      	beq.n	800b0f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4a2f      	ldr	r2, [pc, #188]	@ (800b1ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d108      	bne.n	800b106 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b0fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	68fa      	ldr	r2, [r7, #12]
 800b102:	4313      	orrs	r3, r2
 800b104:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b10c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	68fa      	ldr	r2, [r7, #12]
 800b114:	4313      	orrs	r3, r2
 800b116:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	68fa      	ldr	r2, [r7, #12]
 800b11e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4a20      	ldr	r2, [pc, #128]	@ (800b1a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b126:	4293      	cmp	r3, r2
 800b128:	d022      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b132:	d01d      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	4a1d      	ldr	r2, [pc, #116]	@ (800b1b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d018      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	4a1c      	ldr	r2, [pc, #112]	@ (800b1b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d013      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	4a1a      	ldr	r2, [pc, #104]	@ (800b1b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d00e      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4a15      	ldr	r2, [pc, #84]	@ (800b1ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b158:	4293      	cmp	r3, r2
 800b15a:	d009      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4a16      	ldr	r2, [pc, #88]	@ (800b1bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d004      	beq.n	800b170 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	4a15      	ldr	r2, [pc, #84]	@ (800b1c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	d10c      	bne.n	800b18a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b176:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	4313      	orrs	r3, r2
 800b180:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	68ba      	ldr	r2, [r7, #8]
 800b188:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2201      	movs	r2, #1
 800b18e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b19a:	2300      	movs	r3, #0
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3714      	adds	r7, #20
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	40010000 	.word	0x40010000
 800b1ac:	40010400 	.word	0x40010400
 800b1b0:	40000400 	.word	0x40000400
 800b1b4:	40000800 	.word	0x40000800
 800b1b8:	40000c00 	.word	0x40000c00
 800b1bc:	40014000 	.word	0x40014000
 800b1c0:	40001800 	.word	0x40001800

0800b1c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d101      	bne.n	800b1e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b1dc:	2302      	movs	r3, #2
 800b1de:	e065      	b.n	800b2ac <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2201      	movs	r2, #1
 800b1e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	68db      	ldr	r3, [r3, #12]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	689b      	ldr	r3, [r3, #8]
 800b200:	4313      	orrs	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	4313      	orrs	r3, r2
 800b210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	691b      	ldr	r3, [r3, #16]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	695b      	ldr	r3, [r3, #20]
 800b238:	4313      	orrs	r3, r2
 800b23a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b246:	4313      	orrs	r3, r2
 800b248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	699b      	ldr	r3, [r3, #24]
 800b254:	041b      	lsls	r3, r3, #16
 800b256:	4313      	orrs	r3, r2
 800b258:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4a16      	ldr	r2, [pc, #88]	@ (800b2b8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d004      	beq.n	800b26e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	4a14      	ldr	r2, [pc, #80]	@ (800b2bc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d115      	bne.n	800b29a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b278:	051b      	lsls	r3, r3, #20
 800b27a:	4313      	orrs	r3, r2
 800b27c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	69db      	ldr	r3, [r3, #28]
 800b288:	4313      	orrs	r3, r2
 800b28a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	6a1b      	ldr	r3, [r3, #32]
 800b296:	4313      	orrs	r3, r2
 800b298:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	68fa      	ldr	r2, [r7, #12]
 800b2a0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b2aa:	2300      	movs	r3, #0
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3714      	adds	r7, #20
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr
 800b2b8:	40010000 	.word	0x40010000
 800b2bc:	40010400 	.word	0x40010400

0800b2c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b2c8:	bf00      	nop
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b083      	sub	sp, #12
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b2dc:	bf00      	nop
 800b2de:	370c      	adds	r7, #12
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b2f0:	bf00      	nop
 800b2f2:	370c      	adds	r7, #12
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b082      	sub	sp, #8
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d101      	bne.n	800b30e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b30a:	2301      	movs	r3, #1
 800b30c:	e040      	b.n	800b390 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b312:	2b00      	cmp	r3, #0
 800b314:	d106      	bne.n	800b324 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f7fa fbae 	bl	8005a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2224      	movs	r2, #36	@ 0x24
 800b328:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f022 0201 	bic.w	r2, r2, #1
 800b338:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d002      	beq.n	800b348 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f000 fafa 	bl	800b93c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f000 f893 	bl	800b474 <UART_SetConfig>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b01      	cmp	r3, #1
 800b352:	d101      	bne.n	800b358 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b354:	2301      	movs	r3, #1
 800b356:	e01b      	b.n	800b390 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b366:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	689a      	ldr	r2, [r3, #8]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b376:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	681a      	ldr	r2, [r3, #0]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f042 0201 	orr.w	r2, r2, #1
 800b386:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 fb79 	bl	800ba80 <UART_CheckIdleState>
 800b38e:	4603      	mov	r3, r0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3708      	adds	r7, #8
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}

0800b398 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b08a      	sub	sp, #40	@ 0x28
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	60f8      	str	r0, [r7, #12]
 800b3a0:	60b9      	str	r1, [r7, #8]
 800b3a2:	4613      	mov	r3, r2
 800b3a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ac:	2b20      	cmp	r3, #32
 800b3ae:	d132      	bne.n	800b416 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d002      	beq.n	800b3bc <HAL_UART_Receive_DMA+0x24>
 800b3b6:	88fb      	ldrh	r3, [r7, #6]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e02b      	b.n	800b418 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d018      	beq.n	800b406 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	e853 3f00 	ldrex	r3, [r3]
 800b3e0:	613b      	str	r3, [r7, #16]
   return(result);
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b3e8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f2:	623b      	str	r3, [r7, #32]
 800b3f4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f6:	69f9      	ldr	r1, [r7, #28]
 800b3f8:	6a3a      	ldr	r2, [r7, #32]
 800b3fa:	e841 2300 	strex	r3, r2, [r1]
 800b3fe:	61bb      	str	r3, [r7, #24]
   return(result);
 800b400:	69bb      	ldr	r3, [r7, #24]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d1e6      	bne.n	800b3d4 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b406:	88fb      	ldrh	r3, [r7, #6]
 800b408:	461a      	mov	r2, r3
 800b40a:	68b9      	ldr	r1, [r7, #8]
 800b40c:	68f8      	ldr	r0, [r7, #12]
 800b40e:	f000 fbfb 	bl	800bc08 <UART_Start_Receive_DMA>
 800b412:	4603      	mov	r3, r0
 800b414:	e000      	b.n	800b418 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800b416:	2302      	movs	r3, #2
  }
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3728      	adds	r7, #40	@ 0x28
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b428:	bf00      	nop
 800b42a:	370c      	adds	r7, #12
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr

0800b434 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b434:	b480      	push	{r7}
 800b436:	b083      	sub	sp, #12
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b43c:	bf00      	nop
 800b43e:	370c      	adds	r7, #12
 800b440:	46bd      	mov	sp, r7
 800b442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b446:	4770      	bx	lr

0800b448 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b448:	b480      	push	{r7}
 800b44a:	b083      	sub	sp, #12
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b450:	bf00      	nop
 800b452:	370c      	adds	r7, #12
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr

0800b45c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	460b      	mov	r3, r1
 800b466:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b468:	bf00      	nop
 800b46a:	370c      	adds	r7, #12
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b088      	sub	sp, #32
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b47c:	2300      	movs	r3, #0
 800b47e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	689a      	ldr	r2, [r3, #8]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	691b      	ldr	r3, [r3, #16]
 800b488:	431a      	orrs	r2, r3
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	695b      	ldr	r3, [r3, #20]
 800b48e:	431a      	orrs	r2, r3
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	69db      	ldr	r3, [r3, #28]
 800b494:	4313      	orrs	r3, r2
 800b496:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681a      	ldr	r2, [r3, #0]
 800b49e:	4ba6      	ldr	r3, [pc, #664]	@ (800b738 <UART_SetConfig+0x2c4>)
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	687a      	ldr	r2, [r7, #4]
 800b4a4:	6812      	ldr	r2, [r2, #0]
 800b4a6:	6979      	ldr	r1, [r7, #20]
 800b4a8:	430b      	orrs	r3, r1
 800b4aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68da      	ldr	r2, [r3, #12]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	430a      	orrs	r2, r1
 800b4c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	699b      	ldr	r3, [r3, #24]
 800b4c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6a1b      	ldr	r3, [r3, #32]
 800b4cc:	697a      	ldr	r2, [r7, #20]
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	697a      	ldr	r2, [r7, #20]
 800b4e2:	430a      	orrs	r2, r1
 800b4e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4a94      	ldr	r2, [pc, #592]	@ (800b73c <UART_SetConfig+0x2c8>)
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	d120      	bne.n	800b532 <UART_SetConfig+0xbe>
 800b4f0:	4b93      	ldr	r3, [pc, #588]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b4f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4f6:	f003 0303 	and.w	r3, r3, #3
 800b4fa:	2b03      	cmp	r3, #3
 800b4fc:	d816      	bhi.n	800b52c <UART_SetConfig+0xb8>
 800b4fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b504 <UART_SetConfig+0x90>)
 800b500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b504:	0800b515 	.word	0x0800b515
 800b508:	0800b521 	.word	0x0800b521
 800b50c:	0800b51b 	.word	0x0800b51b
 800b510:	0800b527 	.word	0x0800b527
 800b514:	2301      	movs	r3, #1
 800b516:	77fb      	strb	r3, [r7, #31]
 800b518:	e150      	b.n	800b7bc <UART_SetConfig+0x348>
 800b51a:	2302      	movs	r3, #2
 800b51c:	77fb      	strb	r3, [r7, #31]
 800b51e:	e14d      	b.n	800b7bc <UART_SetConfig+0x348>
 800b520:	2304      	movs	r3, #4
 800b522:	77fb      	strb	r3, [r7, #31]
 800b524:	e14a      	b.n	800b7bc <UART_SetConfig+0x348>
 800b526:	2308      	movs	r3, #8
 800b528:	77fb      	strb	r3, [r7, #31]
 800b52a:	e147      	b.n	800b7bc <UART_SetConfig+0x348>
 800b52c:	2310      	movs	r3, #16
 800b52e:	77fb      	strb	r3, [r7, #31]
 800b530:	e144      	b.n	800b7bc <UART_SetConfig+0x348>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4a83      	ldr	r2, [pc, #524]	@ (800b744 <UART_SetConfig+0x2d0>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d132      	bne.n	800b5a2 <UART_SetConfig+0x12e>
 800b53c:	4b80      	ldr	r3, [pc, #512]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b53e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b542:	f003 030c 	and.w	r3, r3, #12
 800b546:	2b0c      	cmp	r3, #12
 800b548:	d828      	bhi.n	800b59c <UART_SetConfig+0x128>
 800b54a:	a201      	add	r2, pc, #4	@ (adr r2, 800b550 <UART_SetConfig+0xdc>)
 800b54c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b550:	0800b585 	.word	0x0800b585
 800b554:	0800b59d 	.word	0x0800b59d
 800b558:	0800b59d 	.word	0x0800b59d
 800b55c:	0800b59d 	.word	0x0800b59d
 800b560:	0800b591 	.word	0x0800b591
 800b564:	0800b59d 	.word	0x0800b59d
 800b568:	0800b59d 	.word	0x0800b59d
 800b56c:	0800b59d 	.word	0x0800b59d
 800b570:	0800b58b 	.word	0x0800b58b
 800b574:	0800b59d 	.word	0x0800b59d
 800b578:	0800b59d 	.word	0x0800b59d
 800b57c:	0800b59d 	.word	0x0800b59d
 800b580:	0800b597 	.word	0x0800b597
 800b584:	2300      	movs	r3, #0
 800b586:	77fb      	strb	r3, [r7, #31]
 800b588:	e118      	b.n	800b7bc <UART_SetConfig+0x348>
 800b58a:	2302      	movs	r3, #2
 800b58c:	77fb      	strb	r3, [r7, #31]
 800b58e:	e115      	b.n	800b7bc <UART_SetConfig+0x348>
 800b590:	2304      	movs	r3, #4
 800b592:	77fb      	strb	r3, [r7, #31]
 800b594:	e112      	b.n	800b7bc <UART_SetConfig+0x348>
 800b596:	2308      	movs	r3, #8
 800b598:	77fb      	strb	r3, [r7, #31]
 800b59a:	e10f      	b.n	800b7bc <UART_SetConfig+0x348>
 800b59c:	2310      	movs	r3, #16
 800b59e:	77fb      	strb	r3, [r7, #31]
 800b5a0:	e10c      	b.n	800b7bc <UART_SetConfig+0x348>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	4a68      	ldr	r2, [pc, #416]	@ (800b748 <UART_SetConfig+0x2d4>)
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	d120      	bne.n	800b5ee <UART_SetConfig+0x17a>
 800b5ac:	4b64      	ldr	r3, [pc, #400]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b5ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b5b6:	2b30      	cmp	r3, #48	@ 0x30
 800b5b8:	d013      	beq.n	800b5e2 <UART_SetConfig+0x16e>
 800b5ba:	2b30      	cmp	r3, #48	@ 0x30
 800b5bc:	d814      	bhi.n	800b5e8 <UART_SetConfig+0x174>
 800b5be:	2b20      	cmp	r3, #32
 800b5c0:	d009      	beq.n	800b5d6 <UART_SetConfig+0x162>
 800b5c2:	2b20      	cmp	r3, #32
 800b5c4:	d810      	bhi.n	800b5e8 <UART_SetConfig+0x174>
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d002      	beq.n	800b5d0 <UART_SetConfig+0x15c>
 800b5ca:	2b10      	cmp	r3, #16
 800b5cc:	d006      	beq.n	800b5dc <UART_SetConfig+0x168>
 800b5ce:	e00b      	b.n	800b5e8 <UART_SetConfig+0x174>
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	77fb      	strb	r3, [r7, #31]
 800b5d4:	e0f2      	b.n	800b7bc <UART_SetConfig+0x348>
 800b5d6:	2302      	movs	r3, #2
 800b5d8:	77fb      	strb	r3, [r7, #31]
 800b5da:	e0ef      	b.n	800b7bc <UART_SetConfig+0x348>
 800b5dc:	2304      	movs	r3, #4
 800b5de:	77fb      	strb	r3, [r7, #31]
 800b5e0:	e0ec      	b.n	800b7bc <UART_SetConfig+0x348>
 800b5e2:	2308      	movs	r3, #8
 800b5e4:	77fb      	strb	r3, [r7, #31]
 800b5e6:	e0e9      	b.n	800b7bc <UART_SetConfig+0x348>
 800b5e8:	2310      	movs	r3, #16
 800b5ea:	77fb      	strb	r3, [r7, #31]
 800b5ec:	e0e6      	b.n	800b7bc <UART_SetConfig+0x348>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	4a56      	ldr	r2, [pc, #344]	@ (800b74c <UART_SetConfig+0x2d8>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d120      	bne.n	800b63a <UART_SetConfig+0x1c6>
 800b5f8:	4b51      	ldr	r3, [pc, #324]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b5fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b602:	2bc0      	cmp	r3, #192	@ 0xc0
 800b604:	d013      	beq.n	800b62e <UART_SetConfig+0x1ba>
 800b606:	2bc0      	cmp	r3, #192	@ 0xc0
 800b608:	d814      	bhi.n	800b634 <UART_SetConfig+0x1c0>
 800b60a:	2b80      	cmp	r3, #128	@ 0x80
 800b60c:	d009      	beq.n	800b622 <UART_SetConfig+0x1ae>
 800b60e:	2b80      	cmp	r3, #128	@ 0x80
 800b610:	d810      	bhi.n	800b634 <UART_SetConfig+0x1c0>
 800b612:	2b00      	cmp	r3, #0
 800b614:	d002      	beq.n	800b61c <UART_SetConfig+0x1a8>
 800b616:	2b40      	cmp	r3, #64	@ 0x40
 800b618:	d006      	beq.n	800b628 <UART_SetConfig+0x1b4>
 800b61a:	e00b      	b.n	800b634 <UART_SetConfig+0x1c0>
 800b61c:	2300      	movs	r3, #0
 800b61e:	77fb      	strb	r3, [r7, #31]
 800b620:	e0cc      	b.n	800b7bc <UART_SetConfig+0x348>
 800b622:	2302      	movs	r3, #2
 800b624:	77fb      	strb	r3, [r7, #31]
 800b626:	e0c9      	b.n	800b7bc <UART_SetConfig+0x348>
 800b628:	2304      	movs	r3, #4
 800b62a:	77fb      	strb	r3, [r7, #31]
 800b62c:	e0c6      	b.n	800b7bc <UART_SetConfig+0x348>
 800b62e:	2308      	movs	r3, #8
 800b630:	77fb      	strb	r3, [r7, #31]
 800b632:	e0c3      	b.n	800b7bc <UART_SetConfig+0x348>
 800b634:	2310      	movs	r3, #16
 800b636:	77fb      	strb	r3, [r7, #31]
 800b638:	e0c0      	b.n	800b7bc <UART_SetConfig+0x348>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4a44      	ldr	r2, [pc, #272]	@ (800b750 <UART_SetConfig+0x2dc>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d125      	bne.n	800b690 <UART_SetConfig+0x21c>
 800b644:	4b3e      	ldr	r3, [pc, #248]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b64a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b64e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b652:	d017      	beq.n	800b684 <UART_SetConfig+0x210>
 800b654:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b658:	d817      	bhi.n	800b68a <UART_SetConfig+0x216>
 800b65a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b65e:	d00b      	beq.n	800b678 <UART_SetConfig+0x204>
 800b660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b664:	d811      	bhi.n	800b68a <UART_SetConfig+0x216>
 800b666:	2b00      	cmp	r3, #0
 800b668:	d003      	beq.n	800b672 <UART_SetConfig+0x1fe>
 800b66a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b66e:	d006      	beq.n	800b67e <UART_SetConfig+0x20a>
 800b670:	e00b      	b.n	800b68a <UART_SetConfig+0x216>
 800b672:	2300      	movs	r3, #0
 800b674:	77fb      	strb	r3, [r7, #31]
 800b676:	e0a1      	b.n	800b7bc <UART_SetConfig+0x348>
 800b678:	2302      	movs	r3, #2
 800b67a:	77fb      	strb	r3, [r7, #31]
 800b67c:	e09e      	b.n	800b7bc <UART_SetConfig+0x348>
 800b67e:	2304      	movs	r3, #4
 800b680:	77fb      	strb	r3, [r7, #31]
 800b682:	e09b      	b.n	800b7bc <UART_SetConfig+0x348>
 800b684:	2308      	movs	r3, #8
 800b686:	77fb      	strb	r3, [r7, #31]
 800b688:	e098      	b.n	800b7bc <UART_SetConfig+0x348>
 800b68a:	2310      	movs	r3, #16
 800b68c:	77fb      	strb	r3, [r7, #31]
 800b68e:	e095      	b.n	800b7bc <UART_SetConfig+0x348>
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4a2f      	ldr	r2, [pc, #188]	@ (800b754 <UART_SetConfig+0x2e0>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d125      	bne.n	800b6e6 <UART_SetConfig+0x272>
 800b69a:	4b29      	ldr	r3, [pc, #164]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b69c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b6a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6a8:	d017      	beq.n	800b6da <UART_SetConfig+0x266>
 800b6aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6ae:	d817      	bhi.n	800b6e0 <UART_SetConfig+0x26c>
 800b6b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6b4:	d00b      	beq.n	800b6ce <UART_SetConfig+0x25a>
 800b6b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6ba:	d811      	bhi.n	800b6e0 <UART_SetConfig+0x26c>
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d003      	beq.n	800b6c8 <UART_SetConfig+0x254>
 800b6c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6c4:	d006      	beq.n	800b6d4 <UART_SetConfig+0x260>
 800b6c6:	e00b      	b.n	800b6e0 <UART_SetConfig+0x26c>
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	77fb      	strb	r3, [r7, #31]
 800b6cc:	e076      	b.n	800b7bc <UART_SetConfig+0x348>
 800b6ce:	2302      	movs	r3, #2
 800b6d0:	77fb      	strb	r3, [r7, #31]
 800b6d2:	e073      	b.n	800b7bc <UART_SetConfig+0x348>
 800b6d4:	2304      	movs	r3, #4
 800b6d6:	77fb      	strb	r3, [r7, #31]
 800b6d8:	e070      	b.n	800b7bc <UART_SetConfig+0x348>
 800b6da:	2308      	movs	r3, #8
 800b6dc:	77fb      	strb	r3, [r7, #31]
 800b6de:	e06d      	b.n	800b7bc <UART_SetConfig+0x348>
 800b6e0:	2310      	movs	r3, #16
 800b6e2:	77fb      	strb	r3, [r7, #31]
 800b6e4:	e06a      	b.n	800b7bc <UART_SetConfig+0x348>
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b758 <UART_SetConfig+0x2e4>)
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	d138      	bne.n	800b762 <UART_SetConfig+0x2ee>
 800b6f0:	4b13      	ldr	r3, [pc, #76]	@ (800b740 <UART_SetConfig+0x2cc>)
 800b6f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6f6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b6fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b6fe:	d017      	beq.n	800b730 <UART_SetConfig+0x2bc>
 800b700:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b704:	d82a      	bhi.n	800b75c <UART_SetConfig+0x2e8>
 800b706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b70a:	d00b      	beq.n	800b724 <UART_SetConfig+0x2b0>
 800b70c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b710:	d824      	bhi.n	800b75c <UART_SetConfig+0x2e8>
 800b712:	2b00      	cmp	r3, #0
 800b714:	d003      	beq.n	800b71e <UART_SetConfig+0x2aa>
 800b716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b71a:	d006      	beq.n	800b72a <UART_SetConfig+0x2b6>
 800b71c:	e01e      	b.n	800b75c <UART_SetConfig+0x2e8>
 800b71e:	2300      	movs	r3, #0
 800b720:	77fb      	strb	r3, [r7, #31]
 800b722:	e04b      	b.n	800b7bc <UART_SetConfig+0x348>
 800b724:	2302      	movs	r3, #2
 800b726:	77fb      	strb	r3, [r7, #31]
 800b728:	e048      	b.n	800b7bc <UART_SetConfig+0x348>
 800b72a:	2304      	movs	r3, #4
 800b72c:	77fb      	strb	r3, [r7, #31]
 800b72e:	e045      	b.n	800b7bc <UART_SetConfig+0x348>
 800b730:	2308      	movs	r3, #8
 800b732:	77fb      	strb	r3, [r7, #31]
 800b734:	e042      	b.n	800b7bc <UART_SetConfig+0x348>
 800b736:	bf00      	nop
 800b738:	efff69f3 	.word	0xefff69f3
 800b73c:	40011000 	.word	0x40011000
 800b740:	40023800 	.word	0x40023800
 800b744:	40004400 	.word	0x40004400
 800b748:	40004800 	.word	0x40004800
 800b74c:	40004c00 	.word	0x40004c00
 800b750:	40005000 	.word	0x40005000
 800b754:	40011400 	.word	0x40011400
 800b758:	40007800 	.word	0x40007800
 800b75c:	2310      	movs	r3, #16
 800b75e:	77fb      	strb	r3, [r7, #31]
 800b760:	e02c      	b.n	800b7bc <UART_SetConfig+0x348>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	4a72      	ldr	r2, [pc, #456]	@ (800b930 <UART_SetConfig+0x4bc>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d125      	bne.n	800b7b8 <UART_SetConfig+0x344>
 800b76c:	4b71      	ldr	r3, [pc, #452]	@ (800b934 <UART_SetConfig+0x4c0>)
 800b76e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b772:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b776:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b77a:	d017      	beq.n	800b7ac <UART_SetConfig+0x338>
 800b77c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b780:	d817      	bhi.n	800b7b2 <UART_SetConfig+0x33e>
 800b782:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b786:	d00b      	beq.n	800b7a0 <UART_SetConfig+0x32c>
 800b788:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b78c:	d811      	bhi.n	800b7b2 <UART_SetConfig+0x33e>
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d003      	beq.n	800b79a <UART_SetConfig+0x326>
 800b792:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b796:	d006      	beq.n	800b7a6 <UART_SetConfig+0x332>
 800b798:	e00b      	b.n	800b7b2 <UART_SetConfig+0x33e>
 800b79a:	2300      	movs	r3, #0
 800b79c:	77fb      	strb	r3, [r7, #31]
 800b79e:	e00d      	b.n	800b7bc <UART_SetConfig+0x348>
 800b7a0:	2302      	movs	r3, #2
 800b7a2:	77fb      	strb	r3, [r7, #31]
 800b7a4:	e00a      	b.n	800b7bc <UART_SetConfig+0x348>
 800b7a6:	2304      	movs	r3, #4
 800b7a8:	77fb      	strb	r3, [r7, #31]
 800b7aa:	e007      	b.n	800b7bc <UART_SetConfig+0x348>
 800b7ac:	2308      	movs	r3, #8
 800b7ae:	77fb      	strb	r3, [r7, #31]
 800b7b0:	e004      	b.n	800b7bc <UART_SetConfig+0x348>
 800b7b2:	2310      	movs	r3, #16
 800b7b4:	77fb      	strb	r3, [r7, #31]
 800b7b6:	e001      	b.n	800b7bc <UART_SetConfig+0x348>
 800b7b8:	2310      	movs	r3, #16
 800b7ba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	69db      	ldr	r3, [r3, #28]
 800b7c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7c4:	d15b      	bne.n	800b87e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b7c6:	7ffb      	ldrb	r3, [r7, #31]
 800b7c8:	2b08      	cmp	r3, #8
 800b7ca:	d828      	bhi.n	800b81e <UART_SetConfig+0x3aa>
 800b7cc:	a201      	add	r2, pc, #4	@ (adr r2, 800b7d4 <UART_SetConfig+0x360>)
 800b7ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d2:	bf00      	nop
 800b7d4:	0800b7f9 	.word	0x0800b7f9
 800b7d8:	0800b801 	.word	0x0800b801
 800b7dc:	0800b809 	.word	0x0800b809
 800b7e0:	0800b81f 	.word	0x0800b81f
 800b7e4:	0800b80f 	.word	0x0800b80f
 800b7e8:	0800b81f 	.word	0x0800b81f
 800b7ec:	0800b81f 	.word	0x0800b81f
 800b7f0:	0800b81f 	.word	0x0800b81f
 800b7f4:	0800b817 	.word	0x0800b817
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b7f8:	f7fc fe6e 	bl	80084d8 <HAL_RCC_GetPCLK1Freq>
 800b7fc:	61b8      	str	r0, [r7, #24]
        break;
 800b7fe:	e013      	b.n	800b828 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b800:	f7fc fe7e 	bl	8008500 <HAL_RCC_GetPCLK2Freq>
 800b804:	61b8      	str	r0, [r7, #24]
        break;
 800b806:	e00f      	b.n	800b828 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b808:	4b4b      	ldr	r3, [pc, #300]	@ (800b938 <UART_SetConfig+0x4c4>)
 800b80a:	61bb      	str	r3, [r7, #24]
        break;
 800b80c:	e00c      	b.n	800b828 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b80e:	f7fc fd53 	bl	80082b8 <HAL_RCC_GetSysClockFreq>
 800b812:	61b8      	str	r0, [r7, #24]
        break;
 800b814:	e008      	b.n	800b828 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b816:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b81a:	61bb      	str	r3, [r7, #24]
        break;
 800b81c:	e004      	b.n	800b828 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b81e:	2300      	movs	r3, #0
 800b820:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b822:	2301      	movs	r3, #1
 800b824:	77bb      	strb	r3, [r7, #30]
        break;
 800b826:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d074      	beq.n	800b918 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b82e:	69bb      	ldr	r3, [r7, #24]
 800b830:	005a      	lsls	r2, r3, #1
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	085b      	lsrs	r3, r3, #1
 800b838:	441a      	add	r2, r3
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b842:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	2b0f      	cmp	r3, #15
 800b848:	d916      	bls.n	800b878 <UART_SetConfig+0x404>
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b850:	d212      	bcs.n	800b878 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	b29b      	uxth	r3, r3
 800b856:	f023 030f 	bic.w	r3, r3, #15
 800b85a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	085b      	lsrs	r3, r3, #1
 800b860:	b29b      	uxth	r3, r3
 800b862:	f003 0307 	and.w	r3, r3, #7
 800b866:	b29a      	uxth	r2, r3
 800b868:	89fb      	ldrh	r3, [r7, #14]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	89fa      	ldrh	r2, [r7, #14]
 800b874:	60da      	str	r2, [r3, #12]
 800b876:	e04f      	b.n	800b918 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b878:	2301      	movs	r3, #1
 800b87a:	77bb      	strb	r3, [r7, #30]
 800b87c:	e04c      	b.n	800b918 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b87e:	7ffb      	ldrb	r3, [r7, #31]
 800b880:	2b08      	cmp	r3, #8
 800b882:	d828      	bhi.n	800b8d6 <UART_SetConfig+0x462>
 800b884:	a201      	add	r2, pc, #4	@ (adr r2, 800b88c <UART_SetConfig+0x418>)
 800b886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b88a:	bf00      	nop
 800b88c:	0800b8b1 	.word	0x0800b8b1
 800b890:	0800b8b9 	.word	0x0800b8b9
 800b894:	0800b8c1 	.word	0x0800b8c1
 800b898:	0800b8d7 	.word	0x0800b8d7
 800b89c:	0800b8c7 	.word	0x0800b8c7
 800b8a0:	0800b8d7 	.word	0x0800b8d7
 800b8a4:	0800b8d7 	.word	0x0800b8d7
 800b8a8:	0800b8d7 	.word	0x0800b8d7
 800b8ac:	0800b8cf 	.word	0x0800b8cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8b0:	f7fc fe12 	bl	80084d8 <HAL_RCC_GetPCLK1Freq>
 800b8b4:	61b8      	str	r0, [r7, #24]
        break;
 800b8b6:	e013      	b.n	800b8e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8b8:	f7fc fe22 	bl	8008500 <HAL_RCC_GetPCLK2Freq>
 800b8bc:	61b8      	str	r0, [r7, #24]
        break;
 800b8be:	e00f      	b.n	800b8e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b8c0:	4b1d      	ldr	r3, [pc, #116]	@ (800b938 <UART_SetConfig+0x4c4>)
 800b8c2:	61bb      	str	r3, [r7, #24]
        break;
 800b8c4:	e00c      	b.n	800b8e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b8c6:	f7fc fcf7 	bl	80082b8 <HAL_RCC_GetSysClockFreq>
 800b8ca:	61b8      	str	r0, [r7, #24]
        break;
 800b8cc:	e008      	b.n	800b8e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b8ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b8d2:	61bb      	str	r3, [r7, #24]
        break;
 800b8d4:	e004      	b.n	800b8e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b8da:	2301      	movs	r3, #1
 800b8dc:	77bb      	strb	r3, [r7, #30]
        break;
 800b8de:	bf00      	nop
    }

    if (pclk != 0U)
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d018      	beq.n	800b918 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	085a      	lsrs	r2, r3, #1
 800b8ec:	69bb      	ldr	r3, [r7, #24]
 800b8ee:	441a      	add	r2, r3
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	2b0f      	cmp	r3, #15
 800b8fe:	d909      	bls.n	800b914 <UART_SetConfig+0x4a0>
 800b900:	693b      	ldr	r3, [r7, #16]
 800b902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b906:	d205      	bcs.n	800b914 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b908:	693b      	ldr	r3, [r7, #16]
 800b90a:	b29a      	uxth	r2, r3
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	60da      	str	r2, [r3, #12]
 800b912:	e001      	b.n	800b918 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2200      	movs	r2, #0
 800b91c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2200      	movs	r2, #0
 800b922:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b924:	7fbb      	ldrb	r3, [r7, #30]
}
 800b926:	4618      	mov	r0, r3
 800b928:	3720      	adds	r7, #32
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	40007c00 	.word	0x40007c00
 800b934:	40023800 	.word	0x40023800
 800b938:	00f42400 	.word	0x00f42400

0800b93c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b083      	sub	sp, #12
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b948:	f003 0308 	and.w	r3, r3, #8
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00a      	beq.n	800b966 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	430a      	orrs	r2, r1
 800b964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b96a:	f003 0301 	and.w	r3, r3, #1
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00a      	beq.n	800b988 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	430a      	orrs	r2, r1
 800b986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b98c:	f003 0302 	and.w	r3, r3, #2
 800b990:	2b00      	cmp	r3, #0
 800b992:	d00a      	beq.n	800b9aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	685b      	ldr	r3, [r3, #4]
 800b99a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	430a      	orrs	r2, r1
 800b9a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9ae:	f003 0304 	and.w	r3, r3, #4
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d00a      	beq.n	800b9cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	685b      	ldr	r3, [r3, #4]
 800b9bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	430a      	orrs	r2, r1
 800b9ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9d0:	f003 0310 	and.w	r3, r3, #16
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d00a      	beq.n	800b9ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	689b      	ldr	r3, [r3, #8]
 800b9de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	430a      	orrs	r2, r1
 800b9ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9f2:	f003 0320 	and.w	r3, r3, #32
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d00a      	beq.n	800ba10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	689b      	ldr	r3, [r3, #8]
 800ba00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	430a      	orrs	r2, r1
 800ba0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d01a      	beq.n	800ba52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	430a      	orrs	r2, r1
 800ba30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba3a:	d10a      	bne.n	800ba52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	685b      	ldr	r3, [r3, #4]
 800ba42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	430a      	orrs	r2, r1
 800ba50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d00a      	beq.n	800ba74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	430a      	orrs	r2, r1
 800ba72:	605a      	str	r2, [r3, #4]
  }
}
 800ba74:	bf00      	nop
 800ba76:	370c      	adds	r7, #12
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr

0800ba80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b08c      	sub	sp, #48	@ 0x30
 800ba84:	af02      	add	r7, sp, #8
 800ba86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ba90:	f7fa fa3a 	bl	8005f08 <HAL_GetTick>
 800ba94:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f003 0308 	and.w	r3, r3, #8
 800baa0:	2b08      	cmp	r3, #8
 800baa2:	d12e      	bne.n	800bb02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800baa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800baa8:	9300      	str	r3, [sp, #0]
 800baaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baac:	2200      	movs	r2, #0
 800baae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f000 f83b 	bl	800bb2e <UART_WaitOnFlagUntilTimeout>
 800bab8:	4603      	mov	r3, r0
 800baba:	2b00      	cmp	r3, #0
 800babc:	d021      	beq.n	800bb02 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	e853 3f00 	ldrex	r3, [r3]
 800baca:	60fb      	str	r3, [r7, #12]
   return(result);
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bad2:	623b      	str	r3, [r7, #32]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	461a      	mov	r2, r3
 800bada:	6a3b      	ldr	r3, [r7, #32]
 800badc:	61fb      	str	r3, [r7, #28]
 800bade:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae0:	69b9      	ldr	r1, [r7, #24]
 800bae2:	69fa      	ldr	r2, [r7, #28]
 800bae4:	e841 2300 	strex	r3, r2, [r1]
 800bae8:	617b      	str	r3, [r7, #20]
   return(result);
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d1e6      	bne.n	800babe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2220      	movs	r2, #32
 800baf4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bafe:	2303      	movs	r3, #3
 800bb00:	e011      	b.n	800bb26 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2220      	movs	r2, #32
 800bb06:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2220      	movs	r2, #32
 800bb0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2200      	movs	r2, #0
 800bb14:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3728      	adds	r7, #40	@ 0x28
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}

0800bb2e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b084      	sub	sp, #16
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	60f8      	str	r0, [r7, #12]
 800bb36:	60b9      	str	r1, [r7, #8]
 800bb38:	603b      	str	r3, [r7, #0]
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb3e:	e04f      	b.n	800bbe0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb46:	d04b      	beq.n	800bbe0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb48:	f7fa f9de 	bl	8005f08 <HAL_GetTick>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	1ad3      	subs	r3, r2, r3
 800bb52:	69ba      	ldr	r2, [r7, #24]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d302      	bcc.n	800bb5e <UART_WaitOnFlagUntilTimeout+0x30>
 800bb58:	69bb      	ldr	r3, [r7, #24]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d101      	bne.n	800bb62 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bb5e:	2303      	movs	r3, #3
 800bb60:	e04e      	b.n	800bc00 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f003 0304 	and.w	r3, r3, #4
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d037      	beq.n	800bbe0 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	2b80      	cmp	r3, #128	@ 0x80
 800bb74:	d034      	beq.n	800bbe0 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	2b40      	cmp	r3, #64	@ 0x40
 800bb7a:	d031      	beq.n	800bbe0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	69db      	ldr	r3, [r3, #28]
 800bb82:	f003 0308 	and.w	r3, r3, #8
 800bb86:	2b08      	cmp	r3, #8
 800bb88:	d110      	bne.n	800bbac <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	2208      	movs	r2, #8
 800bb90:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bb92:	68f8      	ldr	r0, [r7, #12]
 800bb94:	f000 f8fe 	bl	800bd94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2208      	movs	r2, #8
 800bb9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	e029      	b.n	800bc00 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	69db      	ldr	r3, [r3, #28]
 800bbb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bbb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbba:	d111      	bne.n	800bbe0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bbc4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f000 f8e4 	bl	800bd94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	2220      	movs	r2, #32
 800bbd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800bbdc:	2303      	movs	r3, #3
 800bbde:	e00f      	b.n	800bc00 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	69da      	ldr	r2, [r3, #28]
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	4013      	ands	r3, r2
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	429a      	cmp	r2, r3
 800bbee:	bf0c      	ite	eq
 800bbf0:	2301      	moveq	r3, #1
 800bbf2:	2300      	movne	r3, #0
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	79fb      	ldrb	r3, [r7, #7]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d0a0      	beq.n	800bb40 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bbfe:	2300      	movs	r3, #0
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3710      	adds	r7, #16
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}

0800bc08 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b096      	sub	sp, #88	@ 0x58
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	4613      	mov	r3, r2
 800bc14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	68ba      	ldr	r2, [r7, #8]
 800bc1a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	88fa      	ldrh	r2, [r7, #6]
 800bc20:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	2200      	movs	r2, #0
 800bc28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	2222      	movs	r2, #34	@ 0x22
 800bc30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d028      	beq.n	800bc8e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc40:	4a3e      	ldr	r2, [pc, #248]	@ (800bd3c <UART_Start_Receive_DMA+0x134>)
 800bc42:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc48:	4a3d      	ldr	r2, [pc, #244]	@ (800bd40 <UART_Start_Receive_DMA+0x138>)
 800bc4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc50:	4a3c      	ldr	r2, [pc, #240]	@ (800bd44 <UART_Start_Receive_DMA+0x13c>)
 800bc52:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc58:	2200      	movs	r2, #0
 800bc5a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	3324      	adds	r3, #36	@ 0x24
 800bc66:	4619      	mov	r1, r3
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	88fb      	ldrh	r3, [r7, #6]
 800bc70:	f7fa fbb2 	bl	80063d8 <HAL_DMA_Start_IT>
 800bc74:	4603      	mov	r3, r0
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d009      	beq.n	800bc8e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	2210      	movs	r2, #16
 800bc7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	2220      	movs	r2, #32
 800bc86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	e051      	b.n	800bd32 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	691b      	ldr	r3, [r3, #16]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d018      	beq.n	800bcc8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc9e:	e853 3f00 	ldrex	r3, [r3]
 800bca2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bcaa:	657b      	str	r3, [r7, #84]	@ 0x54
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	461a      	mov	r2, r3
 800bcb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bcb6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcb8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bcba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bcbc:	e841 2300 	strex	r3, r2, [r1]
 800bcc0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bcc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d1e6      	bne.n	800bc96 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	3308      	adds	r3, #8
 800bcce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd2:	e853 3f00 	ldrex	r3, [r3]
 800bcd6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bcd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcda:	f043 0301 	orr.w	r3, r3, #1
 800bcde:	653b      	str	r3, [r7, #80]	@ 0x50
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	3308      	adds	r3, #8
 800bce6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bce8:	637a      	str	r2, [r7, #52]	@ 0x34
 800bcea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bcee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bcf0:	e841 2300 	strex	r3, r2, [r1]
 800bcf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bcf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d1e5      	bne.n	800bcc8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	3308      	adds	r3, #8
 800bd02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd04:	697b      	ldr	r3, [r7, #20]
 800bd06:	e853 3f00 	ldrex	r3, [r3]
 800bd0a:	613b      	str	r3, [r7, #16]
   return(result);
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	3308      	adds	r3, #8
 800bd1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bd1c:	623a      	str	r2, [r7, #32]
 800bd1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd20:	69f9      	ldr	r1, [r7, #28]
 800bd22:	6a3a      	ldr	r2, [r7, #32]
 800bd24:	e841 2300 	strex	r3, r2, [r1]
 800bd28:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd2a:	69bb      	ldr	r3, [r7, #24]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d1e5      	bne.n	800bcfc <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800bd30:	2300      	movs	r3, #0
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3758      	adds	r7, #88	@ 0x58
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop
 800bd3c:	0800be5d 	.word	0x0800be5d
 800bd40:	0800bfbb 	.word	0x0800bfbb
 800bd44:	0800c02d 	.word	0x0800c02d

0800bd48 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b089      	sub	sp, #36	@ 0x24
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	e853 3f00 	ldrex	r3, [r3]
 800bd5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bd64:	61fb      	str	r3, [r7, #28]
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	61bb      	str	r3, [r7, #24]
 800bd70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd72:	6979      	ldr	r1, [r7, #20]
 800bd74:	69ba      	ldr	r2, [r7, #24]
 800bd76:	e841 2300 	strex	r3, r2, [r1]
 800bd7a:	613b      	str	r3, [r7, #16]
   return(result);
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d1e6      	bne.n	800bd50 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2220      	movs	r2, #32
 800bd86:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800bd88:	bf00      	nop
 800bd8a:	3724      	adds	r7, #36	@ 0x24
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr

0800bd94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b095      	sub	sp, #84	@ 0x54
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bda2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda4:	e853 3f00 	ldrex	r3, [r3]
 800bda8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bdb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdba:	643b      	str	r3, [r7, #64]	@ 0x40
 800bdbc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bdc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bdc2:	e841 2300 	strex	r3, r2, [r1]
 800bdc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bdc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1e6      	bne.n	800bd9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	3308      	adds	r3, #8
 800bdd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd6:	6a3b      	ldr	r3, [r7, #32]
 800bdd8:	e853 3f00 	ldrex	r3, [r3]
 800bddc:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdde:	69fb      	ldr	r3, [r7, #28]
 800bde0:	f023 0301 	bic.w	r3, r3, #1
 800bde4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	3308      	adds	r3, #8
 800bdec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bdee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bdf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdf6:	e841 2300 	strex	r3, r2, [r1]
 800bdfa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d1e5      	bne.n	800bdce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be06:	2b01      	cmp	r3, #1
 800be08:	d118      	bne.n	800be3c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	e853 3f00 	ldrex	r3, [r3]
 800be16:	60bb      	str	r3, [r7, #8]
   return(result);
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	f023 0310 	bic.w	r3, r3, #16
 800be1e:	647b      	str	r3, [r7, #68]	@ 0x44
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	461a      	mov	r2, r3
 800be26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be28:	61bb      	str	r3, [r7, #24]
 800be2a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be2c:	6979      	ldr	r1, [r7, #20]
 800be2e:	69ba      	ldr	r2, [r7, #24]
 800be30:	e841 2300 	strex	r3, r2, [r1]
 800be34:	613b      	str	r3, [r7, #16]
   return(result);
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d1e6      	bne.n	800be0a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2220      	movs	r2, #32
 800be40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2200      	movs	r2, #0
 800be48:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2200      	movs	r2, #0
 800be4e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800be50:	bf00      	nop
 800be52:	3754      	adds	r7, #84	@ 0x54
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b09c      	sub	sp, #112	@ 0x70
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be68:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	69db      	ldr	r3, [r3, #28]
 800be6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be72:	d071      	beq.n	800bf58 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800be74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be76:	2200      	movs	r2, #0
 800be78:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be84:	e853 3f00 	ldrex	r3, [r3]
 800be88:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800be8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800be90:	66bb      	str	r3, [r7, #104]	@ 0x68
 800be92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	461a      	mov	r2, r3
 800be98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be9a:	657b      	str	r3, [r7, #84]	@ 0x54
 800be9c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bea0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bea2:	e841 2300 	strex	r3, r2, [r1]
 800bea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d1e6      	bne.n	800be7c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800beae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	3308      	adds	r3, #8
 800beb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beb8:	e853 3f00 	ldrex	r3, [r3]
 800bebc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec0:	f023 0301 	bic.w	r3, r3, #1
 800bec4:	667b      	str	r3, [r7, #100]	@ 0x64
 800bec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	3308      	adds	r3, #8
 800becc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bece:	643a      	str	r2, [r7, #64]	@ 0x40
 800bed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bed2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bed4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bed6:	e841 2300 	strex	r3, r2, [r1]
 800beda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d1e5      	bne.n	800beae <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	3308      	adds	r3, #8
 800bee8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beea:	6a3b      	ldr	r3, [r7, #32]
 800beec:	e853 3f00 	ldrex	r3, [r3]
 800bef0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bef2:	69fb      	ldr	r3, [r7, #28]
 800bef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bef8:	663b      	str	r3, [r7, #96]	@ 0x60
 800befa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	3308      	adds	r3, #8
 800bf00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bf04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf0a:	e841 2300 	strex	r3, r2, [r1]
 800bf0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d1e5      	bne.n	800bee2 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bf16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf18:	2220      	movs	r2, #32
 800bf1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d118      	bne.n	800bf58 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	e853 3f00 	ldrex	r3, [r3]
 800bf32:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	f023 0310 	bic.w	r3, r3, #16
 800bf3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bf3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	461a      	mov	r2, r3
 800bf42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf44:	61bb      	str	r3, [r7, #24]
 800bf46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf48:	6979      	ldr	r1, [r7, #20]
 800bf4a:	69ba      	ldr	r2, [r7, #24]
 800bf4c:	e841 2300 	strex	r3, r2, [r1]
 800bf50:	613b      	str	r3, [r7, #16]
   return(result);
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d1e6      	bne.n	800bf26 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf62:	2b01      	cmp	r3, #1
 800bf64:	d122      	bne.n	800bfac <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800bf66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800bf78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf7a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bf7e:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800bf82:	429a      	cmp	r2, r3
 800bf84:	d204      	bcs.n	800bf90 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800bf86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf88:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800bf8c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bf90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf92:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800bf96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bf9c:	b29b      	uxth	r3, r3
 800bf9e:	1ad3      	subs	r3, r2, r3
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	4619      	mov	r1, r3
 800bfa4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bfa6:	f7ff fa59 	bl	800b45c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bfaa:	e002      	b.n	800bfb2 <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800bfac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bfae:	f7ff fa37 	bl	800b420 <HAL_UART_RxCpltCallback>
}
 800bfb2:	bf00      	nop
 800bfb4:	3770      	adds	r7, #112	@ 0x70
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bfba:	b580      	push	{r7, lr}
 800bfbc:	b084      	sub	sp, #16
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfc6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bfd2:	2b01      	cmp	r3, #1
 800bfd4:	d123      	bne.n	800c01e <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bfdc:	085b      	lsrs	r3, r3, #1
 800bfde:	b29a      	uxth	r2, r3
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	685b      	ldr	r3, [r3, #4]
 800bfec:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bff4:	897a      	ldrh	r2, [r7, #10]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d803      	bhi.n	800c002 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	897a      	ldrh	r2, [r7, #10]
 800bffe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c00e:	b29b      	uxth	r3, r3
 800c010:	1ad3      	subs	r3, r2, r3
 800c012:	b29b      	uxth	r3, r3
 800c014:	4619      	mov	r1, r3
 800c016:	68f8      	ldr	r0, [r7, #12]
 800c018:	f7ff fa20 	bl	800b45c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c01c:	e002      	b.n	800c024 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800c01e:	68f8      	ldr	r0, [r7, #12]
 800c020:	f7ff fa08 	bl	800b434 <HAL_UART_RxHalfCpltCallback>
}
 800c024:	bf00      	nop
 800c026:	3710      	adds	r7, #16
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}

0800c02c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b086      	sub	sp, #24
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c038:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c03e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c046:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c052:	2b80      	cmp	r3, #128	@ 0x80
 800c054:	d109      	bne.n	800c06a <UART_DMAError+0x3e>
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	2b21      	cmp	r3, #33	@ 0x21
 800c05a:	d106      	bne.n	800c06a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c05c:	697b      	ldr	r3, [r7, #20]
 800c05e:	2200      	movs	r2, #0
 800c060:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800c064:	6978      	ldr	r0, [r7, #20]
 800c066:	f7ff fe6f 	bl	800bd48 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	689b      	ldr	r3, [r3, #8]
 800c070:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c074:	2b40      	cmp	r3, #64	@ 0x40
 800c076:	d109      	bne.n	800c08c <UART_DMAError+0x60>
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2b22      	cmp	r3, #34	@ 0x22
 800c07c:	d106      	bne.n	800c08c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c07e:	697b      	ldr	r3, [r7, #20]
 800c080:	2200      	movs	r2, #0
 800c082:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800c086:	6978      	ldr	r0, [r7, #20]
 800c088:	f7ff fe84 	bl	800bd94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c092:	f043 0210 	orr.w	r2, r3, #16
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c09c:	6978      	ldr	r0, [r7, #20]
 800c09e:	f7ff f9d3 	bl	800b448 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c0a2:	bf00      	nop
 800c0a4:	3718      	adds	r7, #24
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <memset>:
 800c0aa:	4402      	add	r2, r0
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d100      	bne.n	800c0b4 <memset+0xa>
 800c0b2:	4770      	bx	lr
 800c0b4:	f803 1b01 	strb.w	r1, [r3], #1
 800c0b8:	e7f9      	b.n	800c0ae <memset+0x4>
	...

0800c0bc <__errno>:
 800c0bc:	4b01      	ldr	r3, [pc, #4]	@ (800c0c4 <__errno+0x8>)
 800c0be:	6818      	ldr	r0, [r3, #0]
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	20000048 	.word	0x20000048

0800c0c8 <__libc_init_array>:
 800c0c8:	b570      	push	{r4, r5, r6, lr}
 800c0ca:	4d0d      	ldr	r5, [pc, #52]	@ (800c100 <__libc_init_array+0x38>)
 800c0cc:	4c0d      	ldr	r4, [pc, #52]	@ (800c104 <__libc_init_array+0x3c>)
 800c0ce:	1b64      	subs	r4, r4, r5
 800c0d0:	10a4      	asrs	r4, r4, #2
 800c0d2:	2600      	movs	r6, #0
 800c0d4:	42a6      	cmp	r6, r4
 800c0d6:	d109      	bne.n	800c0ec <__libc_init_array+0x24>
 800c0d8:	4d0b      	ldr	r5, [pc, #44]	@ (800c108 <__libc_init_array+0x40>)
 800c0da:	4c0c      	ldr	r4, [pc, #48]	@ (800c10c <__libc_init_array+0x44>)
 800c0dc:	f000 f9b6 	bl	800c44c <_init>
 800c0e0:	1b64      	subs	r4, r4, r5
 800c0e2:	10a4      	asrs	r4, r4, #2
 800c0e4:	2600      	movs	r6, #0
 800c0e6:	42a6      	cmp	r6, r4
 800c0e8:	d105      	bne.n	800c0f6 <__libc_init_array+0x2e>
 800c0ea:	bd70      	pop	{r4, r5, r6, pc}
 800c0ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0f0:	4798      	blx	r3
 800c0f2:	3601      	adds	r6, #1
 800c0f4:	e7ee      	b.n	800c0d4 <__libc_init_array+0xc>
 800c0f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0fa:	4798      	blx	r3
 800c0fc:	3601      	adds	r6, #1
 800c0fe:	e7f2      	b.n	800c0e6 <__libc_init_array+0x1e>
 800c100:	0800e30c 	.word	0x0800e30c
 800c104:	0800e30c 	.word	0x0800e30c
 800c108:	0800e30c 	.word	0x0800e30c
 800c10c:	0800e310 	.word	0x0800e310

0800c110 <atan2f>:
 800c110:	f000 b828 	b.w	800c164 <__ieee754_atan2f>

0800c114 <sqrtf>:
 800c114:	b508      	push	{r3, lr}
 800c116:	ed2d 8b02 	vpush	{d8}
 800c11a:	eeb0 8a40 	vmov.f32	s16, s0
 800c11e:	f000 f81e 	bl	800c15e <__ieee754_sqrtf>
 800c122:	eeb4 8a48 	vcmp.f32	s16, s16
 800c126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c12a:	d60c      	bvs.n	800c146 <sqrtf+0x32>
 800c12c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c14c <sqrtf+0x38>
 800c130:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c138:	d505      	bpl.n	800c146 <sqrtf+0x32>
 800c13a:	f7ff ffbf 	bl	800c0bc <__errno>
 800c13e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c142:	2321      	movs	r3, #33	@ 0x21
 800c144:	6003      	str	r3, [r0, #0]
 800c146:	ecbd 8b02 	vpop	{d8}
 800c14a:	bd08      	pop	{r3, pc}
 800c14c:	00000000 	.word	0x00000000

0800c150 <fabsf>:
 800c150:	ee10 3a10 	vmov	r3, s0
 800c154:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c158:	ee00 3a10 	vmov	s0, r3
 800c15c:	4770      	bx	lr

0800c15e <__ieee754_sqrtf>:
 800c15e:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c162:	4770      	bx	lr

0800c164 <__ieee754_atan2f>:
 800c164:	ee10 2a90 	vmov	r2, s1
 800c168:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c16c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c170:	b510      	push	{r4, lr}
 800c172:	eef0 7a40 	vmov.f32	s15, s0
 800c176:	d806      	bhi.n	800c186 <__ieee754_atan2f+0x22>
 800c178:	ee10 0a10 	vmov	r0, s0
 800c17c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c180:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c184:	d904      	bls.n	800c190 <__ieee754_atan2f+0x2c>
 800c186:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c18a:	eeb0 0a67 	vmov.f32	s0, s15
 800c18e:	bd10      	pop	{r4, pc}
 800c190:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c194:	d103      	bne.n	800c19e <__ieee754_atan2f+0x3a>
 800c196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c19a:	f000 b883 	b.w	800c2a4 <atanf>
 800c19e:	1794      	asrs	r4, r2, #30
 800c1a0:	f004 0402 	and.w	r4, r4, #2
 800c1a4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c1a8:	b943      	cbnz	r3, 800c1bc <__ieee754_atan2f+0x58>
 800c1aa:	2c02      	cmp	r4, #2
 800c1ac:	d05e      	beq.n	800c26c <__ieee754_atan2f+0x108>
 800c1ae:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c280 <__ieee754_atan2f+0x11c>
 800c1b2:	2c03      	cmp	r4, #3
 800c1b4:	bf08      	it	eq
 800c1b6:	eef0 7a47 	vmoveq.f32	s15, s14
 800c1ba:	e7e6      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c1bc:	b941      	cbnz	r1, 800c1d0 <__ieee754_atan2f+0x6c>
 800c1be:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800c284 <__ieee754_atan2f+0x120>
 800c1c2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c288 <__ieee754_atan2f+0x124>
 800c1c6:	2800      	cmp	r0, #0
 800c1c8:	bfb8      	it	lt
 800c1ca:	eef0 7a47 	vmovlt.f32	s15, s14
 800c1ce:	e7dc      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c1d0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c1d4:	d110      	bne.n	800c1f8 <__ieee754_atan2f+0x94>
 800c1d6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c1da:	f104 34ff 	add.w	r4, r4, #4294967295
 800c1de:	d107      	bne.n	800c1f0 <__ieee754_atan2f+0x8c>
 800c1e0:	2c02      	cmp	r4, #2
 800c1e2:	d846      	bhi.n	800c272 <__ieee754_atan2f+0x10e>
 800c1e4:	4b29      	ldr	r3, [pc, #164]	@ (800c28c <__ieee754_atan2f+0x128>)
 800c1e6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c1ea:	edd3 7a00 	vldr	s15, [r3]
 800c1ee:	e7cc      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c1f0:	2c02      	cmp	r4, #2
 800c1f2:	d841      	bhi.n	800c278 <__ieee754_atan2f+0x114>
 800c1f4:	4b26      	ldr	r3, [pc, #152]	@ (800c290 <__ieee754_atan2f+0x12c>)
 800c1f6:	e7f6      	b.n	800c1e6 <__ieee754_atan2f+0x82>
 800c1f8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c1fc:	d0df      	beq.n	800c1be <__ieee754_atan2f+0x5a>
 800c1fe:	1a5b      	subs	r3, r3, r1
 800c200:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800c204:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c208:	da1a      	bge.n	800c240 <__ieee754_atan2f+0xdc>
 800c20a:	2a00      	cmp	r2, #0
 800c20c:	da01      	bge.n	800c212 <__ieee754_atan2f+0xae>
 800c20e:	313c      	adds	r1, #60	@ 0x3c
 800c210:	db19      	blt.n	800c246 <__ieee754_atan2f+0xe2>
 800c212:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c216:	f7ff ff9b 	bl	800c150 <fabsf>
 800c21a:	f000 f843 	bl	800c2a4 <atanf>
 800c21e:	eef0 7a40 	vmov.f32	s15, s0
 800c222:	2c01      	cmp	r4, #1
 800c224:	d012      	beq.n	800c24c <__ieee754_atan2f+0xe8>
 800c226:	2c02      	cmp	r4, #2
 800c228:	d017      	beq.n	800c25a <__ieee754_atan2f+0xf6>
 800c22a:	2c00      	cmp	r4, #0
 800c22c:	d0ad      	beq.n	800c18a <__ieee754_atan2f+0x26>
 800c22e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c294 <__ieee754_atan2f+0x130>
 800c232:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c236:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800c298 <__ieee754_atan2f+0x134>
 800c23a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c23e:	e7a4      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c240:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800c284 <__ieee754_atan2f+0x120>
 800c244:	e7ed      	b.n	800c222 <__ieee754_atan2f+0xbe>
 800c246:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c29c <__ieee754_atan2f+0x138>
 800c24a:	e7ea      	b.n	800c222 <__ieee754_atan2f+0xbe>
 800c24c:	ee17 3a90 	vmov	r3, s15
 800c250:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c254:	ee07 3a90 	vmov	s15, r3
 800c258:	e797      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c25a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c294 <__ieee754_atan2f+0x130>
 800c25e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c262:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c298 <__ieee754_atan2f+0x134>
 800c266:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c26a:	e78e      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c26c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800c298 <__ieee754_atan2f+0x134>
 800c270:	e78b      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c272:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800c2a0 <__ieee754_atan2f+0x13c>
 800c276:	e788      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c278:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c29c <__ieee754_atan2f+0x138>
 800c27c:	e785      	b.n	800c18a <__ieee754_atan2f+0x26>
 800c27e:	bf00      	nop
 800c280:	c0490fdb 	.word	0xc0490fdb
 800c284:	3fc90fdb 	.word	0x3fc90fdb
 800c288:	bfc90fdb 	.word	0xbfc90fdb
 800c28c:	0800e2d8 	.word	0x0800e2d8
 800c290:	0800e2cc 	.word	0x0800e2cc
 800c294:	33bbbd2e 	.word	0x33bbbd2e
 800c298:	40490fdb 	.word	0x40490fdb
 800c29c:	00000000 	.word	0x00000000
 800c2a0:	3f490fdb 	.word	0x3f490fdb

0800c2a4 <atanf>:
 800c2a4:	b538      	push	{r3, r4, r5, lr}
 800c2a6:	ee10 5a10 	vmov	r5, s0
 800c2aa:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c2ae:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800c2b2:	eef0 7a40 	vmov.f32	s15, s0
 800c2b6:	d310      	bcc.n	800c2da <atanf+0x36>
 800c2b8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800c2bc:	d904      	bls.n	800c2c8 <atanf+0x24>
 800c2be:	ee70 7a00 	vadd.f32	s15, s0, s0
 800c2c2:	eeb0 0a67 	vmov.f32	s0, s15
 800c2c6:	bd38      	pop	{r3, r4, r5, pc}
 800c2c8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800c400 <atanf+0x15c>
 800c2cc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800c404 <atanf+0x160>
 800c2d0:	2d00      	cmp	r5, #0
 800c2d2:	bfc8      	it	gt
 800c2d4:	eef0 7a47 	vmovgt.f32	s15, s14
 800c2d8:	e7f3      	b.n	800c2c2 <atanf+0x1e>
 800c2da:	4b4b      	ldr	r3, [pc, #300]	@ (800c408 <atanf+0x164>)
 800c2dc:	429c      	cmp	r4, r3
 800c2de:	d810      	bhi.n	800c302 <atanf+0x5e>
 800c2e0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800c2e4:	d20a      	bcs.n	800c2fc <atanf+0x58>
 800c2e6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800c40c <atanf+0x168>
 800c2ea:	ee30 7a07 	vadd.f32	s14, s0, s14
 800c2ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c2f2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c2f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2fa:	dce2      	bgt.n	800c2c2 <atanf+0x1e>
 800c2fc:	f04f 33ff 	mov.w	r3, #4294967295
 800c300:	e013      	b.n	800c32a <atanf+0x86>
 800c302:	f7ff ff25 	bl	800c150 <fabsf>
 800c306:	4b42      	ldr	r3, [pc, #264]	@ (800c410 <atanf+0x16c>)
 800c308:	429c      	cmp	r4, r3
 800c30a:	d84f      	bhi.n	800c3ac <atanf+0x108>
 800c30c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800c310:	429c      	cmp	r4, r3
 800c312:	d841      	bhi.n	800c398 <atanf+0xf4>
 800c314:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800c318:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c31c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c320:	2300      	movs	r3, #0
 800c322:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c326:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c32a:	1c5a      	adds	r2, r3, #1
 800c32c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c330:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800c414 <atanf+0x170>
 800c334:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800c418 <atanf+0x174>
 800c338:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800c41c <atanf+0x178>
 800c33c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c340:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c344:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800c420 <atanf+0x17c>
 800c348:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c34c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800c424 <atanf+0x180>
 800c350:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c354:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c428 <atanf+0x184>
 800c358:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c35c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c42c <atanf+0x188>
 800c360:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c364:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c430 <atanf+0x18c>
 800c368:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c36c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c434 <atanf+0x190>
 800c370:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c374:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800c438 <atanf+0x194>
 800c378:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c37c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c43c <atanf+0x198>
 800c380:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c384:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c388:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c38c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c390:	d121      	bne.n	800c3d6 <atanf+0x132>
 800c392:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c396:	e794      	b.n	800c2c2 <atanf+0x1e>
 800c398:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c39c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c3a0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c3aa:	e7be      	b.n	800c32a <atanf+0x86>
 800c3ac:	4b24      	ldr	r3, [pc, #144]	@ (800c440 <atanf+0x19c>)
 800c3ae:	429c      	cmp	r4, r3
 800c3b0:	d80b      	bhi.n	800c3ca <atanf+0x126>
 800c3b2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800c3b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c3ba:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c3be:	2302      	movs	r3, #2
 800c3c0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c3c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c3c8:	e7af      	b.n	800c32a <atanf+0x86>
 800c3ca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c3ce:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c3d2:	2303      	movs	r3, #3
 800c3d4:	e7a9      	b.n	800c32a <atanf+0x86>
 800c3d6:	4a1b      	ldr	r2, [pc, #108]	@ (800c444 <atanf+0x1a0>)
 800c3d8:	491b      	ldr	r1, [pc, #108]	@ (800c448 <atanf+0x1a4>)
 800c3da:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c3de:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c3e2:	edd3 6a00 	vldr	s13, [r3]
 800c3e6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c3ea:	2d00      	cmp	r5, #0
 800c3ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c3f0:	edd2 7a00 	vldr	s15, [r2]
 800c3f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c3f8:	bfb8      	it	lt
 800c3fa:	eef1 7a67 	vneglt.f32	s15, s15
 800c3fe:	e760      	b.n	800c2c2 <atanf+0x1e>
 800c400:	bfc90fdb 	.word	0xbfc90fdb
 800c404:	3fc90fdb 	.word	0x3fc90fdb
 800c408:	3edfffff 	.word	0x3edfffff
 800c40c:	7149f2ca 	.word	0x7149f2ca
 800c410:	3f97ffff 	.word	0x3f97ffff
 800c414:	3c8569d7 	.word	0x3c8569d7
 800c418:	3d4bda59 	.word	0x3d4bda59
 800c41c:	bd6ef16b 	.word	0xbd6ef16b
 800c420:	3d886b35 	.word	0x3d886b35
 800c424:	3dba2e6e 	.word	0x3dba2e6e
 800c428:	3e124925 	.word	0x3e124925
 800c42c:	3eaaaaab 	.word	0x3eaaaaab
 800c430:	bd15a221 	.word	0xbd15a221
 800c434:	bd9d8795 	.word	0xbd9d8795
 800c438:	bde38e38 	.word	0xbde38e38
 800c43c:	be4ccccd 	.word	0xbe4ccccd
 800c440:	401bffff 	.word	0x401bffff
 800c444:	0800e2f4 	.word	0x0800e2f4
 800c448:	0800e2e4 	.word	0x0800e2e4

0800c44c <_init>:
 800c44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c44e:	bf00      	nop
 800c450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c452:	bc08      	pop	{r3}
 800c454:	469e      	mov	lr, r3
 800c456:	4770      	bx	lr

0800c458 <_fini>:
 800c458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c45a:	bf00      	nop
 800c45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c45e:	bc08      	pop	{r3}
 800c460:	469e      	mov	lr, r3
 800c462:	4770      	bx	lr
