// Seed: 2685460913
module module_0;
  reg  id_2;
  wire id_3;
  always @(negedge 1'b0) begin
    if (id_2 == id_2) $display(id_3);
    else id_2 <= 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wor id_12,
    output wand id_13,
    output tri0 id_14,
    input wire id_15,
    output wor id_16,
    output wor id_17,
    output wand id_18
);
  assign id_16 = 1;
  tri1 id_20 = 1;
  module_0();
endmodule
