Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 30 11:41:44 2024
| Host         : DESKTOP-1KKS4NE running 64-bit major release  (build 9200)
| Command      : report_utilization -file ddr4_rw_top_utilization_placed.rpt -pb ddr4_rw_top_utilization_placed.pb
| Design       : ddr4_rw_top
| Device       : xcku5pffvb676-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8303 |     0 |    216960 |  3.83 |
|   LUT as Logic             |  7948 |     0 |    216960 |  3.66 |
|   LUT as Memory            |   355 |     0 |     99840 |  0.36 |
|     LUT as Distributed RAM |   304 |     0 |           |       |
|     LUT as Shift Register  |    51 |     0 |           |       |
| CLB Registers              | 10138 |     0 |    433920 |  2.34 |
|   Register as Flip Flop    | 10137 |     0 |    433920 |  2.34 |
|   Register as Latch        |     0 |     0 |    433920 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    433920 | <0.01 |
| CARRY8                     |   106 |     0 |     27120 |  0.39 |
| F7 Muxes                   |   140 |     0 |    108480 |  0.13 |
| F8 Muxes                   |     0 |     0 |     54240 |  0.00 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 440   |          Yes |           - |        Reset |
| 284   |          Yes |         Set |            - |
| 9370  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2030 |     0 |     27120 |  7.49 |
|   CLBL                                     |  1168 |     0 |           |       |
|   CLBM                                     |   862 |     0 |           |       |
| LUT as Logic                               |  7948 |     0 |    216960 |  3.66 |
|   using O5 output only                     |   210 |       |           |       |
|   using O6 output only                     |  5584 |       |           |       |
|   using O5 and O6                          |  2154 |       |           |       |
| LUT as Memory                              |   355 |     0 |     99840 |  0.36 |
|   LUT as Distributed RAM                   |   304 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   304 |       |           |       |
|   LUT as Shift Register                    |    51 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    16 |       |           |       |
|     using O5 and O6                        |    35 |       |           |       |
| CLB Registers                              | 10138 |     0 |    433920 |  2.34 |
|   Register driven from within the CLB      |  5775 |       |           |       |
|   Register driven from outside the CLB     |  4363 |       |           |       |
|     LUT in front of the register is unused |  2993 |       |           |       |
|     LUT in front of the register is used   |  1370 |       |           |       |
| Unique Control Sets                        |   459 |       |     54240 |  0.85 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |       480 |  5.31 |
|   RAMB36/FIFO*    |   25 |     0 |       480 |  5.21 |
|     RAMB36E2 only |   25 |       |           |       |
|   RAMB18          |    1 |     0 |       960 |  0.10 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1824 |  0.16 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  230 |   230 |       280 | 82.14 |
| HPIOB_M          |   81 |    81 |        96 | 84.38 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   68 |       |           |       |
|   BIDIR          |   12 |       |           |       |
| HPIOB_S          |   79 |    79 |        96 | 82.29 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   68 |       |           |       |
|   BIDIR          |   10 |       |           |       |
| HDIOB_M          |   32 |    32 |        36 | 88.89 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   32 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   35 |    35 |        36 | 97.22 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   35 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    3 |     3 |        16 | 18.75 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |        96 |  3.13 |
|   DIFFINBUF      |    3 |     3 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   12 |     0 |        32 | 37.50 |
| BITSLICE_RX_TX   |   45 |    45 |       208 | 21.63 |
|   RXTX_BITSLICE  |   45 |    45 |           |       |
| BITSLICE_TX      |   12 |     0 |        32 | 37.50 |
| RIU_OR           |    6 |     0 |        16 | 37.50 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       256 |  1.95 |
|   BUFGCE             |    5 |     0 |       112 |  4.46 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    2 |     0 |         8 | 25.00 |
| MMCM                 |    1 |     1 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+------+---------------------+
|     Ref Name     | Used | Functional Category |
+------------------+------+---------------------+
| FDRE             | 9370 |            Register |
| LUT6             | 3286 |                 CLB |
| LUT3             | 2515 |                 CLB |
| LUT4             | 1861 |                 CLB |
| LUT5             | 1328 |                 CLB |
| LUT2             |  769 |                 CLB |
| RAMD32           |  464 |                 CLB |
| FDCE             |  440 |            Register |
| LUT1             |  343 |                 CLB |
| FDSE             |  284 |            Register |
| OBUF             |  206 |                 I/O |
| RAMS32           |  144 |                 CLB |
| MUXF7            |  140 |                 CLB |
| CARRY8           |  106 |                 CLB |
| SRL16E           |   85 |                 CLB |
| RXTX_BITSLICE    |   45 |                 I/O |
| FDPE             |   43 |            Register |
| RAMB36E2         |   25 |            BLOCKRAM |
| IBUFCTRL         |   21 |              Others |
| OBUFT_DCIEN      |   18 |                 I/O |
| INBUF            |   18 |                 I/O |
| TX_BITSLICE_TRI  |   12 |                 I/O |
| BITSLICE_CONTROL |   12 |                 I/O |
| RIU_OR           |    6 |                 I/O |
| BUFGCE           |    5 |               Clock |
| OBUFT            |    4 |                 I/O |
| INV              |    3 |                 CLB |
| DSP48E2          |    3 |          Arithmetic |
| DIFFINBUF        |    3 |                 I/O |
| PLLE4_ADV        |    2 |               Clock |
| HPIO_VREF        |    2 |                 I/O |
| SRLC32E          |    1 |                 CLB |
| RAMB18E2         |    1 |            BLOCKRAM |
| MMCME4_ADV       |    1 |               Clock |
| BSCANE2          |    1 |       Configuration |
| AND2B1L          |    1 |              Others |
+------------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| ddr4_0_phy |    1 |
| dbg_hub    |    1 |
+------------+------+


