#ifndef __ORCA_HARDWARE_COUNTERS_H
#define __ORCA_HARDWARE_COUNTERS_H

//0x403F1xxx => memory mapped counters
#ifdef MEMORY_ENABLE_COUNTERS
#define M0_COUNTER_STORE_ADDR (0x403F1010)
#define M0_COUNTER_LOAD_ADDR  (0x403F1014)
#define M1_COUNTER_STORE_ADDR (0x403F1018)
#define M1_COUNTER_LOAD_ADDR  (0x403F101C)
#define M2_COUNTER_STORE_ADDR (0x403F1020)
#define M2_COUNTER_LOAD_ADDR  (0x403F1024)
extern volatile uint32_t* M0_COUNTER_STORE;
extern volatile uint32_t* M0_COUNTER_LOAD;
extern volatile uint32_t* M1_COUNTER_STORE;
extern volatile uint32_t* M1_COUNTER_LOAD;
extern volatile uint32_t* M2_COUNTER_STORE;
extern volatile uint32_t* M2_COUNTER_LOAD;
#endif

#ifdef HFRISCV_ENABLE_COUNTERS
#define CPU_COUNTER_ARITH_ADDR     (0x403F1128)
#define CPU_COUNTER_LOGICAL_ADDR   (0x403F112C)
#define CPU_COUNTER_SHIFT_ADDR     (0x403F1130)
#define CPU_COUNTER_BRANCHES_ADDR  (0x403F1134)
#define CPU_COUNTER_JUMPS_ADDR     (0x403F1138)
#define CPU_COUNTER_LOADSTORE_ADDR (0x403F113C)
#define CPU_COUNTER_HOSTTIME_ADDR  (0x403F1140)
#define CPU_COUNTER_CYCLES_TOTAL_ADDR (0x403F1144)
#define CPU_COUNTER_CYCLES_STALL_ADDR (0x403F1148)
extern volatile uint32_t* CPU_COUNTER_ARITH;
extern volatile uint32_t* CPU_COUNTER_LOGICAL;
extern volatile uint32_t* CPU_COUNTER_SHIFT;
extern volatile uint32_t* CPU_COUNTER_BRANCHES;
extern volatile uint32_t* CPU_COUNTER_JUMPS;
extern volatile uint32_t* CPU_COUNTER_LOADSTORE;
extern volatile uint32_t* CPU_COUNTER_CYCLES_TOTAL;
extern volatile uint32_t* CPU_COUNTER_CYCLES_STALL;
#endif

//0x403F15xx => router wires
#ifdef ROUTER_ENABLE_COUNTERS
#define ROUTER_COUNTER_ACTIVE_ADDR (0x403F1500)
extern volatile uint32_t* ROUTER_COUNTER_ACTIVE;
#endif




#endif /* __ORCA_HARDWARE_COUNTERS_H */
