Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/asymmetric_key_services","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keystore","2_tisci_msgs/security/rng_api","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/irq_dsts","5_soc_doc/am6x/irq_sources","5_soc_doc/am6x/navss","5_soc_doc/am6x/processors","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/irq_dsts","5_soc_doc/j721e/irq_sources","5_soc_doc/j721e/navss","5_soc_doc/j721e/processors","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","6_topic_user_guides/asymmetric_key_services","6_topic_user_guides/devgrp_usage","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/secure_boot_signing","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/asymmetric_key_services.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keystore.rst","2_tisci_msgs/security/rng_api.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/irq_dsts.rst","5_soc_doc/am6x/irq_sources.rst","5_soc_doc/am6x/navss.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/irq_dsts.rst","5_soc_doc/j721e/irq_sources.rst","5_soc_doc/j721e/navss.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","6_topic_user_guides/asymmetric_key_services.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":21,"01b":21,"0byte":2,"0x0":[2,12],"0x00":[2,12,18,34,47,50],"0x000":34,"0x0000":34,"0x00000000":[18,28,41],"0x0000000070000000":2,"0x00000000700effff":2,"0x00000000701effff":2,"0x00009988":50,"0x0001":34,"0x00010005":18,"0x0002":34,"0x0002u":2,"0x0003":34,"0x0005u":6,"0x000au":2,"0x000bu":19,"0x000cu":21,"0x000du":22,"0x000eu":20,"0x001":34,"0x002":34,"0x0020u":2,"0x003":34,"0x004":34,"0x0040":34,"0x0041":34,"0x005":34,"0x006":[34,47],"0x007":34,"0x008":34,"0x0080":34,"0x0081":34,"0x009":34,"0x00a":34,"0x00b":34,"0x00c":34,"0x00c0":34,"0x00c1":34,"0x00c2":34,"0x00c3":34,"0x00d":34,"0x00e":[34,47],"0x00f":34,"0x01":[33,34,46,47],"0x010":34,"0x0100":[4,34],"0x0100u":4,"0x0101":4,"0x0101u":4,"0x0102":4,"0x0102u":4,"0x0103":4,"0x0103u":4,"0x0104":4,"0x0104u":4,"0x010c":4,"0x010cu":4,"0x010d":4,"0x010du":4,"0x010e":4,"0x010eu":4,"0x012":47,"0x013":47,"0x0140":34,"0x0180":[34,47],"0x0181":[34,47],"0x0182":[34,47],"0x0183":[34,47],"0x0184":[34,47],"0x0185":[34,47],"0x0186":34,"0x0187":34,"0x0188":34,"0x01c0":34,"0x01c1":34,"0x01c2":34,"0x01c3":34,"0x01c4":34,"0x01c5":34,"0x01c6":34,"0x01c7":34,"0x02":[33,34,46,47],"0x0200":[5,34],"0x0200u":5,"0x0201":5,"0x0201u":5,"0x0202":5,"0x0202u":5,"0x0240":34,"0x0241":34,"0x0242":34,"0x0243":34,"0x0244":34,"0x0280":34,"0x0281":34,"0x0282":34,"0x0283":34,"0x0284":34,"0x02c0":34,"0x02c1":34,"0x02c2":34,"0x02c3":34,"0x02c4":34,"0x03":[34,46,47],"0x0300":34,"0x0301":34,"0x0302":34,"0x0303":34,"0x0340":34,"0x0341":34,"0x0342":34,"0x0343":34,"0x0380":[34,47],"0x0381":[34,47],"0x0382":47,"0x0383":47,"0x0384":47,"0x0385":47,"0x03c0":34,"0x03c1":34,"0x04":[34,46,47],"0x0400":34,"0x0401":34,"0x0480":47,"0x0481":47,"0x04c0":47,"0x04c1":47,"0x04c2":47,"0x04c3":47,"0x04c4":47,"0x04c5":47,"0x04c6":47,"0x04c7":47,"0x05":[34,47],"0x06":[34,46,47],"0x061":47,"0x063":47,"0x07":[34,46,47],"0x077":47,"0x078":47,"0x08":[34,46,47],"0x08e":47,"0x08f":47,"0x09":46,"0x0a":47,"0x0b":47,"0x0c":47,"0x0c7":47,"0x0cf":47,"0x0d":47,"0x0d0":47,"0x0d1":47,"0x0d3":47,"0x0d4":47,"0x0e":47,"0x0e9":47,"0x0eb":47,"0x0ec":47,"0x0ef":47,"0x0f":47,"0x0f0":47,"0x0f1":47,"0x0f2":47,"0x0f5":47,"0x0f6":47,"0x0f7":47,"0x0f8":47,"0x0fa":47,"0x0fb":47,"0x1":[12,25],"0x10":[2,47],"0x1000":[7,25,32,45],"0x1000u":7,"0x1001":[7,32],"0x1001u":7,"0x1077":32,"0x108b":45,"0x11":50,"0x1100":10,"0x1101":10,"0x1102":10,"0x1103":10,"0x1110":10,"0x1110u":10,"0x1111":10,"0x1111u":10,"0x1120":10,"0x1120u":10,"0x1200":11,"0x1201":11,"0x1205":11,"0x1205u":11,"0x1206":11,"0x1206u":11,"0x1210":11,"0x1211":11,"0x1215":11,"0x1215u":11,"0x1216":11,"0x1216u":11,"0x1220":11,"0x1221":11,"0x1230":11,"0x1230u":11,"0x1231":11,"0x1231u":11,"0x1232":11,"0x1232u":11,"0x1233":11,"0x1233u":11,"0x1240":11,"0x1240u":11,"0x1241":11,"0x1241u":11,"0x1280":9,"0x1280u":9,"0x1281":9,"0x1281u":9,"0x1282":9,"0x1282u":9,"0x1283":9,"0x1283u":9,"0x1300":8,"0x1300u":8,"0x1500u":21,"0x1840":47,"0x1841":47,"0x1842":47,"0x18c0":47,"0x18c1":47,"0x18c2":47,"0x1dc0":47,"0x1dc1":47,"0x1dc2":47,"0x1dc3":47,"0x1dc4":47,"0x1dc5":47,"0x1dc6":47,"0x1e00":47,"0x1e01":47,"0x1e02":47,"0x1e03":47,"0x1e04":47,"0x1e05":47,"0x1e06":47,"0x1u":[37,49],"0x2":[12,25],"0x20":[2,18,33,45,46],"0x20210102":18,"0x21":[33,46],"0x22":[33,50],"0x2223":18,"0x23":33,"0x2380":47,"0x2381":47,"0x2382":47,"0x2383":47,"0x2384":47,"0x23c0":47,"0x23c1":47,"0x23c2":47,"0x23c3":47,"0x23c4":47,"0x2800u":35,"0x283c0000":[28,41],"0x283c001f":[28,41],"0x28400000":[28,41],"0x28401fff":[28,41],"0x28440000":[28,41],"0x2847ffff":[28,41],"0x28480000":[28,41],"0x28481fff":[28,41],"0x284a0000":[28,41],"0x284a3fff":[28,41],"0x284c0000":[28,41],"0x284c3fff":[28,41],"0x28560000":[28,41],"0x2856ffff":[28,41],"0x28570000":[28,41],"0x2857007f":28,"0x285701ff":41,"0x28580000":[28,41],"0x28580fff":[28,41],"0x28590000":[28,41],"0x285900ff":[28,41],"0x285a0000":[28,41],"0x285a3fff":[28,41],"0x285b0000":28,"0x285c0000":[28,41],"0x285c00ff":[28,41],"0x285d0000":[28,41],"0x285d03ff":[28,41],"0x2a280000":[28,41],"0x2a29ffff":[28,41],"0x2a47ffff":28,"0x2a500000":[28,41],"0x2a53ffff":[28,41],"0x2a580000":[28,41],"0x2a5bffff":[28,41],"0x2a600000":[28,41],"0x2a6fffff":[28,41],"0x2a700000":[28,41],"0x2a7fffff":[28,41],"0x2a800000":[28,41],"0x2a83ffff":[28,41],"0x2aa00000":[28,41],"0x2aa3ffff":[28,41],"0x2b000000":[28,41],"0x2b3fffff":[28,41],"0x2b800000":[28,41],"0x2bbfffff":[28,41],"0x3":[12,50],"0x30":[15,46],"0x30800000":[28,41],"0x3080001f":[28,41],"0x30801000":[28,41],"0x3080101f":[28,41],"0x30802000":[28,41],"0x3080201f":[28,41],"0x30900000":[28,41],"0x30907fff":[28,41],"0x30908000":[28,41],"0x3090ffff":[28,41],"0x30940000":[28,41],"0x3097ffff":[28,41],"0x30b00000":[28,41],"0x30b0ffff":28,"0x30b1ffff":41,"0x30c00000":[28,41],"0x30c0ffff":[28,41],"0x30d00000":[28,41],"0x30d07fff":[28,41],"0x31040000":[28,41],"0x31043fff":[28,41],"0x31080000":[28,41],"0x310bffff":[28,41],"0x31100000":[28,41],"0x3110007f":28,"0x31100fff":41,"0x31110000":[28,41],"0x31113fff":[28,41],"0x31120000":[28,41],"0x311200ff":[28,41],"0x31130000":[28,41],"0x31133fff":[28,41],"0x31150000":[28,41],"0x311500ff":[28,41],"0x31160000":[28,41],"0x311603ff":[28,41],"0x31c0":47,"0x31c1":47,"0x31c2":47,"0x31c3":47,"0x31c4":47,"0x31c5":47,"0x31c6":47,"0x31c7":47,"0x32000000":[28,41],"0x3201ffff":[28,41],"0x33":50,"0x33000000":[28,41],"0x3303ffff":[28,41],"0x33221100":50,"0x33400000":[28,41],"0x3343ffff":[28,41],"0x33800000":[28,41],"0x339fffff":[28,41],"0x33c00000":[28,41],"0x33c3ffff":[28,41],"0x33c40000":[28,41],"0x33c7ffff":[28,41],"0x33ca":47,"0x33cd":47,"0x33d00000":[28,41],"0x33dfffff":[28,41],"0x34000000":[28,41],"0x340a":47,"0x340d":47,"0x340fffff":[28,41],"0x3440":47,"0x3441":47,"0x3442":47,"0x344a":47,"0x344b":47,"0x344c":47,"0x344d":47,"0x34c0":47,"0x34c1":47,"0x34c2":47,"0x34c3":47,"0x34c4":47,"0x34c5":47,"0x34c6":47,"0x34c7":47,"0x34c8":47,"0x34ca":47,"0x3500":47,"0x35000000":[28,41],"0x3501":47,"0x3502":47,"0x3503":47,"0x350a":47,"0x350b":47,"0x350c":47,"0x350d":47,"0x350e":47,"0x350f":47,"0x350fffff":28,"0x3510":47,"0x351fffff":41,"0x38000000":[28,41],"0x383fffff":[28,41],"0x3a40":47,"0x3a4a":47,"0x3a4b":47,"0x3a4c":47,"0x3a4d":47,"0x3ac0":47,"0x3ac1":47,"0x3ac2":47,"0x3ac3":47,"0x3ac5":47,"0x3ac7":47,"0x3aca":47,"0x3b00":47,"0x3b01":47,"0x3b02":47,"0x3b03":47,"0x3b0a":47,"0x3b0b":47,"0x3b0d":47,"0x3b0f":47,"0x3bc0":47,"0x3c00":47,"0x3c000000":[28,41],"0x3c3fffff":[28,41],"0x3c40":47,"0x3c80":47,"0x3d40":47,"0x3d41":47,"0x3d42":47,"0x3d80":47,"0x3d81":47,"0x3d82":47,"0x3dc0":47,"0x3dc1":47,"0x3dc2":47,"0x3e00":47,"0x3e01":47,"0x3e02":47,"0x3e80":47,"0x3e81":47,"0x3e82":47,"0x3e83":47,"0x3e84":47,"0x3ec0":47,"0x3ec1":47,"0x3ec2":47,"0x3ec3":47,"0x3ec4":47,"0x40":25,"0x400":11,"0x4000":[32,45],"0x4001":32,"0x4003":[32,45],"0x4100":[32,45],"0x4104":45,"0x4113":32,"0x4200":[32,45],"0x4204":45,"0x4213":32,"0x4300":[32,45],"0x4302":45,"0x4304":45,"0x4305":45,"0x4313":32,"0x44":50,"0x4400":[32,45],"0x4402":45,"0x4404":45,"0x44083000":25,"0x440b":45,"0x443f":32,"0x4500":[32,45],"0x45000000":[28,41],"0x4508":45,"0x453f":32,"0x45ffffff":[28,41],"0x4600":[32,45],"0x460a":45,"0x460c":45,"0x4616":45,"0x4618":45,"0x4622":45,"0x4624":45,"0x462e":45,"0x463f":32,"0x4700":[32,45],"0x4701":45,"0x4702":45,"0x4703":45,"0x4704":45,"0x4707":32,"0x4709":45,"0x470c":45,"0x4729":45,"0x4800":[32,45],"0x481f":45,"0x4820":45,"0x483f":[32,45],"0x4840":45,"0x487f":45,"0x4880":45,"0x489f":45,"0x4900":45,"0x4968b2e9":17,"0x49ff":45,"0x4a00":45,"0x55":50,"0x6000":[32,45],"0x60000000":[28,41],"0x602d":45,"0x602e":45,"0x602f":[32,45],"0x66":50,"0x6cffffff":[28,41],"0x6d000000":[28,41],"0x6dffffff":[28,41],"0x6e000000":[28,41],"0x6effffff":[28,41],"0x7000":[32,45],"0x70000000":[28,41],"0x701fffff":[28,41],"0x7100":[32,45],"0x7106":45,"0x713f":32,"0x7200":[32,45],"0x7207":45,"0x723f":32,"0x7300":45,"0x7303":45,"0x7400":45,"0x7403":45,"0x7500":45,"0x7501":45,"0x7502":45,"0x7503":45,"0x77":50,"0x77665544":50,"0x8":45,"0x80b5ae71":17,"0x88":50,"0x9000":[14,32,45],"0x9000u":14,"0x9001":[14,32],"0x9001u":14,"0x9002":[14,32],"0x9002u":14,"0x900d":15,"0x900du":15,"0x900e":15,"0x900eu":15,"0x900f":15,"0x900fu":15,"0x9010":13,"0x9010u":13,"0x9011":13,"0x9011u":13,"0x9012":13,"0x9012u":13,"0x9013":13,"0x9013u":13,"0x9014":13,"0x9014u":13,"0x9015":13,"0x9015u":13,"0x9016":15,"0x9016u":15,"0x9020":16,"0x9020u":16,"0x908b":45,"0x9095":32,"0x99":50,"0xc000":[12,32,45],"0xc000u":12,"0xc001":[12,32,45],"0xc001u":12,"0xc005":12,"0xc005u":12,"0xc100":[12,32,45],"0xc100u":12,"0xc101":12,"0xc101u":12,"0xc108":45,"0xc10f":32,"0xc120":12,"0xc120u":12,"0xc200":[32,45],"0xc208":45,"0xc20f":32,"0xc300":32,"0xc30f":32,"0xc400":[12,32,45],"0xc400u":12,"0xc401":12,"0xc401u":12,"0xc402":45,"0xc404":45,"0xc40b":45,"0xc43f":32,"0xc500":[32,45],"0xc508":45,"0xc53f":32,"0xc600":[32,45],"0xc60a":45,"0xc60c":45,"0xc616":45,"0xc618":45,"0xc622":45,"0xc624":45,"0xc62e":45,"0xc63f":32,"0xc700":45,"0xc701":45,"0xc702":45,"0xc703":45,"0xc704":45,"0xc709":45,"0xc70c":45,"0xc729":45,"0xc800":[32,45],"0xc81f":45,"0xc820":45,"0xc83f":[32,45],"0xc840":45,"0xc87f":45,"0xc880":45,"0xc89f":45,"0xc900":45,"0xc9ff":45,"0xca00":45,"0xca07":45,"0xdead3a17":17,"0xdeadfa17":17,"0xe000":[32,45],"0xe02c":45,"0xe02d":45,"0xe02f":[32,45],"0xf000":[32,45],"0xf007":[32,45],"0xf100":[32,45],"0xf106":45,"0xf13f":32,"0xf200":[32,45],"0xf207":45,"0xf23f":32,"0xf300":45,"0xf303":45,"0xf3ff":45,"0xf400":45,"0xf500":45,"0xf501":45,"0xffffffff":4,"0xfffffffffff":[28,41],"10b":21,"11b":21,"18u":19,"1mb":2,"2mb":2,"32bit":12,"3rd":11,"41c02100":18,"64k":2,"90a":16,"abstract":[0,18],"byte":[0,2,7,9,10,11,15,17,18,21,50,52,54],"case":[0,2,4,7,12,14,16,21,37,49,51],"catch":29,"char":2,"default":[4,11,12,17,25,28,41,45],"export":20,"final":[15,18,21],"function":[1,2,4,11,17,20,22,26,36,39,48,50,51,55],"import":[2,12],"int":18,"long":[4,11,12,18,25,52,54],"new":[4,6,12,14,18,25,52],"public":[0,13,17,18,19,21,50,52],"return":[0,2,4,6,7,8,9,10,11,14,16,17,21],"short":[11,12,25],"static":[11,19,32],"switch":[10,11,12,20],"true":[18,28,41],"try":51,"while":[0,4,19,25,50],AES:[18,52,54],AND:[12,20],BUT:12,Bus:21,For:[0,4,5,7,9,10,18,19,20,21,28,41,50,51],IAs:[7,21],IDs:[4,5,7,9,10,11,12,18,19,21,22,26,28,36,39,41,47,48],IPs:4,IRs:21,NOT:[0,7,10,11,12,51],Not:12,OES:[7,11,25,31,34,44],One:[7,18,19,25,26,39],PEs:[29,34,36,42,47,48],QoS:[11,19,21,25],Such:51,THAT:20,TRs:11,The:[0,2,4,5,6,7,8,9,10,11,12,14,15,16,17,18,19,20,21,22,25,26,27,28,30,31,32,39,40,41,43,44,45,47,50,51,52,54],Then:21,There:[4,14,17,19,21,26,39,50,52],These:[10,12,19,21,26,29,33,34,36,37,39,42,46,48,49],USE:[10,11],Use:[11,12,22,25,52,54],Used:29,Useful:7,Using:[19,54],With:17,Yes:[2,13,15,19,22,52],a53:29,a53_0:[29,36],a53_1:[29,36],a53_2:[29,36],a53_3:[29,36],a53_4:[29,36],a53_5:[29,36],a53_6:[29,36],a53_7:[29,36],a53_cl0_c0:33,a53_cl0_c1:33,a53_cl1_c0:33,a53_cl1_c1:33,a53_non_secure_supervisor:28,a53_secure_supervisor:28,a72:42,a72_0:[42,48],a72_1:[42,48],a72_2:[42,48],a72_3:[42,48],a72_4:[42,48],a72_non_secure_supervisor:41,a72_secure_supervisor:41,a72ss0_core0:46,a72ss0_core1:46,abi:[2,4,21,22],abi_major:2,abi_minor:2,abil:25,abl:[0,13,21,25],abort:2,about:[2,4,12,25,52],abov:[2,25,50,51,52,54],absolut:51,acceler:[0,3,7,11,25,31,32,45,50],accept:[0,4,12],access:[0,5,7,8,9,10,11,13,17,19,21,25,50,51],accompani:[15,18],accord:[11,18,21,50],accordingli:50,account:[4,12],accumul:21,accur:12,achiev:[0,4,5,12,37,49,51],acinactm:12,ack:[0,4,5,12,13,14,15,21,50],across:[21,50],action:[0,4,18],activ:[4,12,15,17,21,51,52,54],actual:[0,2,4,5,12,18,19,29,33,42,46],add:[7,18,25,51],addit:[0,4,5,11,12,18,20,22,25,51,52],addition:4,addr:25,addr_hi:10,addr_lo:10,address:[2,9,10,11,12,18,19,20,21,22,25,28,41],adjust:10,advanc:[37,49],affect:12,aforement:25,after:[0,4,7,9,10,11,12,17,19,20,21,22,51],again:[4,16,50],against:[10,18,25,50],aggreg:[0,7,21,32,45],ainact:12,air:9,akin:0,algorithm:50,align:[2,10,21],all:[0,7,8,12,14,15,17,18,19,20,21,22,25,29,30,31,50,52],alloc:[2,7,9,10,11,12,15,19,21,29,42],allow:[0,4,5,7,10,11,12,15,16,17,19,20,21,22,25,26,27,39,40,50,51],allowed_atyp:21,allowed_orderid:21,allowed_prior:21,allowed_qo:21,allowed_sched_prior:21,along:[12,25],alphabet:[26,39],alreadi:[5,10,12,50,51],also:[0,4,5,7,12,21,26,39,52,54],alter:5,altern:[12,52],although:[2,4,5,6,12,19,20,21,22],altough:5,alwai:[0,2,7,16,18,19,25],am65x:25,am6:[21,55],am6_dev_board0:[26,27,37],am6_dev_cal0:[26,27,31,37],am6_dev_cbass0:[26,27,31,37],am6_dev_cbass_debug0:[26,27,31,37],am6_dev_cbass_fw0:[26,27,31,37],am6_dev_cbass_infra0:[26,27,31,37],am6_dev_ccdebugss0:[26,27,31,37],am6_dev_cmpevent_intrtr0:[26,27,37],am6_dev_compute_cluster_a53_0:[26,27,37],am6_dev_compute_cluster_a53_1:[26,27,37],am6_dev_compute_cluster_a53_2:[26,27,37],am6_dev_compute_cluster_a53_3:[26,27,37],am6_dev_compute_cluster_cpac0:[26,27,37],am6_dev_compute_cluster_cpac1:[26,27,37],am6_dev_compute_cluster_cpac_pbist0:[27,37],am6_dev_compute_cluster_cpac_pbist1:[27,37],am6_dev_compute_cluster_msmc0:[26,27,37],am6_dev_compute_cluster_pbist0:[27,37],am6_dev_cpt2_aggr0:[26,27,37],am6_dev_cpt2_probe_vbusm_main_cal0_0:[26,27,37],am6_dev_cpt2_probe_vbusm_main_dss_2:[26,27,37],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[26,27,37],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[26,27,37],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[26,27,37],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[26,27,37],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[26,27,37],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[26,27,37],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[26,27,37],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[26,27,37],am6_dev_ctrl_mmr0:[26,27,31,37],am6_dev_dcc0:[26,27,31,37],am6_dev_dcc1:[26,27,31,37],am6_dev_dcc2:[26,27,31,37],am6_dev_dcc3:[26,27,31,37],am6_dev_dcc4:[26,27,31,37],am6_dev_dcc5:[26,27,31,37],am6_dev_dcc6:[26,27,31,37],am6_dev_dcc7:[26,27,31,37],am6_dev_ddrss0:[26,27,31,37],am6_dev_debugss0:[26,27,31,37],am6_dev_debugss_wrap0:[26,27,37],am6_dev_debugsuspendrtr0:[26,27,37],am6_dev_dftss0:[26,27,37],am6_dev_dss0:[26,27,31,37],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[27,37],am6_dev_dummy_ip_lpsc_dmsc_vd:[27,37],am6_dev_dummy_ip_lpsc_emif_data_vd:[27,37],am6_dev_dummy_ip_lpsc_main2mcu_vd:[27,37],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[27,37],am6_dev_dummy_ip_lpsc_mcu2main_vd:[27,37],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[27,37],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[27,37],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[27,37],am6_dev_ecap0:[26,27,31,37],am6_dev_ecc_aggr0:[26,27,37],am6_dev_ecc_aggr1:[26,27,37],am6_dev_ecc_aggr2:[26,27,37],am6_dev_efuse0:[26,27,37],am6_dev_ehrpwm0:[26,27,31,37],am6_dev_ehrpwm1:[26,27,31,37],am6_dev_ehrpwm2:[26,27,31,37],am6_dev_ehrpwm3:[26,27,31,37],am6_dev_ehrpwm4:[26,27,31,37],am6_dev_ehrpwm5:[26,27,31,37],am6_dev_elm0:[26,27,31,37],am6_dev_eqep0:[26,27,31,37],am6_dev_eqep1:[26,27,31,37],am6_dev_eqep2:[26,27,31,37],am6_dev_esm0:[26,27,37],am6_dev_gic0:[26,27,30,37],am6_dev_gpio0:[26,27,31,37],am6_dev_gpio1:[26,27,31,37],am6_dev_gpiomux_intrtr0:[26,27,37],am6_dev_gpmc0:[26,27,31,37],am6_dev_gpu0:[26,27,31,37],am6_dev_gs80prg_mcu_wrap_wkup_0:[26,27,37],am6_dev_gs80prg_soc_wrap_wkup_0:[26,27,37],am6_dev_gtc0:[26,27,37],am6_dev_i2c0:[26,27,31,37],am6_dev_i2c1:[26,27,31,37],am6_dev_i2c2:[26,27,31,37],am6_dev_i2c3:[26,27,31,37],am6_dev_icemelter_wkup_0:[27,37],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[26,27,37],am6_dev_k3_led_main_0:[27,37],am6_dev_main2mcu_lvl_intrtr0:[26,27,37],am6_dev_main2mcu_pls_intrtr0:[26,27,37],am6_dev_mcasp0:[26,27,31,37],am6_dev_mcasp1:[26,27,31,37],am6_dev_mcasp2:[26,27,31,37],am6_dev_mcspi0:[26,27,31,37],am6_dev_mcspi1:[26,27,31,37],am6_dev_mcspi2:[26,27,31,37],am6_dev_mcspi3:[26,27,31,37],am6_dev_mcspi4:[26,27,37],am6_dev_mcu_adc0:[26,27,37],am6_dev_mcu_adc1:[26,27,37],am6_dev_mcu_armss0:[26,27,37],am6_dev_mcu_armss0_cpu0:[26,27,30,37],am6_dev_mcu_armss0_cpu1:[26,27,30,37],am6_dev_mcu_cbass0:[26,27,37],am6_dev_mcu_cbass_debug0:[26,27,37],am6_dev_mcu_cbass_fw0:[26,27,37],am6_dev_mcu_cpsw0:[26,27,31,37],am6_dev_mcu_cpt2_aggr0:[26,27,37],am6_dev_mcu_ctrl_mmr0:[26,27,37],am6_dev_mcu_dcc0:[26,27,37],am6_dev_mcu_dcc1:[26,27,37],am6_dev_mcu_dcc2:[26,27,37],am6_dev_mcu_debugss0:[26,27,37],am6_dev_mcu_ecc_aggr0:[26,27,37],am6_dev_mcu_ecc_aggr1:[26,27,37],am6_dev_mcu_efuse0:[26,27,37],am6_dev_mcu_esm0:[26,27,37],am6_dev_mcu_fss0_fsas_0:[27,37],am6_dev_mcu_fss0_hyperbus0:[26,27,37],am6_dev_mcu_fss0_ospi_0:[26,27,37],am6_dev_mcu_fss0_ospi_1:[26,27,37],am6_dev_mcu_i2c0:[26,27,37],am6_dev_mcu_mcan0:[26,27,37],am6_dev_mcu_mcan1:[26,27,37],am6_dev_mcu_mcspi0:[26,27,37],am6_dev_mcu_mcspi1:[26,27,37],am6_dev_mcu_mcspi2:[26,27,37],am6_dev_mcu_msram0:[26,27,37],am6_dev_mcu_navss0:[26,27,32,37],am6_dev_mcu_navss0_intr_aggr_0:[27,32,37],am6_dev_mcu_navss0_intr_router_0:[27,37],am6_dev_mcu_navss0_mcrc0:[27,37],am6_dev_mcu_navss0_proxy0:[27,31,32,37],am6_dev_mcu_navss0_ringacc0:[27,31,32,37],am6_dev_mcu_navss0_sec_proxy0:[27,37],am6_dev_mcu_navss0_udmap0:[27,31,32,37],am6_dev_mcu_pbist0:[26,27,37],am6_dev_mcu_pdma0:[26,27,37],am6_dev_mcu_pdma1:[26,27,37],am6_dev_mcu_pll_mmr0:[26,27,37],am6_dev_mcu_psram0:[26,27,37],am6_dev_mcu_rom0:[26,27,37],am6_dev_mcu_rti0:[26,27,37],am6_dev_mcu_rti1:[26,27,37],am6_dev_mcu_sec_mmr0:[26,27,37],am6_dev_mcu_timer0:[26,27,37],am6_dev_mcu_timer1:[26,27,37],am6_dev_mcu_timer2:[26,27,37],am6_dev_mcu_timer3:[26,27,37],am6_dev_mcu_uart0:[26,27,37],am6_dev_mmcsd0:[26,27,31,37],am6_dev_mmcsd1:[26,27,31,37],am6_dev_mx_efuse_main_chain_main_0:[26,27,37],am6_dev_mx_efuse_mcu_chain_mcu_0:[26,27,37],am6_dev_mx_wakeup_reset_sync_wkup_0:[27,37],am6_dev_navss0:[26,27,31,32,37],am6_dev_navss0_cpts0:[27,31,37],am6_dev_navss0_intr_router_0:[27,37],am6_dev_navss0_mailbox0_cluster0:[27,31,37],am6_dev_navss0_mailbox0_cluster10:[27,31,37],am6_dev_navss0_mailbox0_cluster11:[27,31,37],am6_dev_navss0_mailbox0_cluster1:[27,31,37],am6_dev_navss0_mailbox0_cluster2:[27,31,37],am6_dev_navss0_mailbox0_cluster3:[27,31,37],am6_dev_navss0_mailbox0_cluster4:[27,31,37],am6_dev_navss0_mailbox0_cluster5:[27,31,37],am6_dev_navss0_mailbox0_cluster6:[27,31,37],am6_dev_navss0_mailbox0_cluster7:[27,31,37],am6_dev_navss0_mailbox0_cluster8:[27,31,37],am6_dev_navss0_mailbox0_cluster9:[27,31,37],am6_dev_navss0_mcrc0:[27,31,37],am6_dev_navss0_modss_inta0:[27,32,37],am6_dev_navss0_modss_inta1:[27,32,37],am6_dev_navss0_proxy0:[27,31,32,37],am6_dev_navss0_pvu0:[27,31,37],am6_dev_navss0_pvu1:[27,31,37],am6_dev_navss0_ringacc0:[27,31,32,37],am6_dev_navss0_sec_proxy0:[27,37],am6_dev_navss0_timer_mgr0:[27,37],am6_dev_navss0_timer_mgr1:[27,37],am6_dev_navss0_udmap0:[27,31,32,37],am6_dev_navss0_udmass_inta0:[27,32,37],am6_dev_oldi_tx_core_main_0:[26,27,37],am6_dev_pbist0:[26,27,37],am6_dev_pbist1:[26,27,37],am6_dev_pcie0:[26,27,31,37],am6_dev_pcie1:[26,27,31,37],am6_dev_pdma0:[26,27,37],am6_dev_pdma1:[26,27,37],am6_dev_pdma_debug0:[26,27,37],am6_dev_pll_mmr0:[26,27,37],am6_dev_pllctrl0:[26,27,37],am6_dev_pru_icssg0:[26,27,30,31,37],am6_dev_pru_icssg1:[26,27,30,31,37],am6_dev_pru_icssg2:[26,27,30,31,37],am6_dev_psc0:[26,27,37],am6_dev_psramecc0:[26,27,37],am6_dev_rti0:[26,27,37],am6_dev_rti1:[26,27,37],am6_dev_rti2:[26,27,37],am6_dev_rti3:[26,27,37],am6_dev_sa2_ul0:[26,27,31,37],am6_dev_serdes0:[26,27,37],am6_dev_serdes1:[26,27,37],am6_dev_stm0:[26,27,37],am6_dev_timer0:[26,27,31,37],am6_dev_timer10:[26,27,31,37],am6_dev_timer11:[26,27,31,37],am6_dev_timer1:[26,27,31,37],am6_dev_timer2:[26,27,31,37],am6_dev_timer3:[26,27,31,37],am6_dev_timer4:[26,27,31,37],am6_dev_timer5:[26,27,31,37],am6_dev_timer6:[26,27,31,37],am6_dev_timer7:[26,27,31,37],am6_dev_timer8:[26,27,31,37],am6_dev_timer9:[26,27,31,37],am6_dev_timesync_intrtr0:[26,27,37],am6_dev_uart0:[26,27,31,37],am6_dev_uart1:[26,27,31,37],am6_dev_uart2:[26,27,31,37],am6_dev_usb3ss0:[26,27,31,37],am6_dev_usb3ss1:[26,27,31,37],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[27,37],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[27,37],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[27,37],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[27,37],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[27,37],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[27,37],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[27,37],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[27,37],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[27,37],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[27,37],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[27,37],am6_dev_wkup_cbass0:[26,27,37],am6_dev_wkup_cbass_fw0:[26,27,37],am6_dev_wkup_ctrl_mmr0:[26,27,37],am6_dev_wkup_dmsc0:[26,27,37],am6_dev_wkup_dmsc0_cortex_m3_0:[27,37],am6_dev_wkup_dmsc0_intr_aggr_0:[27,37],am6_dev_wkup_ecc_aggr0:[26,27,37],am6_dev_wkup_esm0:[26,27,37],am6_dev_wkup_gpio0:[26,27,31,37],am6_dev_wkup_gpiomux_intrtr0:[26,27,37],am6_dev_wkup_i2c0:[26,27,37],am6_dev_wkup_pllctrl0:[26,27,37],am6_dev_wkup_psc0:[26,27,37],am6_dev_wkup_uart0:[26,27,37],am6_dev_wkup_vtm0:[26,27,37],am6x:0,among:4,amongst:21,amount:[18,25],ani:[0,4,6,7,9,10,11,12,15,18,20,21,22,25,51],anoth:[0,4,5,12,14,21,25,32,45],anti:18,api:[0,1,3,7,8,9,10,11,13,15,17,18,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],append:[4,18,21,52,54],appli:[4,7,12,17,18,54],applic:[2,4,7,9,10,11,12,14,17,18,19,21,32,45,51,52],approach:[0,52],appropri:[4,5,12,54],arbitrari:25,arch32:12,architectur:[7,19,21,51],argument:50,arm:[0,25],arrai:[11,16,18,20,21,22,30,32,43,45,50],ascend:21,asn1:18,asn:18,assert:[5,17],assign:[8,10,11,14,19,25,29,30,32,38,43,45],associ:[14,17,19,20,26,39,50],assum:[7,8,10,11,50],assumpt:50,assur:21,asymmetr:[3,52,53,55],atcm:12,atcm_en:12,attack:12,attempt:[4,5,7,10,12,17,21,25,51],attribut:[18,21],atyp:[21,25],auth_in_plac:18,authent:[0,15,18,20,22,52],authenticate_and_start_imag:12,authinplac:18,automat:[2,4,16,17],avail:[1,2,4,11,15,16,17,20,21,22,25,50,55],availail:13,avoid:12,back:[0,2,8,9,10,15,19,29,42],backward:[4,21],bad:25,bad_devic:25,base:[4,5,7,9,10,11,12,14,17,18,19,25,32,45],baseport:19,basic:[12,18],basicconstraint:18,bcfg:18,bcfg_hash:18,becaus:[10,17,21,51],been:[0,4,7,15,17,21,25],befor:[0,4,9,12,16,17,18,19,25,50,52,54],begin:[2,11,18],behavior:[2,5],behind:21,being:[0,4,5,11,12,18,19,20,51],belong:[4,25],below:[12,14,17,18,19,21,22,25,28,30,31,41,50,52,54],ber:18,best:[4,50],better:[4,12],between:[0,5,7,10,12,17,21,30,31,43,44],beyond:[0,11,21],big:18,bigint_len:50,biginteg:50,binari:[12,15,18,52,53,55],bit:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,34,47,50,51],bitfield:[7,8,9,10,11,18,21,51],blob:[0,15,18,19,21,52],block:[0,4,5,11,16,18,21,50],block_everyon:[28,41],bmpk:18,board0:4,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,24,25,26,27,28,29,30,31,32,33,35,36,37,38,39,40,41,42,43,44,45,46,48,49,50,51,53,54,55],boardcfg:[18,20,21,22,28,41,52],boardcfg_abi_maj:19,boardcfg_abi_min:19,boardcfg_abi_rev:[19,22],boardcfg_cfg:19,boardcfg_dbg_cfg:25,boardcfg_devgrp:19,boardcfg_max_main_host_count:19,boardcfg_max_mcu_host_count:19,boardcfg_msmc:2,boardcfg_pm_devgrp:20,boardcfg_pm_siz:20,boardcfg_pmp_high:20,boardcfg_pmp_low:20,boardcfg_rm_devgrp:21,boardcfg_rm_siz:21,boardcfg_rmp_high:21,boardcfg_rmp_low:21,boardcfg_sec:22,boardcfg_security_devgrp:22,boardcfg_security_s:22,boardcfg_securityp_high:22,boardcfg_securityp_low:22,boardcfg_siz:19,boardcfg_subhdr:19,boardcfghash:[18,52],boardcfgp_high:19,boardcfgp_low:19,boardconfig:[25,51],bodi:52,boot:[2,3,16,19,20,21,22,25,28,29,37,41,42,49,51,53,55],boot_seq:18,bootcor:18,bootcoreopts_clr:18,bootcoreopts_set:18,bootload:[2,51],bootvector:12,bootvector_hi:12,bootvector_lo:12,both:[0,4,9,18,19,20,21,22,50,52],boundari:[0,10,21],bp_init_complet:25,brief:[1,55],bring:[51,54],broadcast:21,btcm:12,btcm_en:12,buffer:[11,16,18,19],build:[25,35],built:[25,50],burst:[11,25],bus:[10,11,12,21],bus_access_err:31,bus_aqcmpintr_level:31,bus_bc_lvl:31,bus_cpts0_comp:31,bus_cpts0_genf0:31,bus_cpts0_genf1:31,bus_cpts0_genf2:31,bus_cpts0_genf3:31,bus_cpts0_genf4:31,bus_cpts0_genf5:31,bus_cpts0_sync:31,bus_cpts_comp:31,bus_cpts_genf0:31,bus_cpts_genf1:31,bus_cpts_sync:31,bus_ctm_level:31,bus_ddrss_v2h_other_err_lvl:31,bus_dispc_intr_req_0:31,bus_dispc_intr_req_1:31,bus_ecap_int:31,bus_elm_porocpsinterrupt_lvl:31,bus_emmcsdss_intr:31,bus_epwm_etint:31,bus_epwm_tripzint:31,bus_eqep_int:31,bus_exp_intr:31,bus_gpio:31,bus_gpio_bank:31,bus_gpmc_sinterrupt:31,bus_gpu_irq:31,bus_i00_lvl:31,bus_i01_lvl:31,bus_i02_lvl:31,bus_i03_lvl:31,bus_i04_lvl:31,bus_i05_lvl:31,bus_i06_lvl:31,bus_i07_lvl:31,bus_i08_lvl:31,bus_i09_lvl:31,bus_i10_lvl:31,bus_i11_lvl:31,bus_i12_lvl:31,bus_i13_lvl:31,bus_i14_lvl:31,bus_i15_lvl:31,bus_init_err:31,bus_int_cal_l:31,bus_int_lvdsrx1_p:31,bus_int_lvdsrx2_p:31,bus_int_lvdsrx3_p:31,bus_int_lvdsrx4_p:31,bus_intr_64:36,bus_intr_65:36,bus_intr_66:36,bus_intr_67:36,bus_intr_done_level:31,bus_intr_pend:31,bus_intr_spi:31,bus_lpsc_main_debug_err_intr:31,bus_lpsc_main_infra_err_intr:31,bus_lpsc_per_common_err_intr:31,bus_misc_lvl:31,bus_otg_lvl:31,bus_pcie0_pend:31,bus_pcie10_pend:31,bus_pcie11_pend:31,bus_pcie12_pend:31,bus_pcie13_pend:31,bus_pcie14_pend:31,bus_pcie1_pend:31,bus_pcie2_pend:31,bus_pcie3_pend:31,bus_pcie4_pend:31,bus_pcie5_pend:31,bus_pcie6_pend:31,bus_pcie7_pend:31,bus_pcie8_pend:31,bus_pcie9_pend:31,bus_pcie_cpts_comp:31,bus_pcie_cpts_genf0:31,bus_pcie_cpts_hw1_push:31,bus_pcie_cpts_pend:31,bus_pcie_cpts_sync:31,bus_pme_gen_lvl:31,bus_pointrpend:31,bus_pr1_edc0_sync0_out:31,bus_pr1_edc0_sync1_out:31,bus_pr1_edc1_sync0_out:31,bus_pr1_edc1_sync1_out:31,bus_pr1_host_intr_pend:31,bus_pr1_host_intr_req:31,bus_pr1_iep0_cmp_intr_req:31,bus_pr1_iep1_cmp_intr_req:31,bus_pr1_rx_sof_intr_req:31,bus_pr1_tx_sof_intr_req:31,bus_rec_intr_pend:31,bus_sa_ul_pka:31,bus_sa_ul_trng:31,bus_spi_64:36,bus_spi_65:36,bus_spi_66:36,bus_spi_67:36,bus_spi_68:36,bus_spi_69:36,bus_spi_70:36,bus_spi_71:36,bus_spi_72:36,bus_spi_73:36,bus_spi_74:36,bus_spi_75:36,bus_spi_76:36,bus_spi_77:36,bus_spi_78:36,bus_spi_79:36,bus_target_err:31,bus_usart_irq:31,bus_xmit_intr_pend:31,bytelen:50,c66:12,c66_event_in_sync_4:48,c66_event_in_sync_5:48,c66_event_in_sync_6:48,c66_event_in_sync_7:48,c66ss0_core0:[46,48],c66ss0_introuter0:43,c66ss1_core0:[46,48],c66ss1_introuter0:43,c6x_0:42,c6x_0_0:[42,48],c6x_0_1:[42,48],c6x_1:42,c6x_1_0:[42,48],c6x_1_1:[42,48],c71ss0:46,c7x:42,c7x_0:[42,48],c7x_1:[42,48],cach:[2,19,28,41],cal0:32,calc_val:0,calcul:[10,50,52,54],call:[4,12,20,51,52],can:[0,4,5,7,9,10,11,12,14,17,19,20,21,22,25,26,27,28,34,39,40,41,50,51],cannot:[10,11,12,17,21,29,30,32,43,45],canon:18,cap0:11,cap1:11,cap2:11,cap3:11,capabl:[0,4,7,9,11,20,21,22,30,31,44,51],capac:[32,34],care:[20,51,52],carefulli:5,caus:[2,21,50],cba_permission_0:[28,41],cba_permission_1:[28,41],cba_permission_2:[28,41],cba_permission_x:[28,41],cbc:[18,52,54],ccdc_intr_pend:44,ceil:50,center:2,central:0,cer:18,cert_key_flags_cust_ssk:18,cert_key_flags_kek:18,certain:[0,4,5],certif:[3,12,15,17,54],certificate_address_hi:12,certificate_address_lo:12,cfg:[10,11,12,20,21,22],challeng:0,chang:[4,7,11,15,25,52,54],channel:[7,8,9,10,14,19,21,25,31,34,44],chapter:[4,5,7,8,9,10,11,12,14,15,16,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,55],check:[10,11,12,17,18,19,21,22,51],chip:52,choic:19,choos:[0,26,39,50,51,52,54],chose:0,chosen:[0,50,52,54],cipher_hi:13,cipher_lo:13,ciphertext:[13,50],claim:[5,12],cleanup:12,clear:[7,9,12,17,18,25],clk32:4,clk:[4,25],clk_gate:12,clk_stop:12,clock:[3,12,20,25,38],clock_dis:25,clock_en:25,clock_set_par:25,clock_set_r:25,close:[4,17],closest:4,cluster:[12,33,46],cmpevent_intrtr0:43,cnt:10,code:[0,12,25],coher:[19,21],com:18,combin:[7,10,17,18,21,28,41],come:[25,52],command:[3,4,15],common:[11,13,14,15,21,25,32,34],commun:[0,2,17,20,36,48,51],compact:[19,25],compar:[18,30,34,51,52],comparison:11,compat:[19,21],compatibl:0,complet:[0,5,7,10,11,12,13,15,17,19,20,21,22,25,50,51,54],complex:[0,54],complianc:5,compliant:16,complic:12,compon:[2,13],comprehend:25,compris:0,comput:[29,42],compute_cluster0_clec:48,compute_cluster0_gic500ss:48,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:46,compute_cluster_msmc0:33,concept:[12,51],concern:51,condit:[0,12],config:[2,9,12,14,25,34,51],config_flags_1:12,config_flags_1_clear:12,config_flags_1_set:12,config_security_keystore_s:[15,35],configflags_clr:18,configflags_set:18,configur:[0,1,2,3,6,7,13,15,16,17,24,26,27,28,29,30,31,32,33,35,36,37,38,39,40,41,42,43,44,45,46,48,49,50,51,53,54,55],confirm:[4,12],confirugr:35,conform:21,confus:[33,46,51],conjunct:[5,12],connect:4,consecut:12,consid:[0,2,7,8,10,11,12,21],consider:25,consist:[2,4,5,6,12,19,20,21,22],consol:25,constant:11,constraint:12,consum:21,contact:15,contain:[0,2,4,5,6,7,9,10,11,12,16,17,18,19,20,21,22,50],content:[2,13,14,18,21,25,50],context:[0,5,29,42],context_loss_count:5,contigu:[11,21],continu:[12,20,21],control:[1,7,8,11,14,17,18,19,21,22,25,26,29,30,34,37,39,42,43,49,51,55],control_flags_1:12,control_flags_1_clear:12,control_flags_1_set:12,conveni:51,convent:25,convert:10,copi:[11,15,18,21,50],core:[0,2,12,18,22,25,30,34,54],core_halt:12,coredbgen:18,coredbgsecen:18,corepac:12,correct:[11,12],correctli:0,correspond:[0,7,8,10,11,12,26,28,39,41,50,51,52],corrupt:19,cortex:[29,42],could:[12,15,19,21,51],count:[9,10,11,25,32],counter:[5,10,34,52],coupl:16,cover:[8,9,10],cpsw0:32,cpts0_comp:44,cpts0_genf0:44,cpts0_genf1:44,cpts0_genf2:44,cpts0_genf3:44,cpts0_genf4:44,cpts0_genf5:44,cpts_comp:44,cpts_genf0:44,cpts_genf1:44,cpts_sync:44,cpu:12,creat:[2,4,5,6,12,19,20,21,22,50,52],credenti:[0,10],credit:[9,11,19,25],criteria:21,critic:[0,2,12,37,49,51],crypto:0,cryptograph:50,cryptographi:50,csi_err_irq:44,csi_interrupt:44,csi_irq:44,csi_level:44,cumul:21,current:[2,4,5,12,14,15,16,18,19,20,21,25],current_st:[4,5],curv:50,custom:[4,17,18,19,21],dalla:18,data0_v:10,data1_v:10,data:[0,8,10,11,12,13,15,16,18,51,55],data_block:50,data_block_bigint:50,data_hi:13,data_lo:13,dbg_en:12,dbg_niden:12,dbg_spiden:12,dbg_spniden:12,ddrss_control:44,ddrss_hs_phy_global_error:44,ddrss_pll_freq_change_req:44,ddrss_v2a_other_err_lvl:44,deal:51,debug:[12,17,28,32,41,51],debug_cfg:19,debug_core_sel:18,debug_dis:18,debug_ful:18,debug_preserv:18,debug_priv_level:18,debug_publ:18,debug_public_us:18,debug_secure_us:18,debugctrl:18,debugg:17,debugss:17,debugtyp:18,debuguid:18,decis:18,decod:[18,25],decoupl:10,decrypt:[0,18,52,54],dedic:19,deepest:0,defer:[20,22,25],defin:[0,7,8,9,10,11,14,15,18,19,20,21,22,25,26,27,29,35,39,40,50,51,52],definit:[0,19,21],delai:[12,17],delay_before_iteration_loop_start_u:12,delay_per_iteration_u:12,demand:19,dep:25,depend:[5,12,17,18,20,21,22,25,51],deprec:11,depth:[11,51],der:18,deriv:[28,41],describ:[0,2,4,5,6,7,10,11,13,15,18,19,21,22,25,26,32,39,45,50,52,54],descript:[0,2,3,4,5,6,18,19,20,21,22,26,38,39,51],descriptor:[11,25],design:[2,4,15,25,44],desir:[0,4,5,12,20,50,51,52],destaddr:18,destin:[0,7,9,11,18,25,31,38,44],detail:[0,12,15,25,28,41,50,51],detect:[21,30,32,43,45,51],determin:[4,5,18,54],determinist:16,dev:25,dev_a72ss0_cluster_clk:39,dev_a72ss0_core0_arm_clk_clk:39,dev_a72ss0_core0_msmc_clk:39,dev_a72ss0_core0_pll_ctrl_clk:39,dev_a72ss0_core1_arm_clk_clk:39,dev_aasrc0_rx0_sync_0:39,dev_aasrc0_rx0_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsr_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_rx1_sync_0:39,dev_aasrc0_rx1_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsr_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_rx2_sync_0:39,dev_aasrc0_rx2_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsr_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_rx3_sync_0:39,dev_aasrc0_rx3_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsr_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_sys_clk:39,dev_aasrc0_tx0_sync_0:39,dev_aasrc0_tx0_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out_dup0:39,dev_aasrc0_tx0_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_tx1_sync_0:39,dev_aasrc0_tx1_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out_dup0:39,dev_aasrc0_tx1_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_tx2_sync_0:39,dev_aasrc0_tx2_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out_dup0:39,dev_aasrc0_tx2_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_tx3_sync_0:39,dev_aasrc0_tx3_sync_0_parent_board_0_ext_refclk1_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out_dup0:39,dev_aasrc0_tx3_sync_0_parent_board_0_mcu_ext_refclk0_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbclk_out:39,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbcp_out:39,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:39,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:39,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out0:39,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out1:39,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out2:39,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out3:39,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out0:39,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out1:39,dev_aasrc0_vbusp_clk:39,dev_atl0_atl_clk:39,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:39,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:39,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:39,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:39,dev_atl0_atl_io_port_atclk_out_0:39,dev_atl0_atl_io_port_atclk_out_1:39,dev_atl0_atl_io_port_atclk_out_2:39,dev_atl0_atl_io_port_atclk_out_3:39,dev_atl0_vbus_clk:39,dev_board0_audio_ext_refclk0_in:39,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:39,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk0_out:39,dev_board0_audio_ext_refclk1_in:39,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:39,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk1_out:39,dev_board0_audio_ext_refclk2_in:39,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:39,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk2_out:39,dev_board0_audio_ext_refclk3_in:39,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:39,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:39,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:39,dev_board0_audio_ext_refclk3_out:39,dev_board0_bus_ccdc0_pclk_out:26,dev_board0_bus_cpts_rft_clk_out:26,dev_board0_bus_dss0extpclkin_out:26,dev_board0_bus_dss0pclk_in:26,dev_board0_bus_ext_refclk1_out:26,dev_board0_bus_gpmcclk_out:26,dev_board0_bus_mcasp0aclkr_out:26,dev_board0_bus_mcasp0aclkx_out:26,dev_board0_bus_mcasp0ahclkr_out:26,dev_board0_bus_mcasp0ahclkx_out:26,dev_board0_bus_mcasp1aclkr_out:26,dev_board0_bus_mcasp1aclkx_out:26,dev_board0_bus_mcasp1ahclkr_out:26,dev_board0_bus_mcasp1ahclkx_out:26,dev_board0_bus_mcasp2aclkr_out:26,dev_board0_bus_mcasp2aclkx_out:26,dev_board0_bus_mcasp2ahclkr_out:26,dev_board0_bus_mcasp2ahclkx_out:26,dev_board0_bus_mcu_clkout_in:26,dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:26,dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:26,dev_board0_bus_mcu_cpts_rft_clk_out:26,dev_board0_bus_mcu_ext_refclk0_out:26,dev_board0_bus_mcu_hyperbus_clk_in:26,dev_board0_bus_mcu_hyperbus_nclk_in:26,dev_board0_bus_mcu_obsclk_in:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:26,dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:26,dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:26,dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:26,dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_board0_bus_mcu_ospi0clk_in:26,dev_board0_bus_mcu_ospi0dqs_out:26,dev_board0_bus_mcu_ospi0lbclko_in:26,dev_board0_bus_mcu_ospi1clk_in:26,dev_board0_bus_mcu_ospi1dqs_out:26,dev_board0_bus_mcu_ospi1lbclko_in:26,dev_board0_bus_mcu_rgmii1_rclk_out:26,dev_board0_bus_mcu_rgmii1_tclk_out:26,dev_board0_bus_mcu_rmii1_refclk_out:26,dev_board0_bus_mcu_scl0_in:26,dev_board0_bus_mcu_spi0clk_out:26,dev_board0_bus_mcu_spi1clk_out:26,dev_board0_bus_mcu_sysclkout_in:26,dev_board0_bus_obsclk_in:26,dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:26,dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:26,dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:26,dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:26,dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_board0_bus_pcie1refclkm_out:26,dev_board0_bus_pcie1refclkp_out:26,dev_board0_bus_prg0_rgmii1_rclk_out:26,dev_board0_bus_prg0_rgmii1_tclk_in:26,dev_board0_bus_prg0_rgmii2_rclk_out:26,dev_board0_bus_prg0_rgmii2_tclk_in:26,dev_board0_bus_prg1_rgmii1_rclk_out:26,dev_board0_bus_prg1_rgmii1_tclk_in:26,dev_board0_bus_prg1_rgmii2_rclk_out:26,dev_board0_bus_prg2_rgmii1_rclk_out:26,dev_board0_bus_prg2_rgmii1_tclk_in:26,dev_board0_bus_prg2_rgmii2_rclk_out:26,dev_board0_bus_prg2_rgmii2_tclk_in:26,dev_board0_bus_refclk0m_in:26,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:26,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:26,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_board0_bus_refclk0p_in:26,dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:26,dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:26,dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_board0_bus_refclk1m_in:26,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:26,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:26,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_board0_bus_refclk1p_in:26,dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:26,dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:26,dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_board0_bus_scl0_in:26,dev_board0_bus_scl1_in:26,dev_board0_bus_scl2_in:26,dev_board0_bus_scl3_in:26,dev_board0_bus_spi0clk_out:26,dev_board0_bus_spi1clk_out:26,dev_board0_bus_spi2clk_out:26,dev_board0_bus_spi3clk_out:26,dev_board0_bus_sysclkout_in:26,dev_board0_bus_usb0refclkm_out:26,dev_board0_bus_usb0refclkp_out:26,dev_board0_bus_wkup_scl0_in:26,dev_board0_bus_wkup_tck_out:26,dev_board0_clkout_in:39,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:39,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:39,dev_board0_cpts0_rft_clk_out:39,dev_board0_ddr0_ck0_in:39,dev_board0_ddr0_ck0_n_in:39,dev_board0_dsi_txclkn_in:39,dev_board0_dsi_txclkp_in:39,dev_board0_ext_refclk1_out:39,dev_board0_gpmc0_clk_in:39,dev_board0_gpmc0_clk_out:39,dev_board0_gpmc0_fclk_mux_in:39,dev_board0_hfosc1_clk_out:[26,39],dev_board0_i2c0_scl_out:39,dev_board0_i2c1_scl_out:39,dev_board0_i2c2_scl_out:39,dev_board0_i2c3_scl_out:39,dev_board0_i2c4_scl_out:39,dev_board0_i2c5_scl_out:39,dev_board0_i2c6_scl_out:39,dev_board0_i3c0_scl_in:39,dev_board0_i3c0_scl_out:39,dev_board0_led_clk_out:39,dev_board0_mcasp0_aclkr_in:39,dev_board0_mcasp0_aclkr_out:39,dev_board0_mcasp0_aclkx_in:39,dev_board0_mcasp0_aclkx_out:39,dev_board0_mcasp0_afsr_out:39,dev_board0_mcasp0_afsx_out:39,dev_board0_mcasp10_aclkr_in:39,dev_board0_mcasp10_aclkr_out:39,dev_board0_mcasp10_aclkx_in:39,dev_board0_mcasp10_aclkx_out:39,dev_board0_mcasp10_afsr_out:39,dev_board0_mcasp10_afsx_out:39,dev_board0_mcasp11_aclkr_in:39,dev_board0_mcasp11_aclkr_out:39,dev_board0_mcasp11_aclkx_in:39,dev_board0_mcasp11_aclkx_out:39,dev_board0_mcasp11_afsr_out:39,dev_board0_mcasp11_afsx_out:39,dev_board0_mcasp1_aclkr_in:39,dev_board0_mcasp1_aclkr_out:39,dev_board0_mcasp1_aclkx_in:39,dev_board0_mcasp1_aclkx_out:39,dev_board0_mcasp1_afsr_out:39,dev_board0_mcasp1_afsx_out:39,dev_board0_mcasp2_aclkr_in:39,dev_board0_mcasp2_aclkr_out:39,dev_board0_mcasp2_aclkx_in:39,dev_board0_mcasp2_aclkx_out:39,dev_board0_mcasp2_afsr_out:39,dev_board0_mcasp2_afsx_out:39,dev_board0_mcasp3_aclkr_in:39,dev_board0_mcasp3_aclkr_out:39,dev_board0_mcasp3_aclkx_in:39,dev_board0_mcasp3_aclkx_out:39,dev_board0_mcasp3_afsr_out:39,dev_board0_mcasp3_afsx_out:39,dev_board0_mcasp4_aclkr_in:39,dev_board0_mcasp4_aclkr_out:39,dev_board0_mcasp4_aclkx_in:39,dev_board0_mcasp4_aclkx_out:39,dev_board0_mcasp4_afsr_out:39,dev_board0_mcasp4_afsx_out:39,dev_board0_mcasp5_aclkr_in:39,dev_board0_mcasp5_aclkr_out:39,dev_board0_mcasp5_aclkx_in:39,dev_board0_mcasp5_aclkx_out:39,dev_board0_mcasp5_afsr_out:39,dev_board0_mcasp5_afsx_out:39,dev_board0_mcasp6_aclkr_in:39,dev_board0_mcasp6_aclkr_out:39,dev_board0_mcasp6_aclkx_in:39,dev_board0_mcasp6_aclkx_out:39,dev_board0_mcasp6_afsr_out:39,dev_board0_mcasp6_afsx_out:39,dev_board0_mcasp7_aclkr_in:39,dev_board0_mcasp7_aclkr_out:39,dev_board0_mcasp7_aclkx_in:39,dev_board0_mcasp7_aclkx_out:39,dev_board0_mcasp7_afsr_out:39,dev_board0_mcasp7_afsx_out:39,dev_board0_mcasp8_aclkr_in:39,dev_board0_mcasp8_aclkr_out:39,dev_board0_mcasp8_aclkx_in:39,dev_board0_mcasp8_aclkx_out:39,dev_board0_mcasp8_afsr_out:39,dev_board0_mcasp8_afsx_out:39,dev_board0_mcasp9_aclkr_in:39,dev_board0_mcasp9_aclkr_out:39,dev_board0_mcasp9_aclkx_in:39,dev_board0_mcasp9_aclkx_out:39,dev_board0_mcasp9_afsr_out:39,dev_board0_mcasp9_afsx_out:39,dev_board0_mcu_clkout0_in:39,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk4:39,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk9:39,dev_board0_mcu_cpts0_rft_clk_out:39,dev_board0_mcu_ext_refclk0_out:39,dev_board0_mcu_hyperbus0_ck_in:39,dev_board0_mcu_hyperbus0_ckn_in:39,dev_board0_mcu_i2c0_scl_in:39,dev_board0_mcu_i2c0_scl_out:39,dev_board0_mcu_i2c1_scl_out:39,dev_board0_mcu_i3c0_scl_in:39,dev_board0_mcu_i3c0_scl_out:39,dev_board0_mcu_i3c1_scl_in:39,dev_board0_mcu_i3c1_scl_out:39,dev_board0_mcu_mdio0_mdc_in:39,dev_board0_mcu_obsclk0_in:39,dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:39,dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:39,dev_board0_mcu_ospi0_clk_in:39,dev_board0_mcu_ospi0_dqs_out:39,dev_board0_mcu_ospi0_lbclko_in:39,dev_board0_mcu_ospi1_clk_in:39,dev_board0_mcu_ospi1_dqs_out:39,dev_board0_mcu_ospi1_lbclko_in:39,dev_board0_mcu_rgmii1_rxc_out:39,dev_board0_mcu_rgmii1_txc_in:39,dev_board0_mcu_rgmii1_txc_out:39,dev_board0_mcu_rmii1_ref_clk_out:39,dev_board0_mcu_spi0_clk_in:39,dev_board0_mcu_spi1_clk_in:39,dev_board0_mcu_sysclkout0_in:39,dev_board0_mdio0_mdc_in:39,dev_board0_mlb0_mlbclk_out:39,dev_board0_mlb0_mlbcp_out:39,dev_board0_mmc0_clk_in:39,dev_board0_mmc1_clk_in:39,dev_board0_mmc2_clk_in:39,dev_board0_obsclk0_in:39,dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:39,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:39,dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:39,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:39,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:39,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3_0:39,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:39,dev_board0_obsclk1_in:39,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk3:39,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk7:39,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk3:39,dev_board0_pcie_refclk0n_out:39,dev_board0_pcie_refclk0p_out:39,dev_board0_pcie_refclk1n_out:39,dev_board0_pcie_refclk1p_out:39,dev_board0_pcie_refclk2n_out:39,dev_board0_pcie_refclk2p_out:39,dev_board0_pcie_refclk3n_out:39,dev_board0_pcie_refclk3p_out:39,dev_board0_prg0_mdio0_mdc_in:39,dev_board0_prg0_rgmii1_rxc_out:39,dev_board0_prg0_rgmii1_txc_in:39,dev_board0_prg0_rgmii1_txc_out:39,dev_board0_prg0_rgmii2_rxc_out:39,dev_board0_prg0_rgmii2_txc_in:39,dev_board0_prg0_rgmii2_txc_out:39,dev_board0_prg1_mdio0_mdc_in:39,dev_board0_prg1_rgmii1_rxc_out:39,dev_board0_prg1_rgmii1_txc_in:39,dev_board0_prg1_rgmii1_txc_out:39,dev_board0_prg1_rgmii2_rxc_out:39,dev_board0_prg1_rgmii2_txc_in:39,dev_board0_prg1_rgmii2_txc_out:39,dev_board0_rgmii3_rxc_out:39,dev_board0_rgmii4_rxc_out:39,dev_board0_rgmii5_rxc_out:39,dev_board0_rgmii6_rxc_out:39,dev_board0_rgmii7_rxc_out:39,dev_board0_rgmii8_rxc_out:39,dev_board0_rmii_ref_clk_out:39,dev_board0_spi0_clk_in:39,dev_board0_spi1_clk_in:39,dev_board0_spi2_clk_in:39,dev_board0_spi3_clk_in:39,dev_board0_spi5_clk_in:39,dev_board0_spi6_clk_in:39,dev_board0_spi7_clk_in:39,dev_board0_sysclkout0_in:39,dev_board0_tck_out:39,dev_board0_trc_clk_in:39,dev_board0_ufs0_ref_clk_in:39,dev_board0_vout1_extpclkin_out:39,dev_board0_vout1_pclk_in:39,dev_board0_vout2_extpclkin_out:39,dev_board0_vout2_pclk_in:39,dev_board0_vpfe0_pclk_out:39,dev_board0_wkup_i2c0_scl_in:39,dev_board0_wkup_i2c0_scl_out:39,dev_c66ss0_core0_gem_clk2_out_clk:39,dev_c66ss0_core0_gem_trc_clk:39,dev_c66ss0_introuter0_intr_clk:39,dev_c66ss1_core0_gem_clk2_out_clk:39,dev_c66ss1_core0_gem_trc_clk:39,dev_c66ss1_introuter0_intr_clk:39,dev_c71ss0_c7x_clk:39,dev_c71ss0_mma_mma_clk:39,dev_c71ss0_mma_pll_ctrl_clk:39,dev_c71ss0_pll_ctrl_clk:39,dev_cal0_bus_clk:26,dev_cal0_bus_cp_c_clk:26,dev_cbass0_bus_main_sysclk0_2_clk:26,dev_cbass0_bus_main_sysclk0_4_clk:26,dev_cbass_debug0_bus_main_sysclk0_2_clk:26,dev_cbass_debug0_bus_main_sysclk0_4_clk:26,dev_cbass_fw0_bus_main_sysclk0_2_clk:26,dev_cbass_fw0_bus_main_sysclk0_4_clk:26,dev_cbass_infra0_bus_gtc_clock_1_clk:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:26,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:26,dev_cbass_infra0_bus_main_sysclk0_2_clk:26,dev_cbass_infra0_bus_main_sysclk0_4_clk:26,dev_ccdebugss0_bus_atb0_clk:26,dev_ccdebugss0_bus_atb1_clk:26,dev_ccdebugss0_bus_cfg_clk:26,dev_ccdebugss0_bus_dbg_clk:26,dev_ccdebugss0_bus_sys_clk:26,dev_cmpevent_intrtr0_bus_intr_clk:26,dev_cmpevent_intrtr0_intr_clk:39,dev_compute_cluster0_cfg_wrap_clk4_clk:39,dev_compute_cluster0_clec_clk1_clk:39,dev_compute_cluster0_clec_clk4_clk:39,dev_compute_cluster0_core_core_clk1_clk:39,dev_compute_cluster0_core_core_psil_leaf_clk:39,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:39,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:39,dev_compute_cluster0_debug_wrap_clk1_clk_clk:39,dev_compute_cluster0_debug_wrap_clk2_clk_clk:39,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:39,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:39,dev_compute_cluster0_gic500ss_vclk_clk:39,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:39,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:39,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:39,dev_compute_cluster_a53_0_bus_arm0_clk:26,dev_compute_cluster_a53_1_bus_arm0_clk:26,dev_compute_cluster_a53_2_bus_arm1_clk:26,dev_compute_cluster_a53_3_bus_arm1_clk:26,dev_compute_cluster_cpac0_bus_arm0_clk:26,dev_compute_cluster_cpac1_bus_arm1_clk:26,dev_compute_cluster_msmc0_bus_msmc_clk:26,dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:26,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:26,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:26,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:26,dev_cpsw0_cppi_clk_clk:39,dev_cpsw0_cpts_genf0_0:39,dev_cpsw0_cpts_rft_clk:39,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:39,dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:39,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:39,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:39,dev_cpsw0_gmii1_mr_clk:39,dev_cpsw0_gmii1_mt_clk:39,dev_cpsw0_gmii2_mr_clk:39,dev_cpsw0_gmii2_mt_clk:39,dev_cpsw0_gmii3_mr_clk:39,dev_cpsw0_gmii3_mt_clk:39,dev_cpsw0_gmii4_mr_clk:39,dev_cpsw0_gmii4_mt_clk:39,dev_cpsw0_gmii5_mr_clk:39,dev_cpsw0_gmii5_mt_clk:39,dev_cpsw0_gmii6_mr_clk:39,dev_cpsw0_gmii6_mt_clk:39,dev_cpsw0_gmii7_mr_clk:39,dev_cpsw0_gmii7_mt_clk:39,dev_cpsw0_gmii8_mr_clk:39,dev_cpsw0_gmii8_mt_clk:39,dev_cpsw0_gmii_rft_clk:39,dev_cpsw0_mdio_mdclk_o_0:39,dev_cpsw0_rgmii_mhz_250_clk:39,dev_cpsw0_rgmii_mhz_50_clk:39,dev_cpsw0_rgmii_mhz_5_clk:39,dev_cpsw0_rmii_mhz_50_clk:39,dev_cpsw0_serdes1_refclk:39,dev_cpsw0_serdes1_rxclk:39,dev_cpsw0_serdes1_rxfclk:39,dev_cpsw0_serdes1_txclk:39,dev_cpsw0_serdes1_txfclk:39,dev_cpsw0_serdes1_txmclk:39,dev_cpsw0_serdes2_refclk:39,dev_cpsw0_serdes2_rxclk:39,dev_cpsw0_serdes2_rxfclk:39,dev_cpsw0_serdes2_txclk:39,dev_cpsw0_serdes2_txfclk:39,dev_cpsw0_serdes2_txmclk:39,dev_cpsw0_serdes3_refclk:39,dev_cpsw0_serdes3_rxclk:39,dev_cpsw0_serdes3_rxfclk:39,dev_cpsw0_serdes3_txclk:39,dev_cpsw0_serdes3_txfclk:39,dev_cpsw0_serdes3_txmclk:39,dev_cpsw0_serdes4_refclk:39,dev_cpsw0_serdes4_rxclk:39,dev_cpsw0_serdes4_rxfclk:39,dev_cpsw0_serdes4_txclk:39,dev_cpsw0_serdes4_txfclk:39,dev_cpsw0_serdes4_txmclk:39,dev_cpsw0_serdes5_refclk:39,dev_cpsw0_serdes5_rxclk:39,dev_cpsw0_serdes5_rxfclk:39,dev_cpsw0_serdes5_txclk:39,dev_cpsw0_serdes5_txfclk:39,dev_cpsw0_serdes5_txmclk:39,dev_cpsw0_serdes6_refclk:39,dev_cpsw0_serdes6_rxclk:39,dev_cpsw0_serdes6_rxfclk:39,dev_cpsw0_serdes6_txclk:39,dev_cpsw0_serdes6_txfclk:39,dev_cpsw0_serdes6_txmclk:39,dev_cpsw0_serdes7_refclk:39,dev_cpsw0_serdes7_rxclk:39,dev_cpsw0_serdes7_rxfclk:39,dev_cpsw0_serdes7_txclk:39,dev_cpsw0_serdes7_txfclk:39,dev_cpsw0_serdes7_txmclk:39,dev_cpsw0_serdes8_refclk:39,dev_cpsw0_serdes8_rxclk:39,dev_cpsw0_serdes8_rxfclk:39,dev_cpsw0_serdes8_txclk:39,dev_cpsw0_serdes8_txfclk:39,dev_cpsw0_serdes8_txmclk:39,dev_cpt2_aggr0_bus_vclk_clk:26,dev_cpt2_aggr0_vclk_clk:39,dev_cpt2_aggr1_vclk_clk:39,dev_cpt2_aggr2_vclk_clk:39,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:26,dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:26,dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:26,dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:26,dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:26,dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:26,dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:26,dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:26,dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:26,dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:26,dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:26,dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:26,dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:26,dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:26,dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:26,dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:26,dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:26,dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:26,dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:26,dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:26,dev_csi_psilss0_main_clk:39,dev_csi_rx_if0_main_clk_clk:39,dev_csi_rx_if0_ppi_rx_byte_clk:39,dev_csi_rx_if0_vbus_clk_clk:39,dev_csi_rx_if0_vp_clk_clk:39,dev_csi_rx_if1_main_clk_clk:39,dev_csi_rx_if1_ppi_rx_byte_clk:39,dev_csi_rx_if1_vbus_clk_clk:39,dev_csi_rx_if1_vp_clk_clk:39,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:39,dev_csi_tx_if0_esc_clk_clk:39,dev_csi_tx_if0_main_clk_clk:39,dev_csi_tx_if0_vbus_clk_clk:39,dev_ctrl_mmr0_bus_vbusp_clk:26,dev_dcc0_bus_dcc_clksrc0_clk:26,dev_dcc0_bus_dcc_clksrc1_clk:26,dev_dcc0_bus_dcc_clksrc2_clk:26,dev_dcc0_bus_dcc_clksrc3_clk:26,dev_dcc0_bus_dcc_clksrc4_clk:26,dev_dcc0_bus_dcc_clksrc5_clk:26,dev_dcc0_bus_dcc_clksrc6_clk:26,dev_dcc0_bus_dcc_input00_clk:26,dev_dcc0_bus_dcc_input01_clk:26,dev_dcc0_bus_dcc_input02_clk:26,dev_dcc0_bus_dcc_input10_clk:26,dev_dcc0_bus_vbus_clk:26,dev_dcc0_dcc_clksrc0_clk:39,dev_dcc0_dcc_clksrc1_clk:39,dev_dcc0_dcc_clksrc2_clk:39,dev_dcc0_dcc_clksrc3_clk:39,dev_dcc0_dcc_clksrc4_clk:39,dev_dcc0_dcc_clksrc5_clk:39,dev_dcc0_dcc_clksrc6_clk:39,dev_dcc0_dcc_clksrc7_clk:39,dev_dcc0_dcc_input00_clk:39,dev_dcc0_dcc_input01_clk:39,dev_dcc0_dcc_input02_clk:39,dev_dcc0_dcc_input10_clk:39,dev_dcc0_vbus_clk:39,dev_dcc10_dcc_clksrc0_clk:39,dev_dcc10_dcc_clksrc1_clk:39,dev_dcc10_dcc_clksrc2_clk:39,dev_dcc10_dcc_clksrc3_clk:39,dev_dcc10_dcc_clksrc4_clk:39,dev_dcc10_dcc_clksrc5_clk:39,dev_dcc10_dcc_clksrc6_clk:39,dev_dcc10_dcc_clksrc7_clk:39,dev_dcc10_dcc_input00_clk:39,dev_dcc10_dcc_input01_clk:39,dev_dcc10_dcc_input02_clk:39,dev_dcc10_dcc_input10_clk:39,dev_dcc10_vbus_clk:39,dev_dcc11_dcc_clksrc0_clk:39,dev_dcc11_dcc_clksrc1_clk:39,dev_dcc11_dcc_clksrc2_clk:39,dev_dcc11_dcc_clksrc3_clk:39,dev_dcc11_dcc_clksrc4_clk:39,dev_dcc11_dcc_clksrc5_clk:39,dev_dcc11_dcc_clksrc6_clk:39,dev_dcc11_dcc_clksrc7_clk:39,dev_dcc11_dcc_input00_clk:39,dev_dcc11_dcc_input01_clk:39,dev_dcc11_dcc_input02_clk:39,dev_dcc11_dcc_input10_clk:39,dev_dcc11_vbus_clk:39,dev_dcc12_dcc_clksrc0_clk:39,dev_dcc12_dcc_clksrc1_clk:39,dev_dcc12_dcc_clksrc2_clk:39,dev_dcc12_dcc_clksrc3_clk:39,dev_dcc12_dcc_clksrc4_clk:39,dev_dcc12_dcc_clksrc5_clk:39,dev_dcc12_dcc_clksrc6_clk:39,dev_dcc12_dcc_clksrc7_clk:39,dev_dcc12_dcc_input00_clk:39,dev_dcc12_dcc_input01_clk:39,dev_dcc12_dcc_input02_clk:39,dev_dcc12_dcc_input10_clk:39,dev_dcc12_vbus_clk:39,dev_dcc1_bus_dcc_clksrc0_clk:26,dev_dcc1_bus_dcc_clksrc1_clk:26,dev_dcc1_bus_dcc_clksrc2_clk:26,dev_dcc1_bus_dcc_clksrc3_clk:26,dev_dcc1_bus_dcc_clksrc4_clk:26,dev_dcc1_bus_dcc_clksrc5_clk:26,dev_dcc1_bus_dcc_clksrc6_clk:26,dev_dcc1_bus_dcc_clksrc7_clk:26,dev_dcc1_bus_dcc_input00_clk:26,dev_dcc1_bus_dcc_input01_clk:26,dev_dcc1_bus_dcc_input02_clk:26,dev_dcc1_bus_dcc_input10_clk:26,dev_dcc1_bus_vbus_clk:26,dev_dcc1_dcc_clksrc0_clk:39,dev_dcc1_dcc_clksrc1_clk:39,dev_dcc1_dcc_clksrc2_clk:39,dev_dcc1_dcc_clksrc3_clk:39,dev_dcc1_dcc_clksrc4_clk:39,dev_dcc1_dcc_clksrc5_clk:39,dev_dcc1_dcc_clksrc6_clk:39,dev_dcc1_dcc_clksrc7_clk:39,dev_dcc1_dcc_input00_clk:39,dev_dcc1_dcc_input01_clk:39,dev_dcc1_dcc_input02_clk:39,dev_dcc1_dcc_input10_clk:39,dev_dcc1_vbus_clk:39,dev_dcc2_bus_dcc_clksrc0_clk:26,dev_dcc2_bus_dcc_clksrc1_clk:26,dev_dcc2_bus_dcc_clksrc2_clk:26,dev_dcc2_bus_dcc_clksrc3_clk:26,dev_dcc2_bus_dcc_clksrc4_clk:26,dev_dcc2_bus_dcc_clksrc5_clk:26,dev_dcc2_bus_dcc_clksrc6_clk:26,dev_dcc2_bus_dcc_clksrc7_clk:26,dev_dcc2_bus_dcc_input00_clk:26,dev_dcc2_bus_dcc_input01_clk:26,dev_dcc2_bus_dcc_input02_clk:26,dev_dcc2_bus_dcc_input10_clk:26,dev_dcc2_bus_vbus_clk:26,dev_dcc2_dcc_clksrc0_clk:39,dev_dcc2_dcc_clksrc1_clk:39,dev_dcc2_dcc_clksrc2_clk:39,dev_dcc2_dcc_clksrc3_clk:39,dev_dcc2_dcc_clksrc4_clk:39,dev_dcc2_dcc_clksrc5_clk:39,dev_dcc2_dcc_clksrc6_clk:39,dev_dcc2_dcc_clksrc7_clk:39,dev_dcc2_dcc_input00_clk:39,dev_dcc2_dcc_input01_clk:39,dev_dcc2_dcc_input02_clk:39,dev_dcc2_dcc_input10_clk:39,dev_dcc2_vbus_clk:39,dev_dcc3_bus_dcc_clksrc0_clk:26,dev_dcc3_bus_dcc_clksrc1_clk:26,dev_dcc3_bus_dcc_clksrc2_clk:26,dev_dcc3_bus_dcc_clksrc3_clk:26,dev_dcc3_bus_dcc_clksrc4_clk:26,dev_dcc3_bus_dcc_clksrc5_clk:26,dev_dcc3_bus_dcc_clksrc7_clk:26,dev_dcc3_bus_dcc_input00_clk:26,dev_dcc3_bus_dcc_input01_clk:26,dev_dcc3_bus_dcc_input02_clk:26,dev_dcc3_bus_dcc_input10_clk:26,dev_dcc3_bus_vbus_clk:26,dev_dcc3_dcc_clksrc0_clk:39,dev_dcc3_dcc_clksrc1_clk:39,dev_dcc3_dcc_clksrc2_clk:39,dev_dcc3_dcc_clksrc3_clk:39,dev_dcc3_dcc_clksrc4_clk:39,dev_dcc3_dcc_clksrc5_clk:39,dev_dcc3_dcc_clksrc6_clk:39,dev_dcc3_dcc_clksrc7_clk:39,dev_dcc3_dcc_input00_clk:39,dev_dcc3_dcc_input01_clk:39,dev_dcc3_dcc_input02_clk:39,dev_dcc3_dcc_input10_clk:39,dev_dcc3_vbus_clk:39,dev_dcc4_bus_dcc_clksrc0_clk:26,dev_dcc4_bus_dcc_clksrc2_clk:26,dev_dcc4_bus_dcc_clksrc3_clk:26,dev_dcc4_bus_dcc_clksrc4_clk:26,dev_dcc4_bus_dcc_clksrc5_clk:26,dev_dcc4_bus_dcc_clksrc6_clk:26,dev_dcc4_bus_dcc_clksrc7_clk:26,dev_dcc4_bus_dcc_input00_clk:26,dev_dcc4_bus_dcc_input01_clk:26,dev_dcc4_bus_dcc_input02_clk:26,dev_dcc4_bus_dcc_input10_clk:26,dev_dcc4_bus_vbus_clk:26,dev_dcc4_dcc_clksrc0_clk:39,dev_dcc4_dcc_clksrc1_clk:39,dev_dcc4_dcc_clksrc2_clk:39,dev_dcc4_dcc_clksrc3_clk:39,dev_dcc4_dcc_clksrc4_clk:39,dev_dcc4_dcc_clksrc5_clk:39,dev_dcc4_dcc_clksrc6_clk:39,dev_dcc4_dcc_clksrc7_clk:39,dev_dcc4_dcc_input00_clk:39,dev_dcc4_dcc_input01_clk:39,dev_dcc4_dcc_input02_clk:39,dev_dcc4_dcc_input10_clk:39,dev_dcc4_vbus_clk:39,dev_dcc5_bus_dcc_clksrc0_clk:26,dev_dcc5_bus_dcc_clksrc1_clk:26,dev_dcc5_bus_dcc_clksrc2_clk:26,dev_dcc5_bus_dcc_clksrc3_clk:26,dev_dcc5_bus_dcc_clksrc4_clk:26,dev_dcc5_bus_dcc_clksrc5_clk:26,dev_dcc5_bus_dcc_clksrc6_clk:26,dev_dcc5_bus_dcc_clksrc7_clk:26,dev_dcc5_bus_dcc_input00_clk:26,dev_dcc5_bus_dcc_input01_clk:26,dev_dcc5_bus_dcc_input02_clk:26,dev_dcc5_bus_dcc_input10_clk:26,dev_dcc5_bus_vbus_clk:26,dev_dcc5_dcc_clksrc0_clk:39,dev_dcc5_dcc_clksrc1_clk:39,dev_dcc5_dcc_clksrc2_clk:39,dev_dcc5_dcc_clksrc3_clk:39,dev_dcc5_dcc_clksrc4_clk:39,dev_dcc5_dcc_clksrc5_clk:39,dev_dcc5_dcc_clksrc6_clk:39,dev_dcc5_dcc_clksrc7_clk:39,dev_dcc5_dcc_input00_clk:39,dev_dcc5_dcc_input01_clk:39,dev_dcc5_dcc_input02_clk:39,dev_dcc5_dcc_input10_clk:39,dev_dcc5_vbus_clk:39,dev_dcc6_bus_dcc_clksrc0_clk:26,dev_dcc6_bus_dcc_clksrc1_clk:26,dev_dcc6_bus_dcc_clksrc2_clk:26,dev_dcc6_bus_dcc_clksrc3_clk:26,dev_dcc6_bus_dcc_clksrc4_clk:26,dev_dcc6_bus_dcc_clksrc5_clk:26,dev_dcc6_bus_dcc_clksrc6_clk:26,dev_dcc6_bus_dcc_clksrc7_clk:26,dev_dcc6_bus_dcc_input00_clk:26,dev_dcc6_bus_dcc_input01_clk:26,dev_dcc6_bus_dcc_input02_clk:26,dev_dcc6_bus_dcc_input10_clk:26,dev_dcc6_bus_vbus_clk:26,dev_dcc6_dcc_clksrc0_clk:39,dev_dcc6_dcc_clksrc1_clk:39,dev_dcc6_dcc_clksrc2_clk:39,dev_dcc6_dcc_clksrc3_clk:39,dev_dcc6_dcc_clksrc4_clk:39,dev_dcc6_dcc_clksrc5_clk:39,dev_dcc6_dcc_clksrc6_clk:39,dev_dcc6_dcc_clksrc7_clk:39,dev_dcc6_dcc_input00_clk:39,dev_dcc6_dcc_input01_clk:39,dev_dcc6_dcc_input02_clk:39,dev_dcc6_dcc_input10_clk:39,dev_dcc6_vbus_clk:39,dev_dcc7_bus_dcc_clksrc0_clk:26,dev_dcc7_bus_dcc_clksrc1_clk:26,dev_dcc7_bus_dcc_clksrc2_clk:26,dev_dcc7_bus_dcc_clksrc3_clk:26,dev_dcc7_bus_dcc_clksrc4_clk:26,dev_dcc7_bus_dcc_clksrc5_clk:26,dev_dcc7_bus_dcc_clksrc6_clk:26,dev_dcc7_bus_dcc_clksrc7_clk:26,dev_dcc7_bus_dcc_input00_clk:26,dev_dcc7_bus_dcc_input01_clk:26,dev_dcc7_bus_dcc_input02_clk:26,dev_dcc7_bus_dcc_input10_clk:26,dev_dcc7_bus_vbus_clk:26,dev_dcc7_dcc_clksrc0_clk:39,dev_dcc7_dcc_clksrc1_clk:39,dev_dcc7_dcc_clksrc2_clk:39,dev_dcc7_dcc_clksrc3_clk:39,dev_dcc7_dcc_clksrc4_clk:39,dev_dcc7_dcc_clksrc5_clk:39,dev_dcc7_dcc_clksrc6_clk:39,dev_dcc7_dcc_clksrc7_clk:39,dev_dcc7_dcc_input00_clk:39,dev_dcc7_dcc_input01_clk:39,dev_dcc7_dcc_input02_clk:39,dev_dcc7_dcc_input10_clk:39,dev_dcc7_vbus_clk:39,dev_dcc8_dcc_clksrc0_clk:39,dev_dcc8_dcc_clksrc1_clk:39,dev_dcc8_dcc_clksrc2_clk:39,dev_dcc8_dcc_clksrc3_clk:39,dev_dcc8_dcc_clksrc4_clk:39,dev_dcc8_dcc_clksrc5_clk:39,dev_dcc8_dcc_clksrc6_clk:39,dev_dcc8_dcc_clksrc7_clk:39,dev_dcc8_dcc_input00_clk:39,dev_dcc8_dcc_input01_clk:39,dev_dcc8_dcc_input02_clk:39,dev_dcc8_dcc_input10_clk:39,dev_dcc8_vbus_clk:39,dev_dcc9_dcc_clksrc0_clk:39,dev_dcc9_dcc_clksrc1_clk:39,dev_dcc9_dcc_clksrc2_clk:39,dev_dcc9_dcc_clksrc3_clk:39,dev_dcc9_dcc_clksrc4_clk:39,dev_dcc9_dcc_clksrc5_clk:39,dev_dcc9_dcc_clksrc6_clk:39,dev_dcc9_dcc_clksrc7_clk:39,dev_dcc9_dcc_input00_clk:39,dev_dcc9_dcc_input01_clk:39,dev_dcc9_dcc_input02_clk:39,dev_dcc9_dcc_input10_clk:39,dev_dcc9_vbus_clk:39,dev_ddr0_ddrss_cfg_clk:39,dev_ddr0_ddrss_ddr_pll_clk:39,dev_ddr0_ddrss_io_ck_0:39,dev_ddr0_ddrss_io_ck_n_0:39,dev_ddr0_ddrss_vbus_clk:39,dev_ddr0_pll_ctrl_clk:39,dev_ddrss0_bus_ddrss_byp_4x_clk:26,dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_ddrss0_bus_ddrss_cfg_clk:26,dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:26,dev_ddrss0_bus_ddrss_tclk:26,dev_ddrss0_bus_ddrss_vbus_clk:26,dev_debugss0_bus_atb0_clk:26,dev_debugss0_bus_atb1_clk:26,dev_debugss0_bus_atb2_clk:26,dev_debugss0_bus_atb3_clk:26,dev_debugss0_bus_atb4_clk:26,dev_debugss0_bus_atb5_clk:26,dev_debugss0_bus_cfg_clk:26,dev_debugss0_bus_dbg_clk:26,dev_debugss0_bus_sys_clk:26,dev_debugss_wrap0_atb_clk:39,dev_debugss_wrap0_bus_atb_clk:26,dev_debugss_wrap0_bus_core_clk:26,dev_debugss_wrap0_bus_jtag_tck:26,dev_debugss_wrap0_bus_trexpt_clk:26,dev_debugss_wrap0_core_clk:39,dev_debugss_wrap0_cstpiu_traceclk_0:39,dev_debugss_wrap0_jtag_tck:39,dev_debugss_wrap0_trexpt_clk:39,dev_debugsuspendrtr0_bus_intr_clk:26,dev_decoder0_sys_clk:39,dev_dftss0_bus_vbusp_clk_clk:26,dev_dmpac0_sde_0_clk:39,dev_dphy_rx0_main_clk_clk:39,dev_dphy_rx0_ppi_rx_byte_clk:39,dev_dphy_rx1_main_clk_clk:39,dev_dphy_rx1_ppi_rx_byte_clk:39,dev_dphy_tx0_ck_m_0:39,dev_dphy_tx0_ck_p_0:39,dev_dphy_tx0_clk:39,dev_dphy_tx0_dphy_ref_clk:39,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:39,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:39,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:39,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:39,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:39,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:39,dev_dphy_tx0_psm_clk:39,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:26,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:26,dev_dss0_bus_dpi_1_in_clk:26,dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:26,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:26,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:26,dev_dss0_bus_dpi_1_out_clk:26,dev_dss0_bus_dss_func_clk:26,dev_dss0_dpi0_ext_clksel:39,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:39,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:39,dev_dss0_dpi1_ext_clksel:39,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:39,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:39,dev_dss0_dss_func_clk:39,dev_dss0_dss_inst0_dpi_0_in_2x_clk:39,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:39,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:39,dev_dss0_dss_inst0_dpi_0_out_2x_clk:39,dev_dss0_dss_inst0_dpi_0_out_clk:39,dev_dss0_dss_inst0_dpi_1_in_2x_clk:39,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:39,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:39,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:39,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:39,dev_dss0_dss_inst0_dpi_1_out_clk:39,dev_dss0_dss_inst0_dpi_2_in_2x_clk:39,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:39,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:39,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:39,dev_dss0_dss_inst0_dpi_2_out_clk:39,dev_dss0_dss_inst0_dpi_3_in_2x_clk:39,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:39,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:39,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:39,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:39,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:39,dev_dss0_dss_inst0_dpi_3_out_clk:39,dev_dss_dsi0_dphy_0_rx_esc_clk:39,dev_dss_dsi0_dphy_0_tx_esc_clk:39,dev_dss_dsi0_dpi_0_clk:39,dev_dss_dsi0_pll_ctrl_clk:39,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:39,dev_dss_dsi0_sys_clk:39,dev_dss_edp0_aif_i2s_clk:39,dev_dss_edp0_dpi_2_2x_clk:39,dev_dss_edp0_dpi_2_clk:39,dev_dss_edp0_dpi_3_clk:39,dev_dss_edp0_dpi_4_clk:39,dev_dss_edp0_dpi_5_clk:39,dev_dss_edp0_dptx_mod_clk:39,dev_dss_edp0_phy_ln0_refclk:39,dev_dss_edp0_phy_ln0_rxclk:39,dev_dss_edp0_phy_ln0_rxfclk:39,dev_dss_edp0_phy_ln0_txclk:39,dev_dss_edp0_phy_ln0_txfclk:39,dev_dss_edp0_phy_ln0_txmclk:39,dev_dss_edp0_phy_ln1_refclk:39,dev_dss_edp0_phy_ln1_rxclk:39,dev_dss_edp0_phy_ln1_rxfclk:39,dev_dss_edp0_phy_ln1_txclk:39,dev_dss_edp0_phy_ln1_txfclk:39,dev_dss_edp0_phy_ln1_txmclk:39,dev_dss_edp0_phy_ln2_refclk:39,dev_dss_edp0_phy_ln2_rxclk:39,dev_dss_edp0_phy_ln2_rxfclk:39,dev_dss_edp0_phy_ln2_txclk:39,dev_dss_edp0_phy_ln2_txfclk:39,dev_dss_edp0_phy_ln2_txmclk:39,dev_dss_edp0_phy_ln3_refclk:39,dev_dss_edp0_phy_ln3_rxclk:39,dev_dss_edp0_phy_ln3_rxfclk:39,dev_dss_edp0_phy_ln3_txclk:39,dev_dss_edp0_phy_ln3_txfclk:39,dev_dss_edp0_phy_ln3_txmclk:39,dev_dss_edp0_pll_ctrl_clk:39,dev_ecap0_bus_vbus_clk:26,dev_ecap0_vbus_clk:39,dev_ecap1_vbus_clk:39,dev_ecap2_vbus_clk:39,dev_ecc_aggr0_bus_aggr_clk:26,dev_ecc_aggr1_bus_aggr_clk:26,dev_ecc_aggr2_bus_aggr_clk:26,dev_efuse0_bus_efc0_ctl_fclk:26,dev_efuse0_bus_efc1_ctl_fclk:26,dev_efuse0_bus_vbusp_pll_clk_clk:26,dev_ehrpwm0_bus_vbusp_clk:26,dev_ehrpwm0_vbusp_clk:39,dev_ehrpwm1_bus_vbusp_clk:26,dev_ehrpwm1_vbusp_clk:39,dev_ehrpwm2_bus_vbusp_clk:26,dev_ehrpwm2_vbusp_clk:39,dev_ehrpwm3_bus_vbusp_clk:26,dev_ehrpwm3_vbusp_clk:39,dev_ehrpwm4_bus_vbusp_clk:26,dev_ehrpwm4_vbusp_clk:39,dev_ehrpwm5_bus_vbusp_clk:26,dev_ehrpwm5_vbusp_clk:39,dev_elm0_bus_vbusp_clk:26,dev_elm0_vbusp_clk:39,dev_encoder0_sys_clk:39,dev_eqep0_bus_vbus_clk:26,dev_eqep0_vbus_clk:39,dev_eqep1_bus_vbus_clk:26,dev_eqep1_vbus_clk:39,dev_eqep2_bus_vbus_clk:26,dev_eqep2_vbus_clk:39,dev_esm0_bus_clk:26,dev_esm0_clk:39,dev_gic0_bus_vclk_clk:26,dev_gpio0_bus_mmr_clk:26,dev_gpio0_mmr_clk:39,dev_gpio1_bus_mmr_clk:26,dev_gpio1_mmr_clk:39,dev_gpio2_mmr_clk:39,dev_gpio3_mmr_clk:39,dev_gpio4_mmr_clk:39,dev_gpio5_mmr_clk:39,dev_gpio6_mmr_clk:39,dev_gpio7_mmr_clk:39,dev_gpiomux_intrtr0_bus_intr_clk:26,dev_gpiomux_intrtr0_intr_clk:39,dev_gpmc0_bus_func_clk:26,dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:26,dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:26,dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:26,dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:26,dev_gpmc0_bus_pi_gpmc_ret_clk:26,dev_gpmc0_bus_po_gpmc_dev_clk:26,dev_gpmc0_bus_vbusp_clk:26,dev_gpmc0_func_clk:39,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:39,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk3:39,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:39,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:39,dev_gpmc0_pi_gpmc_ret_clk:39,dev_gpmc0_po_gpmc_dev_clk:39,dev_gpmc0_vbusp_clk:39,dev_gpu0_bus_hyd_core_clk:26,dev_gpu0_bus_mem_clk:26,dev_gpu0_bus_sgx_core_clk:26,dev_gpu0_bus_sys_clk:26,dev_gpu0_gpu_0_gpu_pll_clk:39,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:26,dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:26,dev_gs80prg_soc_wrap_wkup_0_bus_clk:26,dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:26,dev_gtc0_bus_vbusp_clk:26,dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:26,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:26,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:26,dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:26,dev_gtc0_gtc_clk:39,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:39,dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:39,dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:39,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:39,dev_gtc0_vbusp_clk:39,dev_i2c0_bus_clk:26,dev_i2c0_bus_piscl:26,dev_i2c0_bus_pisys_clk:26,dev_i2c0_clk:39,dev_i2c0_piscl_0:39,dev_i2c0_pisys_clk:39,dev_i2c1_bus_clk:26,dev_i2c1_bus_piscl:26,dev_i2c1_bus_pisys_clk:26,dev_i2c1_clk:39,dev_i2c1_piscl_0:39,dev_i2c1_pisys_clk:39,dev_i2c2_bus_clk:26,dev_i2c2_bus_piscl:26,dev_i2c2_bus_pisys_clk:26,dev_i2c2_clk:39,dev_i2c2_piscl_0:39,dev_i2c2_pisys_clk:39,dev_i2c3_bus_clk:26,dev_i2c3_bus_piscl:26,dev_i2c3_bus_pisys_clk:26,dev_i2c3_clk:39,dev_i2c3_piscl_0:39,dev_i2c3_pisys_clk:39,dev_i2c4_clk:39,dev_i2c4_piscl_0:39,dev_i2c4_pisys_clk:39,dev_i2c5_clk:39,dev_i2c5_piscl_0:39,dev_i2c5_pisys_clk:39,dev_i2c6_clk:39,dev_i2c6_piscl_0:39,dev_i2c6_pisys_clk:39,dev_i3c0_i3c_pclk_clk:39,dev_i3c0_i3c_scl_di:39,dev_i3c0_i3c_scl_do_0:39,dev_i3c0_i3c_sclk_clk:39,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:26,dev_led0_led_clk:39,dev_led0_vbus_clk:39,dev_main2mcu_lvl_intrtr0_bus_intr_clk:26,dev_main2mcu_lvl_intrtr0_intr_clk:39,dev_main2mcu_pls_intrtr0_bus_intr_clk:26,dev_main2mcu_pls_intrtr0_intr_clk:39,dev_mcan0_mcanss_cclk_clk:39,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan0_mcanss_hclk_clk:39,dev_mcan10_mcanss_cclk_clk:39,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan10_mcanss_hclk_clk:39,dev_mcan11_mcanss_cclk_clk:39,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan11_mcanss_hclk_clk:39,dev_mcan12_mcanss_cclk_clk:39,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan12_mcanss_hclk_clk:39,dev_mcan13_mcanss_cclk_clk:39,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan13_mcanss_hclk_clk:39,dev_mcan1_mcanss_cclk_clk:39,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan1_mcanss_hclk_clk:39,dev_mcan2_mcanss_cclk_clk:39,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan2_mcanss_hclk_clk:39,dev_mcan3_mcanss_cclk_clk:39,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan3_mcanss_hclk_clk:39,dev_mcan4_mcanss_cclk_clk:39,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan4_mcanss_hclk_clk:39,dev_mcan5_mcanss_cclk_clk:39,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan5_mcanss_hclk_clk:39,dev_mcan6_mcanss_cclk_clk:39,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan6_mcanss_hclk_clk:39,dev_mcan7_mcanss_cclk_clk:39,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan7_mcanss_hclk_clk:39,dev_mcan8_mcanss_cclk_clk:39,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan8_mcanss_hclk_clk:39,dev_mcan9_mcanss_cclk_clk:39,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:39,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:39,dev_mcan9_mcanss_hclk_clk:39,dev_mcasp0_aux_clk:39,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp0_bus_aux_clk:26,dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:26,dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:26,dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:26,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcasp0_bus_mcasp_ahclkr_pin:26,dev_mcasp0_bus_mcasp_ahclkx_pin:26,dev_mcasp0_bus_vbusp_clk:26,dev_mcasp0_mcasp_aclkr_pin_0:39,dev_mcasp0_mcasp_aclkr_pout_0:39,dev_mcasp0_mcasp_aclkx_pin_0:39,dev_mcasp0_mcasp_aclkx_pout_0:39,dev_mcasp0_mcasp_ahclkr_pin_0:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp0_mcasp_ahclkr_pout_0:39,dev_mcasp0_mcasp_ahclkx_pin_0:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp0_mcasp_ahclkx_pout_0:39,dev_mcasp0_vbusp_clk:39,dev_mcasp10_aux_clk:39,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp10_mcasp_aclkr_pin_0:39,dev_mcasp10_mcasp_aclkr_pout_0:39,dev_mcasp10_mcasp_aclkx_pin_0:39,dev_mcasp10_mcasp_aclkx_pout_0:39,dev_mcasp10_mcasp_ahclkr_pin_0:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp10_mcasp_ahclkr_pout_0:39,dev_mcasp10_mcasp_ahclkx_pin_0:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp10_mcasp_ahclkx_pout_0:39,dev_mcasp10_vbusp_clk:39,dev_mcasp11_aux_clk:39,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp11_mcasp_aclkr_pin_0:39,dev_mcasp11_mcasp_aclkr_pout_0:39,dev_mcasp11_mcasp_aclkx_pin_0:39,dev_mcasp11_mcasp_aclkx_pout_0:39,dev_mcasp11_mcasp_ahclkr_pin_0:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp11_mcasp_ahclkr_pout_0:39,dev_mcasp11_mcasp_ahclkx_pin_0:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp11_mcasp_ahclkx_pout_0:39,dev_mcasp11_vbusp_clk:39,dev_mcasp1_aux_clk:39,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp1_bus_aux_clk:26,dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:26,dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:26,dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:26,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcasp1_bus_mcasp_ahclkr_pin:26,dev_mcasp1_bus_mcasp_ahclkx_pin:26,dev_mcasp1_bus_vbusp_clk:26,dev_mcasp1_mcasp_aclkr_pin_0:39,dev_mcasp1_mcasp_aclkr_pout_0:39,dev_mcasp1_mcasp_aclkx_pin_0:39,dev_mcasp1_mcasp_aclkx_pout_0:39,dev_mcasp1_mcasp_ahclkr_pin_0:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp1_mcasp_ahclkr_pout_0:39,dev_mcasp1_mcasp_ahclkx_pin_0:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp1_mcasp_ahclkx_pout_0:39,dev_mcasp1_vbusp_clk:39,dev_mcasp2_aux_clk:39,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp2_bus_aux_clk:26,dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:26,dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:26,dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:26,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcasp2_bus_mcasp_ahclkr_pin:26,dev_mcasp2_bus_mcasp_ahclkx_pin:26,dev_mcasp2_bus_vbusp_clk:26,dev_mcasp2_mcasp_aclkr_pin_0:39,dev_mcasp2_mcasp_aclkr_pout_0:39,dev_mcasp2_mcasp_aclkx_pin_0:39,dev_mcasp2_mcasp_aclkx_pout_0:39,dev_mcasp2_mcasp_ahclkr_pin_0:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp2_mcasp_ahclkr_pout_0:39,dev_mcasp2_mcasp_ahclkx_pin_0:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp2_mcasp_ahclkx_pout_0:39,dev_mcasp2_vbusp_clk:39,dev_mcasp3_aux_clk:39,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp3_mcasp_aclkr_pin_0:39,dev_mcasp3_mcasp_aclkr_pout_0:39,dev_mcasp3_mcasp_aclkx_pin_0:39,dev_mcasp3_mcasp_aclkx_pout_0:39,dev_mcasp3_mcasp_ahclkr_pin_0:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp3_mcasp_ahclkr_pout_0:39,dev_mcasp3_mcasp_ahclkx_pin_0:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp3_mcasp_ahclkx_pout_0:39,dev_mcasp3_vbusp_clk:39,dev_mcasp4_aux_clk:39,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp4_mcasp_aclkr_pin_0:39,dev_mcasp4_mcasp_aclkr_pout_0:39,dev_mcasp4_mcasp_aclkx_pin_0:39,dev_mcasp4_mcasp_aclkx_pout_0:39,dev_mcasp4_mcasp_ahclkr_pin_0:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp4_mcasp_ahclkr_pout_0:39,dev_mcasp4_mcasp_ahclkx_pin_0:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp4_mcasp_ahclkx_pout_0:39,dev_mcasp4_vbusp_clk:39,dev_mcasp5_aux_clk:39,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp5_mcasp_aclkr_pin_0:39,dev_mcasp5_mcasp_aclkr_pout_0:39,dev_mcasp5_mcasp_aclkx_pin_0:39,dev_mcasp5_mcasp_aclkx_pout_0:39,dev_mcasp5_mcasp_ahclkr_pin_0:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp5_mcasp_ahclkr_pout_0:39,dev_mcasp5_mcasp_ahclkx_pin_0:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp5_mcasp_ahclkx_pout_0:39,dev_mcasp5_vbusp_clk:39,dev_mcasp6_aux_clk:39,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp6_mcasp_aclkr_pin_0:39,dev_mcasp6_mcasp_aclkr_pout_0:39,dev_mcasp6_mcasp_aclkx_pin_0:39,dev_mcasp6_mcasp_aclkx_pout_0:39,dev_mcasp6_mcasp_ahclkr_pin_0:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp6_mcasp_ahclkr_pout_0:39,dev_mcasp6_mcasp_ahclkx_pin_0:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp6_mcasp_ahclkx_pout_0:39,dev_mcasp6_vbusp_clk:39,dev_mcasp7_aux_clk:39,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp7_mcasp_aclkr_pin_0:39,dev_mcasp7_mcasp_aclkr_pout_0:39,dev_mcasp7_mcasp_aclkx_pin_0:39,dev_mcasp7_mcasp_aclkx_pout_0:39,dev_mcasp7_mcasp_ahclkr_pin_0:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp7_mcasp_ahclkr_pout_0:39,dev_mcasp7_mcasp_ahclkx_pin_0:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp7_mcasp_ahclkx_pout_0:39,dev_mcasp7_vbusp_clk:39,dev_mcasp8_aux_clk:39,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp8_mcasp_aclkr_pin_0:39,dev_mcasp8_mcasp_aclkr_pout_0:39,dev_mcasp8_mcasp_aclkx_pin_0:39,dev_mcasp8_mcasp_aclkx_pout_0:39,dev_mcasp8_mcasp_ahclkr_pin_0:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp8_mcasp_ahclkr_pout_0:39,dev_mcasp8_mcasp_ahclkx_pin_0:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp8_mcasp_ahclkx_pout_0:39,dev_mcasp8_vbusp_clk:39,dev_mcasp9_aux_clk:39,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:39,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:39,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mcasp9_mcasp_aclkr_pin_0:39,dev_mcasp9_mcasp_aclkr_pout_0:39,dev_mcasp9_mcasp_aclkx_pin_0:39,dev_mcasp9_mcasp_aclkx_pout_0:39,dev_mcasp9_mcasp_ahclkr_pin_0:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp9_mcasp_ahclkr_pout_0:39,dev_mcasp9_mcasp_ahclkx_pin_0:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:39,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:39,dev_mcasp9_mcasp_ahclkx_pout_0:39,dev_mcasp9_vbusp_clk:39,dev_mcspi0_bus_clkspiref_clk:26,dev_mcspi0_bus_io_clkspii_clk:26,dev_mcspi0_bus_io_clkspio_clk:26,dev_mcspi0_bus_vbusp_clk:26,dev_mcspi0_clkspiref_clk:39,dev_mcspi0_io_clkspio_clk:39,dev_mcspi0_vbusp_clk:39,dev_mcspi1_bus_clkspiref_clk:26,dev_mcspi1_bus_io_clkspii_clk:26,dev_mcspi1_bus_io_clkspio_clk:26,dev_mcspi1_bus_vbusp_clk:26,dev_mcspi1_clkspiref_clk:39,dev_mcspi1_io_clkspio_clk:39,dev_mcspi1_vbusp_clk:39,dev_mcspi2_bus_clkspiref_clk:26,dev_mcspi2_bus_io_clkspii_clk:26,dev_mcspi2_bus_io_clkspio_clk:26,dev_mcspi2_bus_vbusp_clk:26,dev_mcspi2_clkspiref_clk:39,dev_mcspi2_io_clkspio_clk:39,dev_mcspi2_vbusp_clk:39,dev_mcspi3_bus_clkspiref_clk:26,dev_mcspi3_bus_io_clkspii_clk:26,dev_mcspi3_bus_io_clkspio_clk:26,dev_mcspi3_bus_vbusp_clk:26,dev_mcspi3_clkspiref_clk:39,dev_mcspi3_io_clkspii_clk:39,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:39,dev_mcspi3_io_clkspio_clk:39,dev_mcspi3_vbusp_clk:39,dev_mcspi4_bus_clkspiref_clk:26,dev_mcspi4_bus_vbusp_clk:26,dev_mcspi4_clkspiref_clk:39,dev_mcspi4_io_clkspii_clk:39,dev_mcspi4_io_clkspio_clk:39,dev_mcspi4_vbusp_clk:39,dev_mcspi5_clkspiref_clk:39,dev_mcspi5_io_clkspio_clk:39,dev_mcspi5_vbusp_clk:39,dev_mcspi6_clkspiref_clk:39,dev_mcspi6_io_clkspio_clk:39,dev_mcspi6_vbusp_clk:39,dev_mcspi7_clkspiref_clk:39,dev_mcspi7_io_clkspio_clk:39,dev_mcspi7_vbusp_clk:39,dev_mcu_adc0_adc_clk:39,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:39,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:39,dev_mcu_adc0_bus_adc_clk:26,dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:26,dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:26,dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_adc0_bus_sys_clk:26,dev_mcu_adc0_bus_vbus_clk:26,dev_mcu_adc0_sys_clk:39,dev_mcu_adc0_vbus_clk:39,dev_mcu_adc1_adc_clk:39,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:39,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:39,dev_mcu_adc1_bus_adc_clk:26,dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:26,dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:26,dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_adc1_bus_sys_clk:26,dev_mcu_adc1_bus_vbus_clk:26,dev_mcu_adc1_sys_clk:39,dev_mcu_adc1_vbus_clk:39,dev_mcu_armss0_bus_interface_clk:26,dev_mcu_armss0_cpu0_bus_cpu_clk:26,dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:26,dev_mcu_armss0_cpu0_bus_interface_clk:26,dev_mcu_armss0_cpu0_bus_interface_phas:26,dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_armss0_cpu1_bus_cpu_clk:26,dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:26,dev_mcu_armss0_cpu1_bus_interface_clk:26,dev_mcu_armss0_cpu1_bus_interface_phas:26,dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:26,dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:26,dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:26,dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:26,dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:26,dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:26,dev_mcu_cpsw0_bus_cppi_clk_clk:26,dev_mcu_cpsw0_bus_cpts_genf0_0:26,dev_mcu_cpsw0_bus_cpts_rft_clk:26,dev_mcu_cpsw0_bus_gmii1_mr_clk:26,dev_mcu_cpsw0_bus_gmii1_mt_clk:26,dev_mcu_cpsw0_bus_gmii_rft_clk:26,dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:26,dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:26,dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:26,dev_mcu_cpsw0_bus_rmii_mhz_50_clk:26,dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:26,dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:26,dev_mcu_cpsw0_cppi_clk_clk:39,dev_mcu_cpsw0_cpts_genf0_0:39,dev_mcu_cpsw0_cpts_rft_clk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:39,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:39,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:39,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:39,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:39,dev_mcu_cpsw0_gmii1_mr_clk:39,dev_mcu_cpsw0_gmii1_mt_clk:39,dev_mcu_cpsw0_gmii_rft_clk:39,dev_mcu_cpsw0_mdio_mdclk_o_0:39,dev_mcu_cpsw0_rgmii1_rxc_i:39,dev_mcu_cpsw0_rgmii1_txc_i:39,dev_mcu_cpsw0_rgmii1_txc_o:39,dev_mcu_cpsw0_rgmii_mhz_250_clk:39,dev_mcu_cpsw0_rgmii_mhz_50_clk:39,dev_mcu_cpsw0_rgmii_mhz_5_clk:39,dev_mcu_cpsw0_rmii_mhz_50_clk:39,dev_mcu_cpt2_aggr0_bus_vclk_clk:26,dev_mcu_cpt2_aggr0_vclk_clk:39,dev_mcu_ctrl_mmr0_bus_vbusp_clk:26,dev_mcu_dcc0_bus_dcc_clksrc0_clk:26,dev_mcu_dcc0_bus_dcc_clksrc1_clk:26,dev_mcu_dcc0_bus_dcc_clksrc2_clk:26,dev_mcu_dcc0_bus_dcc_clksrc3_clk:26,dev_mcu_dcc0_bus_dcc_clksrc4_clk:26,dev_mcu_dcc0_bus_dcc_clksrc5_clk:26,dev_mcu_dcc0_bus_dcc_clksrc6_clk:26,dev_mcu_dcc0_bus_dcc_clksrc7_clk:26,dev_mcu_dcc0_bus_dcc_input00_clk:26,dev_mcu_dcc0_bus_dcc_input01_clk:26,dev_mcu_dcc0_bus_dcc_input02_clk:26,dev_mcu_dcc0_bus_dcc_input10_clk:26,dev_mcu_dcc0_bus_vbus_clk:26,dev_mcu_dcc0_dcc_clksrc0_clk:39,dev_mcu_dcc0_dcc_clksrc1_clk:39,dev_mcu_dcc0_dcc_clksrc2_clk:39,dev_mcu_dcc0_dcc_clksrc3_clk:39,dev_mcu_dcc0_dcc_clksrc4_clk:39,dev_mcu_dcc0_dcc_clksrc5_clk:39,dev_mcu_dcc0_dcc_clksrc6_clk:39,dev_mcu_dcc0_dcc_clksrc7_clk:39,dev_mcu_dcc0_dcc_input00_clk:39,dev_mcu_dcc0_dcc_input01_clk:39,dev_mcu_dcc0_dcc_input02_clk:39,dev_mcu_dcc0_dcc_input10_clk:39,dev_mcu_dcc0_vbus_clk:39,dev_mcu_dcc1_bus_dcc_clksrc0_clk:26,dev_mcu_dcc1_bus_dcc_clksrc1_clk:26,dev_mcu_dcc1_bus_dcc_clksrc2_clk:26,dev_mcu_dcc1_bus_dcc_clksrc3_clk:26,dev_mcu_dcc1_bus_dcc_clksrc4_clk:26,dev_mcu_dcc1_bus_dcc_clksrc5_clk:26,dev_mcu_dcc1_bus_dcc_clksrc6_clk:26,dev_mcu_dcc1_bus_dcc_clksrc7_clk:26,dev_mcu_dcc1_bus_dcc_input00_clk:26,dev_mcu_dcc1_bus_dcc_input01_clk:26,dev_mcu_dcc1_bus_dcc_input02_clk:26,dev_mcu_dcc1_bus_dcc_input10_clk:26,dev_mcu_dcc1_bus_vbus_clk:26,dev_mcu_dcc1_dcc_clksrc0_clk:39,dev_mcu_dcc1_dcc_clksrc1_clk:39,dev_mcu_dcc1_dcc_clksrc2_clk:39,dev_mcu_dcc1_dcc_clksrc3_clk:39,dev_mcu_dcc1_dcc_clksrc4_clk:39,dev_mcu_dcc1_dcc_clksrc5_clk:39,dev_mcu_dcc1_dcc_clksrc6_clk:39,dev_mcu_dcc1_dcc_clksrc7_clk:39,dev_mcu_dcc1_dcc_input00_clk:39,dev_mcu_dcc1_dcc_input01_clk:39,dev_mcu_dcc1_dcc_input02_clk:39,dev_mcu_dcc1_dcc_input10_clk:39,dev_mcu_dcc1_vbus_clk:39,dev_mcu_dcc2_bus_dcc_clksrc0_clk:26,dev_mcu_dcc2_bus_dcc_clksrc1_clk:26,dev_mcu_dcc2_bus_dcc_clksrc2_clk:26,dev_mcu_dcc2_bus_dcc_clksrc3_clk:26,dev_mcu_dcc2_bus_dcc_clksrc4_clk:26,dev_mcu_dcc2_bus_dcc_clksrc5_clk:26,dev_mcu_dcc2_bus_dcc_clksrc6_clk:26,dev_mcu_dcc2_bus_dcc_clksrc7_clk:26,dev_mcu_dcc2_bus_dcc_input00_clk:26,dev_mcu_dcc2_bus_dcc_input01_clk:26,dev_mcu_dcc2_bus_dcc_input02_clk:26,dev_mcu_dcc2_bus_dcc_input10_clk:26,dev_mcu_dcc2_bus_vbus_clk:26,dev_mcu_dcc2_dcc_clksrc0_clk:39,dev_mcu_dcc2_dcc_clksrc1_clk:39,dev_mcu_dcc2_dcc_clksrc3_clk:39,dev_mcu_dcc2_dcc_clksrc4_clk:39,dev_mcu_dcc2_dcc_clksrc6_clk:39,dev_mcu_dcc2_dcc_clksrc7_clk:39,dev_mcu_dcc2_dcc_input00_clk:39,dev_mcu_dcc2_dcc_input01_clk:39,dev_mcu_dcc2_dcc_input02_clk:39,dev_mcu_dcc2_dcc_input10_clk:39,dev_mcu_dcc2_vbus_clk:39,dev_mcu_debugss0_bus_atb0_clk:26,dev_mcu_debugss0_bus_atb1_clk:26,dev_mcu_debugss0_bus_atb2_clk:26,dev_mcu_debugss0_bus_atb3_clk:26,dev_mcu_debugss0_bus_cfg_clk:26,dev_mcu_debugss0_bus_dbg_clk:26,dev_mcu_debugss0_bus_sys_clk:26,dev_mcu_ecc_aggr0_bus_aggr_clk:26,dev_mcu_ecc_aggr1_bus_aggr_clk:26,dev_mcu_efuse0_bus_efc0_ctl_fclk:26,dev_mcu_efuse0_bus_efc1_ctl_fclk:26,dev_mcu_efuse0_bus_efc2_ctl_fclk:26,dev_mcu_efuse0_bus_efc3_ctl_fclk:26,dev_mcu_efuse0_bus_vbusp_clk_clk:26,dev_mcu_esm0_bus_clk:26,dev_mcu_esm0_clk:39,dev_mcu_fss0_fsas_0_gclk:39,dev_mcu_fss0_hyperbus0_bus_cba_clk:26,dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:26,dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:26,dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:26,dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:26,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:26,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:26,dev_mcu_fss0_hyperbus1p0_0_cba_clk:39,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:39,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:39,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:39,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:39,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:39,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:39,dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:26,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:26,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:26,dev_mcu_fss0_ospi_0_ospi_dqs_clk:39,dev_mcu_fss0_ospi_0_ospi_hclk_clk:39,dev_mcu_fss0_ospi_0_ospi_iclk_clk:39,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:39,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:39,dev_mcu_fss0_ospi_0_ospi_oclk_clk:39,dev_mcu_fss0_ospi_0_ospi_pclk_clk:39,dev_mcu_fss0_ospi_0_ospi_rclk_clk:39,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:39,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:39,dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:26,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:26,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:26,dev_mcu_fss0_ospi_1_ospi_dqs_clk:39,dev_mcu_fss0_ospi_1_ospi_hclk_clk:39,dev_mcu_fss0_ospi_1_ospi_iclk_clk:39,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:39,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:39,dev_mcu_fss0_ospi_1_ospi_oclk_clk:39,dev_mcu_fss0_ospi_1_ospi_pclk_clk:39,dev_mcu_fss0_ospi_1_ospi_rclk_clk:39,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:39,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:39,dev_mcu_i2c0_bus_clk:26,dev_mcu_i2c0_bus_piscl:26,dev_mcu_i2c0_bus_pisys_clk:26,dev_mcu_i2c0_clk:39,dev_mcu_i2c0_piscl_0:39,dev_mcu_i2c0_pisys_clk:39,dev_mcu_i2c0_porscl_0:39,dev_mcu_i2c1_clk:39,dev_mcu_i2c1_piscl_0:39,dev_mcu_i2c1_pisys_clk:39,dev_mcu_i3c0_i3c_pclk_clk:39,dev_mcu_i3c0_i3c_scl_di:39,dev_mcu_i3c0_i3c_scl_do_0:39,dev_mcu_i3c0_i3c_sclk_clk:39,dev_mcu_i3c1_i3c_pclk_clk:39,dev_mcu_i3c1_i3c_scl_di:39,dev_mcu_i3c1_i3c_scl_do_0:39,dev_mcu_i3c1_i3c_sclk_clk:39,dev_mcu_mcan0_bus_mcanss_cclk_clk:26,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:26,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:26,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:26,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_mcan0_bus_mcanss_hclk_clk:26,dev_mcu_mcan0_mcanss_cclk_clk:39,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:39,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:39,dev_mcu_mcan0_mcanss_hclk_clk:39,dev_mcu_mcan1_bus_mcanss_cclk_clk:26,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:26,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:26,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:26,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_mcan1_bus_mcanss_hclk_clk:26,dev_mcu_mcan1_mcanss_cclk_clk:39,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:39,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:39,dev_mcu_mcan1_mcanss_hclk_clk:39,dev_mcu_mcspi0_bus_clkspiref_clk:26,dev_mcu_mcspi0_bus_io_clkspii_clk:26,dev_mcu_mcspi0_bus_io_clkspio_clk:26,dev_mcu_mcspi0_bus_vbusp_clk:26,dev_mcu_mcspi0_clkspiref_clk:39,dev_mcu_mcspi0_io_clkspio_clk:39,dev_mcu_mcspi0_vbusp_clk:39,dev_mcu_mcspi1_bus_clkspiref_clk:26,dev_mcu_mcspi1_bus_io_clkspii_clk:26,dev_mcu_mcspi1_bus_io_clkspio_clk:26,dev_mcu_mcspi1_bus_vbusp_clk:26,dev_mcu_mcspi1_clkspiref_clk:39,dev_mcu_mcspi1_io_clkspii_clk:39,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:39,dev_mcu_mcspi1_io_clkspio_clk:39,dev_mcu_mcspi1_vbusp_clk:39,dev_mcu_mcspi2_bus_clkspiref_clk:26,dev_mcu_mcspi2_bus_vbusp_clk:26,dev_mcu_mcspi2_clkspiref_clk:39,dev_mcu_mcspi2_io_clkspii_clk:39,dev_mcu_mcspi2_io_clkspio_clk:39,dev_mcu_mcspi2_vbusp_clk:39,dev_mcu_msram0_bus_cclk_clk:26,dev_mcu_msram0_bus_vclk_clk:26,dev_mcu_navss0_bus_cpsw0clk:26,dev_mcu_navss0_bus_modss_vd2clk:26,dev_mcu_navss0_bus_pdma_mcu1clk:26,dev_mcu_navss0_bus_udmass_vd2clk:26,dev_mcu_navss0_intaggr_0_sys_clk:39,dev_mcu_navss0_intr_router_0_intr_clk:39,dev_mcu_navss0_mcrc_0_clk:39,dev_mcu_navss0_modss_vd2clk:39,dev_mcu_navss0_proxy_0_clk_clk:39,dev_mcu_navss0_ringacc_0_sys_clk:39,dev_mcu_navss0_udmap_0_sys_clk:39,dev_mcu_navss0_udmass_vd2clk:39,dev_mcu_pbist0_bus_clk1_clk:26,dev_mcu_pbist0_bus_clk2_clk:26,dev_mcu_pbist0_bus_clk4_clk:26,dev_mcu_pdma0_bus_vclk:26,dev_mcu_pdma1_bus_vclk:26,dev_mcu_pll_mmr0_bus_vbusp_clk:26,dev_mcu_psram0_bus_clk_clk:26,dev_mcu_r5fss0_core0_cpu_clk:39,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:39,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:39,dev_mcu_r5fss0_core0_interface_clk:39,dev_mcu_r5fss0_core1_cpu_clk:39,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:39,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:39,dev_mcu_r5fss0_core1_interface_clk:39,dev_mcu_rom0_bus_clk_clk:26,dev_mcu_rti0_bus_rti_clk:26,dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_mcu_rti0_bus_vbusp_clk:26,dev_mcu_rti0_rti_clk:39,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_rti0_vbusp_clk:39,dev_mcu_rti1_bus_rti_clk:26,dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_mcu_rti1_bus_vbusp_clk:26,dev_mcu_rti1_rti_clk:39,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_rti1_vbusp_clk:39,dev_mcu_sa2_ul0_pka_in_clk:39,dev_mcu_sa2_ul0_x1_clk:39,dev_mcu_sa2_ul0_x2_clk:39,dev_mcu_sec_mmr0_bus_vbusp_clk:26,dev_mcu_timer0_bus_timer_hclk_clk:26,dev_mcu_timer0_bus_timer_tclk_clk:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_mcu_timer0_timer_hclk_clk:39,dev_mcu_timer0_timer_pwm_0:39,dev_mcu_timer0_timer_tclk_clk:39,dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:39,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:39,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:39,dev_mcu_timer1_bus_timer_hclk_clk:26,dev_mcu_timer1_bus_timer_tclk_clk:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_mcu_timer1_timer_hclk_clk:39,dev_mcu_timer1_timer_tclk_clk:39,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm_0:39,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:39,dev_mcu_timer2_bus_timer_hclk_clk:26,dev_mcu_timer2_bus_timer_tclk_clk:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_mcu_timer2_timer_hclk_clk:39,dev_mcu_timer2_timer_pwm_0:39,dev_mcu_timer2_timer_tclk_clk:39,dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:39,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:39,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:39,dev_mcu_timer3_bus_timer_hclk_clk:26,dev_mcu_timer3_bus_timer_tclk_clk:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_mcu_timer3_timer_hclk_clk:39,dev_mcu_timer3_timer_tclk_clk:39,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm_0:39,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:39,dev_mcu_timer4_timer_hclk_clk:39,dev_mcu_timer4_timer_pwm_0:39,dev_mcu_timer4_timer_tclk_clk:39,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:39,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:39,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:39,dev_mcu_timer5_timer_hclk_clk:39,dev_mcu_timer5_timer_tclk_clk:39,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm_0:39,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:39,dev_mcu_timer6_timer_hclk_clk:39,dev_mcu_timer6_timer_pwm_0:39,dev_mcu_timer6_timer_tclk_clk:39,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:39,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:39,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:39,dev_mcu_timer7_timer_hclk_clk:39,dev_mcu_timer7_timer_tclk_clk:39,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm_0:39,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:39,dev_mcu_timer8_timer_hclk_clk:39,dev_mcu_timer8_timer_pwm_0:39,dev_mcu_timer8_timer_tclk_clk:39,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:39,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:39,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:39,dev_mcu_timer9_timer_hclk_clk:39,dev_mcu_timer9_timer_tclk_clk:39,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm_0:39,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:39,dev_mcu_uart0_bus_fclk_clk:26,dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:26,dev_mcu_uart0_bus_vbusp_clk:26,dev_mcu_uart0_fclk_clk:39,dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:39,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:39,dev_mcu_uart0_vbusp_clk:39,dev_mlb0_mlbss_amlb_clk:39,dev_mlb0_mlbss_hclk_clk:39,dev_mlb0_mlbss_mlb_clk:39,dev_mlb0_mlbss_pclk_clk:39,dev_mlb0_mlbss_sclk_clk:39,dev_mmcsd0_bus_emmcsdss_vbus_clk:26,dev_mmcsd0_bus_emmcsdss_xin_clk:26,dev_mmcsd0_emmcss_io_clk_0:39,dev_mmcsd0_emmcss_vbus_clk:39,dev_mmcsd0_emmcss_xin_clk:39,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:39,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:39,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:39,dev_mmcsd1_bus_emmcsdss_vbus_clk:26,dev_mmcsd1_bus_emmcsdss_xin_clk:26,dev_mmcsd1_emmcsdss_io_clk_i_0:39,dev_mmcsd1_emmcsdss_io_clk_o_0:39,dev_mmcsd1_emmcsdss_vbus_clk:39,dev_mmcsd1_emmcsdss_xin_clk:39,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:39,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:39,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:39,dev_mmcsd2_emmcsdss_io_clk_i_0:39,dev_mmcsd2_emmcsdss_io_clk_o_0:39,dev_mmcsd2_emmcsdss_vbus_clk:39,dev_mmcsd2_emmcsdss_xin_clk:39,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:39,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:39,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:39,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:39,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:26,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:26,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:26,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:26,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:26,dev_navss0_bus_cpts0_genf2_0:26,dev_navss0_bus_cpts0_genf3_0:26,dev_navss0_bus_cpts0_genf4_0:26,dev_navss0_bus_cpts0_genf5_0:26,dev_navss0_bus_icss_g0clk:26,dev_navss0_bus_icss_g1clk:26,dev_navss0_bus_icss_g2clk:26,dev_navss0_bus_modss_vd2clk:26,dev_navss0_bus_msmc0clk:26,dev_navss0_bus_nbss_vclk:26,dev_navss0_bus_nbss_vd2clk:26,dev_navss0_bus_pdma_main1clk:26,dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:26,dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:26,dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:26,dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:26,dev_navss0_bus_udmass_vd2clk:26,dev_navss0_cpts_0_rclk:39,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:39,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:39,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:39,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:39,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:39,dev_navss0_cpts_0_ts_genf0:39,dev_navss0_cpts_0_ts_genf1:39,dev_navss0_cpts_0_vbusp_gclk:39,dev_navss0_dti_0_clk_clk:39,dev_navss0_dti_0_ext0_dti_clk_clk:39,dev_navss0_dti_0_ext1_dti_clk_clk:39,dev_navss0_dti_0_ext2_dti_clk_clk:39,dev_navss0_dti_0_ext3_dti_clk_clk:39,dev_navss0_intr_router_0_intr_clk:39,dev_navss0_mailbox_0_vclk_clk:39,dev_navss0_mailbox_10_vclk_clk:39,dev_navss0_mailbox_11_vclk_clk:39,dev_navss0_mailbox_1_vclk_clk:39,dev_navss0_mailbox_2_vclk_clk:39,dev_navss0_mailbox_3_vclk_clk:39,dev_navss0_mailbox_4_vclk_clk:39,dev_navss0_mailbox_5_vclk_clk:39,dev_navss0_mailbox_6_vclk_clk:39,dev_navss0_mailbox_7_vclk_clk:39,dev_navss0_mailbox_8_vclk_clk:39,dev_navss0_mailbox_9_vclk_clk:39,dev_navss0_mcrc_0_clk:39,dev_navss0_modss_intaggr_0_sys_clk:39,dev_navss0_modss_intaggr_1_sys_clk:39,dev_navss0_modss_vd2clk:39,dev_navss0_proxy_0_clk_clk:39,dev_navss0_ringacc_0_sys_clk:39,dev_navss0_spinlock_0_clk:39,dev_navss0_tbu_0_clk_clk:39,dev_navss0_tcu_0_clk_clk:39,dev_navss0_timermgr_0_eon_tick_evt:39,dev_navss0_timermgr_0_vclk_clk:39,dev_navss0_timermgr_1_eon_tick_evt:39,dev_navss0_timermgr_1_vclk_clk:39,dev_navss0_udmap_0_sys_clk:39,dev_navss0_udmass_intaggr_0_sys_clk:39,dev_navss0_udmass_vd2clk:39,dev_navss0_virtss_vd2clk:39,dev_navss512l_main_0_cpts0_genf2_0:39,dev_navss512l_main_0_cpts0_genf3_0:39,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:26,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:26,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:26,dev_pbist0_bus_clk1_clk:26,dev_pbist0_bus_clk2_clk:26,dev_pbist0_bus_clk4_clk:26,dev_pbist1_bus_clk1_clk:26,dev_pbist1_bus_clk2_clk:26,dev_pbist1_bus_clk4_clk:26,dev_pcie0_bus_pcie_cba_clk:26,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:26,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:26,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:26,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:26,dev_pcie0_bus_pcie_txi0_clk:26,dev_pcie0_bus_pcie_txr0_clk:26,dev_pcie0_bus_pcie_txr1_clk:26,dev_pcie0_pcie_cba_clk:39,dev_pcie0_pcie_cpts_rclk_clk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:39,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:39,dev_pcie0_pcie_lane0_refclk:39,dev_pcie0_pcie_lane0_rxclk:39,dev_pcie0_pcie_lane0_rxfclk:39,dev_pcie0_pcie_lane0_txclk:39,dev_pcie0_pcie_lane0_txfclk:39,dev_pcie0_pcie_lane0_txmclk:39,dev_pcie0_pcie_lane1_refclk:39,dev_pcie0_pcie_lane1_rxclk:39,dev_pcie0_pcie_lane1_rxfclk:39,dev_pcie0_pcie_lane1_txclk:39,dev_pcie0_pcie_lane1_txfclk:39,dev_pcie0_pcie_lane1_txmclk:39,dev_pcie0_pcie_pm_clk:39,dev_pcie1_bus_pcie_cba_clk:26,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:26,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:26,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:26,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:26,dev_pcie1_bus_pcie_txi0_clk:26,dev_pcie1_bus_pcie_txr0_clk:26,dev_pcie1_pcie_cba_clk:39,dev_pcie1_pcie_cpts_rclk_clk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:39,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:39,dev_pcie1_pcie_lane0_refclk:39,dev_pcie1_pcie_lane0_rxclk:39,dev_pcie1_pcie_lane0_rxfclk:39,dev_pcie1_pcie_lane0_txclk:39,dev_pcie1_pcie_lane0_txfclk:39,dev_pcie1_pcie_lane0_txmclk:39,dev_pcie1_pcie_lane1_refclk:39,dev_pcie1_pcie_lane1_rxclk:39,dev_pcie1_pcie_lane1_rxfclk:39,dev_pcie1_pcie_lane1_txclk:39,dev_pcie1_pcie_lane1_txfclk:39,dev_pcie1_pcie_lane1_txmclk:39,dev_pcie1_pcie_pm_clk:39,dev_pcie2_pcie_cba_clk:39,dev_pcie2_pcie_cpts_rclk_clk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:39,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:39,dev_pcie2_pcie_lane0_refclk:39,dev_pcie2_pcie_lane0_rxclk:39,dev_pcie2_pcie_lane0_rxfclk:39,dev_pcie2_pcie_lane0_txclk:39,dev_pcie2_pcie_lane0_txfclk:39,dev_pcie2_pcie_lane0_txmclk:39,dev_pcie2_pcie_lane1_refclk:39,dev_pcie2_pcie_lane1_rxclk:39,dev_pcie2_pcie_lane1_rxfclk:39,dev_pcie2_pcie_lane1_txclk:39,dev_pcie2_pcie_lane1_txfclk:39,dev_pcie2_pcie_lane1_txmclk:39,dev_pcie2_pcie_pm_clk:39,dev_pcie3_pcie_cba_clk:39,dev_pcie3_pcie_cpts_rclk_clk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:39,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:39,dev_pcie3_pcie_lane0_refclk:39,dev_pcie3_pcie_lane0_rxclk:39,dev_pcie3_pcie_lane0_rxfclk:39,dev_pcie3_pcie_lane0_txclk:39,dev_pcie3_pcie_lane0_txfclk:39,dev_pcie3_pcie_lane0_txmclk:39,dev_pcie3_pcie_lane1_refclk:39,dev_pcie3_pcie_lane1_rxclk:39,dev_pcie3_pcie_lane1_rxfclk:39,dev_pcie3_pcie_lane1_txclk:39,dev_pcie3_pcie_lane1_txfclk:39,dev_pcie3_pcie_lane1_txmclk:39,dev_pcie3_pcie_pm_clk:39,dev_pdma0_bus_vclk:26,dev_pdma1_bus_vclk:26,dev_pdma_debug0_bus_vclk:26,dev_pll_mmr0_bus_vbusp_clk:26,dev_pllctrl0_bus_pll_clkout_clk:26,dev_pllctrl0_bus_pll_refclk_clk:26,dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:26,dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_pllctrl0_bus_vbus_slv_refclk_clk:26,dev_pru_icssg0_bus_core_clk:26,dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:26,dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pru_icssg0_bus_iep_clk:26,dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:26,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:26,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:26,dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:26,dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:26,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:26,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:26,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:26,dev_pru_icssg0_bus_rgmii_mhz_250_clk:26,dev_pru_icssg0_bus_rgmii_mhz_50_clk:26,dev_pru_icssg0_bus_rgmii_mhz_5_clk:26,dev_pru_icssg0_bus_uclk_clk:26,dev_pru_icssg0_bus_vclk_clk:26,dev_pru_icssg0_bus_wiz0_rx_slv_clk:26,dev_pru_icssg0_bus_wiz0_tx_slv_clk:26,dev_pru_icssg0_bus_wiz1_rx_slv_clk:26,dev_pru_icssg0_bus_wiz1_tx_slv_clk:26,dev_pru_icssg0_core_clk:39,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:39,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pru_icssg0_iep_clk:39,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:39,dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:39,dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:39,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:39,dev_pru_icssg0_pr1_mdio_mdclk_o_0:39,dev_pru_icssg0_pr1_rgmii0_rxc_i_0:39,dev_pru_icssg0_pr1_rgmii0_txc_i_0:39,dev_pru_icssg0_pr1_rgmii0_txc_o_0:39,dev_pru_icssg0_pr1_rgmii1_rxc_i_0:39,dev_pru_icssg0_pr1_rgmii1_txc_i_0:39,dev_pru_icssg0_pr1_rgmii1_txc_o_0:39,dev_pru_icssg0_rgmii_mhz_250_clk:39,dev_pru_icssg0_rgmii_mhz_50_clk:39,dev_pru_icssg0_rgmii_mhz_5_clk:39,dev_pru_icssg0_uclk_clk:39,dev_pru_icssg0_vclk_clk:39,dev_pru_icssg1_bus_core_clk:26,dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:26,dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pru_icssg1_bus_iep_clk:26,dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:26,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:26,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:26,dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:26,dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:26,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:26,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:26,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:26,dev_pru_icssg1_bus_rgmii_mhz_250_clk:26,dev_pru_icssg1_bus_rgmii_mhz_50_clk:26,dev_pru_icssg1_bus_rgmii_mhz_5_clk:26,dev_pru_icssg1_bus_uclk_clk:26,dev_pru_icssg1_bus_vclk_clk:26,dev_pru_icssg1_bus_wiz0_rx_slv_clk:26,dev_pru_icssg1_bus_wiz0_tx_slv_clk:26,dev_pru_icssg1_bus_wiz1_rx_slv_clk:26,dev_pru_icssg1_bus_wiz1_tx_slv_clk:26,dev_pru_icssg1_core_clk:39,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:39,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pru_icssg1_iep_clk:39,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:39,dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:39,dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:39,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:39,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:39,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:39,dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:39,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:39,dev_pru_icssg1_pr1_mdio_mdclk_o_0:39,dev_pru_icssg1_pr1_rgmii0_rxc_i_0:39,dev_pru_icssg1_pr1_rgmii0_txc_i_0:39,dev_pru_icssg1_pr1_rgmii0_txc_o_0:39,dev_pru_icssg1_pr1_rgmii1_rxc_i_0:39,dev_pru_icssg1_pr1_rgmii1_txc_i_0:39,dev_pru_icssg1_pr1_rgmii1_txc_o_0:39,dev_pru_icssg1_rgmii_mhz_250_clk:39,dev_pru_icssg1_rgmii_mhz_50_clk:39,dev_pru_icssg1_rgmii_mhz_5_clk:39,dev_pru_icssg1_serdes0_refclk:39,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:39,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:39,dev_pru_icssg1_serdes0_rxclk:39,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:39,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:39,dev_pru_icssg1_serdes0_rxfclk:39,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:39,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:39,dev_pru_icssg1_serdes0_txclk:39,dev_pru_icssg1_serdes0_txfclk:39,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:39,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:39,dev_pru_icssg1_serdes0_txmclk:39,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:39,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:39,dev_pru_icssg1_serdes1_refclk:39,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:39,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:39,dev_pru_icssg1_serdes1_rxclk:39,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:39,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:39,dev_pru_icssg1_serdes1_rxfclk:39,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:39,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:39,dev_pru_icssg1_serdes1_txclk:39,dev_pru_icssg1_serdes1_txfclk:39,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:39,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:39,dev_pru_icssg1_serdes1_txmclk:39,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:39,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:39,dev_pru_icssg1_uclk_clk:39,dev_pru_icssg1_vclk_clk:39,dev_pru_icssg2_bus_core_clk:26,dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:26,dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pru_icssg2_bus_iep_clk:26,dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:26,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:26,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:26,dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:26,dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:26,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:26,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:26,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:26,dev_pru_icssg2_bus_rgmii_mhz_250_clk:26,dev_pru_icssg2_bus_rgmii_mhz_50_clk:26,dev_pru_icssg2_bus_rgmii_mhz_5_clk:26,dev_pru_icssg2_bus_uclk_clk:26,dev_pru_icssg2_bus_vclk_clk:26,dev_pru_icssg2_bus_wiz0_rx_slv_clk:26,dev_pru_icssg2_bus_wiz0_tx_mst_clk:26,dev_pru_icssg2_bus_wiz0_tx_slv_clk:26,dev_pru_icssg2_bus_wiz1_rx_slv_clk:26,dev_pru_icssg2_bus_wiz1_tx_mst_clk:26,dev_pru_icssg2_bus_wiz1_tx_slv_clk:26,dev_psc0_bus_clk:26,dev_psc0_bus_slow_clk:26,dev_psc0_clk:39,dev_psc0_slow_clk:39,dev_psramecc0_bus_clk_clk:26,dev_pulsar_sl_main_0_interface0_phase_0:39,dev_pulsar_sl_main_0_interface1_phase_0:39,dev_pulsar_sl_main_1_interface0_phase_0:39,dev_pulsar_sl_main_1_interface1_phase_0:39,dev_pulsar_sl_mcu_0_interface0_phase_0:39,dev_pulsar_sl_mcu_0_interface0_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:39,dev_pulsar_sl_mcu_0_interface1_phase_0:39,dev_pulsar_sl_mcu_0_interface1_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:39,dev_r5fss0_core0_cpu_clk:39,dev_r5fss0_core0_interface_clk:39,dev_r5fss0_core1_cpu_clk:39,dev_r5fss0_core1_interface_clk:39,dev_r5fss0_introuter0_intr_clk:39,dev_r5fss1_core0_cpu_clk:39,dev_r5fss1_core0_interface_clk:39,dev_r5fss1_core1_cpu_clk:39,dev_r5fss1_core1_interface_clk:39,dev_r5fss1_introuter0_intr_clk:39,dev_rti0_bus_rti_clk:26,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:26,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:26,dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_rti0_bus_vbusp_clk:26,dev_rti0_rti_clk:39,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti0_vbusp_clk:39,dev_rti15_rti_clk:39,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti15_vbusp_clk:39,dev_rti16_rti_clk:39,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti16_vbusp_clk:39,dev_rti1_bus_rti_clk:26,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:26,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:26,dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_rti1_bus_vbusp_clk:26,dev_rti1_rti_clk:39,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti1_vbusp_clk:39,dev_rti24_rti_clk:39,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti24_vbusp_clk:39,dev_rti25_rti_clk:39,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti25_vbusp_clk:39,dev_rti28_rti_clk:39,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti28_vbusp_clk:39,dev_rti29_rti_clk:39,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti29_vbusp_clk:39,dev_rti2_bus_rti_clk:26,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:26,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:26,dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_rti2_bus_vbusp_clk:26,dev_rti30_rti_clk:39,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti30_vbusp_clk:39,dev_rti31_rti_clk:39,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:39,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:39,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:39,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:39,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:39,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:39,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:39,dev_rti31_vbusp_clk:39,dev_rti3_bus_rti_clk:26,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:26,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:26,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:26,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:26,dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_rti3_bus_vbusp_clk:26,dev_sa2_ul0_bus_pka_in_clk:26,dev_sa2_ul0_bus_x1_clk:26,dev_sa2_ul0_bus_x2_clk:26,dev_sa2_ul0_pka_in_clk:39,dev_sa2_ul0_x1_clk:39,dev_sa2_ul0_x2_clk:39,dev_serdes0_bus_clk:26,dev_serdes0_bus_ip2_ln0_txrclk:26,dev_serdes0_bus_ip3_ln0_txrclk:26,dev_serdes0_bus_li_refclk:26,dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:26,dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:26,dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_serdes0_bus_ln0_rxclk:26,dev_serdes0_bus_ln0_txclk:26,dev_serdes0_bus_refclkpn:26,dev_serdes0_bus_refclkpp:26,dev_serdes1_bus_clk:26,dev_serdes1_bus_ip1_ln0_txrclk:26,dev_serdes1_bus_ip2_ln0_txrclk:26,dev_serdes1_bus_ip3_ln0_txrclk:26,dev_serdes1_bus_ln0_rxclk:26,dev_serdes1_bus_ln0_txclk:26,dev_serdes1_bus_refclkpn:26,dev_serdes1_bus_refclkpp:26,dev_serdes1_bus_ri_refclk:26,dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:26,dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:26,dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:26,dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_serdes_10g0_clk:39,dev_serdes_10g0_core_ref_clk:39,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_10g0_ip1_ln0_refclk:39,dev_serdes_10g0_ip1_ln0_rxclk:39,dev_serdes_10g0_ip1_ln0_rxfclk:39,dev_serdes_10g0_ip1_ln0_txclk:39,dev_serdes_10g0_ip1_ln0_txfclk:39,dev_serdes_10g0_ip1_ln0_txmclk:39,dev_serdes_10g0_ip1_ln1_refclk:39,dev_serdes_10g0_ip1_ln1_rxclk:39,dev_serdes_10g0_ip1_ln1_rxfclk:39,dev_serdes_10g0_ip1_ln1_txclk:39,dev_serdes_10g0_ip1_ln1_txfclk:39,dev_serdes_10g0_ip1_ln1_txmclk:39,dev_serdes_10g0_ip1_ln2_refclk:39,dev_serdes_10g0_ip1_ln2_rxclk:39,dev_serdes_10g0_ip1_ln2_rxfclk:39,dev_serdes_10g0_ip1_ln2_txclk:39,dev_serdes_10g0_ip1_ln2_txfclk:39,dev_serdes_10g0_ip1_ln2_txmclk:39,dev_serdes_10g0_ip1_ln3_refclk:39,dev_serdes_10g0_ip1_ln3_rxclk:39,dev_serdes_10g0_ip1_ln3_rxfclk:39,dev_serdes_10g0_ip1_ln3_txclk:39,dev_serdes_10g0_ip1_ln3_txfclk:39,dev_serdes_10g0_ip1_ln3_txmclk:39,dev_serdes_10g0_ip3_ln0_refclk:39,dev_serdes_10g0_ip3_ln0_rxclk:39,dev_serdes_10g0_ip3_ln0_rxfclk:39,dev_serdes_10g0_ip3_ln0_txclk:39,dev_serdes_10g0_ip3_ln0_txfclk:39,dev_serdes_10g0_ip3_ln0_txmclk:39,dev_serdes_10g0_ip3_ln1_refclk:39,dev_serdes_10g0_ip3_ln1_rxclk:39,dev_serdes_10g0_ip3_ln1_rxfclk:39,dev_serdes_10g0_ip3_ln1_txclk:39,dev_serdes_10g0_ip3_ln1_txfclk:39,dev_serdes_10g0_ip3_ln1_txmclk:39,dev_serdes_10g0_ip3_ln2_refclk:39,dev_serdes_10g0_ip3_ln2_rxclk:39,dev_serdes_10g0_ip3_ln2_rxfclk:39,dev_serdes_10g0_ip3_ln2_txclk:39,dev_serdes_10g0_ip3_ln2_txfclk:39,dev_serdes_10g0_ip3_ln2_txmclk:39,dev_serdes_10g0_ip3_ln3_refclk:39,dev_serdes_10g0_ip3_ln3_rxclk:39,dev_serdes_10g0_ip3_ln3_rxfclk:39,dev_serdes_10g0_ip3_ln3_txclk:39,dev_serdes_10g0_ip3_ln3_txfclk:39,dev_serdes_10g0_ip3_ln3_txmclk:39,dev_serdes_10g0_ref_out_clk:39,dev_serdes_16g0_clk:39,dev_serdes_16g0_cmn_refclk1_m_0:39,dev_serdes_16g0_cmn_refclk1_p_0:39,dev_serdes_16g0_core_ref1_clk:39,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g0_core_ref_clk:39,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g0_ip1_ln0_refclk:39,dev_serdes_16g0_ip1_ln0_rxclk:39,dev_serdes_16g0_ip1_ln0_rxfclk:39,dev_serdes_16g0_ip1_ln0_txclk:39,dev_serdes_16g0_ip1_ln0_txfclk:39,dev_serdes_16g0_ip1_ln0_txmclk:39,dev_serdes_16g0_ip1_ln1_refclk:39,dev_serdes_16g0_ip1_ln1_rxclk:39,dev_serdes_16g0_ip1_ln1_rxfclk:39,dev_serdes_16g0_ip1_ln1_txclk:39,dev_serdes_16g0_ip1_ln1_txfclk:39,dev_serdes_16g0_ip1_ln1_txmclk:39,dev_serdes_16g0_ip2_ln0_refclk:39,dev_serdes_16g0_ip2_ln0_rxclk:39,dev_serdes_16g0_ip2_ln0_rxfclk:39,dev_serdes_16g0_ip2_ln0_txclk:39,dev_serdes_16g0_ip2_ln0_txfclk:39,dev_serdes_16g0_ip2_ln0_txmclk:39,dev_serdes_16g0_ip2_ln1_refclk:39,dev_serdes_16g0_ip2_ln1_rxclk:39,dev_serdes_16g0_ip2_ln1_rxfclk:39,dev_serdes_16g0_ip2_ln1_txclk:39,dev_serdes_16g0_ip2_ln1_txfclk:39,dev_serdes_16g0_ip2_ln1_txmclk:39,dev_serdes_16g0_ip3_ln1_refclk:39,dev_serdes_16g0_ip3_ln1_rxclk:39,dev_serdes_16g0_ip3_ln1_rxfclk:39,dev_serdes_16g0_ip3_ln1_txclk:39,dev_serdes_16g0_ip3_ln1_txfclk:39,dev_serdes_16g0_ip3_ln1_txmclk:39,dev_serdes_16g0_ref1_out_clk:39,dev_serdes_16g0_ref_out_clk:39,dev_serdes_16g1_clk:39,dev_serdes_16g1_cmn_refclk1_m_0:39,dev_serdes_16g1_cmn_refclk1_p_0:39,dev_serdes_16g1_core_ref1_clk:39,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g1_core_ref_clk:39,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g1_ip1_ln0_refclk:39,dev_serdes_16g1_ip1_ln0_rxclk:39,dev_serdes_16g1_ip1_ln0_rxfclk:39,dev_serdes_16g1_ip1_ln0_txclk:39,dev_serdes_16g1_ip1_ln0_txfclk:39,dev_serdes_16g1_ip1_ln0_txmclk:39,dev_serdes_16g1_ip1_ln1_refclk:39,dev_serdes_16g1_ip1_ln1_rxclk:39,dev_serdes_16g1_ip1_ln1_rxfclk:39,dev_serdes_16g1_ip1_ln1_txclk:39,dev_serdes_16g1_ip1_ln1_txfclk:39,dev_serdes_16g1_ip1_ln1_txmclk:39,dev_serdes_16g1_ip2_ln0_refclk:39,dev_serdes_16g1_ip2_ln0_rxclk:39,dev_serdes_16g1_ip2_ln0_rxfclk:39,dev_serdes_16g1_ip2_ln0_txclk:39,dev_serdes_16g1_ip2_ln0_txfclk:39,dev_serdes_16g1_ip2_ln0_txmclk:39,dev_serdes_16g1_ip2_ln1_refclk:39,dev_serdes_16g1_ip2_ln1_rxclk:39,dev_serdes_16g1_ip2_ln1_rxfclk:39,dev_serdes_16g1_ip2_ln1_txclk:39,dev_serdes_16g1_ip2_ln1_txfclk:39,dev_serdes_16g1_ip2_ln1_txmclk:39,dev_serdes_16g1_ip3_ln1_refclk:39,dev_serdes_16g1_ip3_ln1_rxclk:39,dev_serdes_16g1_ip3_ln1_rxfclk:39,dev_serdes_16g1_ip3_ln1_txclk:39,dev_serdes_16g1_ip3_ln1_txfclk:39,dev_serdes_16g1_ip3_ln1_txmclk:39,dev_serdes_16g1_ip4_ln0_refclk:39,dev_serdes_16g1_ip4_ln0_rxclk:39,dev_serdes_16g1_ip4_ln0_rxfclk:39,dev_serdes_16g1_ip4_ln0_txclk:39,dev_serdes_16g1_ip4_ln0_txfclk:39,dev_serdes_16g1_ip4_ln0_txmclk:39,dev_serdes_16g1_ip4_ln1_refclk:39,dev_serdes_16g1_ip4_ln1_rxclk:39,dev_serdes_16g1_ip4_ln1_rxfclk:39,dev_serdes_16g1_ip4_ln1_txclk:39,dev_serdes_16g1_ip4_ln1_txfclk:39,dev_serdes_16g1_ip4_ln1_txmclk:39,dev_serdes_16g1_ref1_out_clk:39,dev_serdes_16g1_ref_out_clk:39,dev_serdes_16g2_clk:39,dev_serdes_16g2_cmn_refclk1_m_0:39,dev_serdes_16g2_cmn_refclk1_p_0:39,dev_serdes_16g2_core_ref1_clk:39,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g2_core_ref_clk:39,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g2_ip2_ln0_refclk:39,dev_serdes_16g2_ip2_ln0_rxclk:39,dev_serdes_16g2_ip2_ln0_rxfclk:39,dev_serdes_16g2_ip2_ln0_txclk:39,dev_serdes_16g2_ip2_ln0_txfclk:39,dev_serdes_16g2_ip2_ln0_txmclk:39,dev_serdes_16g2_ip2_ln1_refclk:39,dev_serdes_16g2_ip2_ln1_rxclk:39,dev_serdes_16g2_ip2_ln1_rxfclk:39,dev_serdes_16g2_ip2_ln1_txclk:39,dev_serdes_16g2_ip2_ln1_txfclk:39,dev_serdes_16g2_ip2_ln1_txmclk:39,dev_serdes_16g2_ip3_ln1_refclk:39,dev_serdes_16g2_ip3_ln1_rxclk:39,dev_serdes_16g2_ip3_ln1_rxfclk:39,dev_serdes_16g2_ip3_ln1_txclk:39,dev_serdes_16g2_ip3_ln1_txfclk:39,dev_serdes_16g2_ip3_ln1_txmclk:39,dev_serdes_16g2_ip4_ln0_refclk:39,dev_serdes_16g2_ip4_ln0_rxclk:39,dev_serdes_16g2_ip4_ln0_rxfclk:39,dev_serdes_16g2_ip4_ln0_txclk:39,dev_serdes_16g2_ip4_ln0_txfclk:39,dev_serdes_16g2_ip4_ln0_txmclk:39,dev_serdes_16g2_ip4_ln1_refclk:39,dev_serdes_16g2_ip4_ln1_rxclk:39,dev_serdes_16g2_ip4_ln1_rxfclk:39,dev_serdes_16g2_ip4_ln1_txclk:39,dev_serdes_16g2_ip4_ln1_txfclk:39,dev_serdes_16g2_ip4_ln1_txmclk:39,dev_serdes_16g2_ref1_out_clk:39,dev_serdes_16g2_ref_out_clk:39,dev_serdes_16g3_clk:39,dev_serdes_16g3_cmn_refclk1_m_0:39,dev_serdes_16g3_cmn_refclk1_p_0:39,dev_serdes_16g3_core_ref1_clk:39,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g3_core_ref_clk:39,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:39,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:39,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:39,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:39,dev_serdes_16g3_ip2_ln0_refclk:39,dev_serdes_16g3_ip2_ln0_rxclk:39,dev_serdes_16g3_ip2_ln0_rxfclk:39,dev_serdes_16g3_ip2_ln0_txclk:39,dev_serdes_16g3_ip2_ln0_txfclk:39,dev_serdes_16g3_ip2_ln0_txmclk:39,dev_serdes_16g3_ip2_ln1_refclk:39,dev_serdes_16g3_ip2_ln1_rxclk:39,dev_serdes_16g3_ip2_ln1_rxfclk:39,dev_serdes_16g3_ip2_ln1_txclk:39,dev_serdes_16g3_ip2_ln1_txfclk:39,dev_serdes_16g3_ip2_ln1_txmclk:39,dev_serdes_16g3_ip3_ln1_refclk:39,dev_serdes_16g3_ip3_ln1_rxclk:39,dev_serdes_16g3_ip3_ln1_rxfclk:39,dev_serdes_16g3_ip3_ln1_txclk:39,dev_serdes_16g3_ip3_ln1_txfclk:39,dev_serdes_16g3_ip3_ln1_txmclk:39,dev_serdes_16g3_ref1_out_clk:39,dev_serdes_16g3_ref_out_clk:39,dev_stm0_atb_clk:39,dev_stm0_bus_atb_clk:26,dev_stm0_bus_core_clk:26,dev_stm0_bus_vbusp_clk:26,dev_stm0_core_clk:39,dev_stm0_vbusp_clk:39,dev_timer0_bus_timer_hclk_clk:26,dev_timer0_bus_timer_tclk_clk:26,dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer0_timer_hclk_clk:39,dev_timer0_timer_pwm_0:39,dev_timer0_timer_tclk_clk:39,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer10_bus_timer_hclk_clk:26,dev_timer10_bus_timer_tclk_clk:26,dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer10_timer_hclk_clk:39,dev_timer10_timer_pwm_0:39,dev_timer10_timer_tclk_clk:39,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer11_bus_timer_hclk_clk:26,dev_timer11_bus_timer_tclk_clk:26,dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer11_timer_hclk_clk:39,dev_timer11_timer_tclk_clk:39,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm_0:39,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:39,dev_timer12_timer_hclk_clk:39,dev_timer12_timer_pwm_0:39,dev_timer12_timer_tclk_clk:39,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer13_timer_hclk_clk:39,dev_timer13_timer_tclk_clk:39,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm_0:39,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:39,dev_timer14_timer_hclk_clk:39,dev_timer14_timer_pwm_0:39,dev_timer14_timer_tclk_clk:39,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer15_timer_hclk_clk:39,dev_timer15_timer_tclk_clk:39,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm_0:39,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:39,dev_timer16_timer_hclk_clk:39,dev_timer16_timer_pwm_0:39,dev_timer16_timer_tclk_clk:39,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer17_timer_hclk_clk:39,dev_timer17_timer_tclk_clk:39,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm_0:39,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:39,dev_timer18_timer_hclk_clk:39,dev_timer18_timer_pwm_0:39,dev_timer18_timer_tclk_clk:39,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer19_timer_hclk_clk:39,dev_timer19_timer_tclk_clk:39,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm_0:39,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:39,dev_timer1_bus_timer_hclk_clk:26,dev_timer1_bus_timer_tclk_clk:26,dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer1_timer_hclk_clk:39,dev_timer1_timer_tclk_clk:39,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm_0:39,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:39,dev_timer2_bus_timer_hclk_clk:26,dev_timer2_bus_timer_tclk_clk:26,dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer2_timer_hclk_clk:39,dev_timer2_timer_pwm_0:39,dev_timer2_timer_tclk_clk:39,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer3_bus_timer_hclk_clk:26,dev_timer3_bus_timer_tclk_clk:26,dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer3_timer_hclk_clk:39,dev_timer3_timer_tclk_clk:39,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm_0:39,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:39,dev_timer4_bus_timer_hclk_clk:26,dev_timer4_bus_timer_tclk_clk:26,dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer4_timer_hclk_clk:39,dev_timer4_timer_pwm_0:39,dev_timer4_timer_tclk_clk:39,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer5_bus_timer_hclk_clk:26,dev_timer5_bus_timer_tclk_clk:26,dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer5_timer_hclk_clk:39,dev_timer5_timer_tclk_clk:39,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm_0:39,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:39,dev_timer6_bus_timer_hclk_clk:26,dev_timer6_bus_timer_tclk_clk:26,dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer6_timer_hclk_clk:39,dev_timer6_timer_pwm_0:39,dev_timer6_timer_tclk_clk:39,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer7_bus_timer_hclk_clk:26,dev_timer7_bus_timer_tclk_clk:26,dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer7_timer_hclk_clk:39,dev_timer7_timer_tclk_clk:39,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm_0:39,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:39,dev_timer8_bus_timer_hclk_clk:26,dev_timer8_bus_timer_tclk_clk:26,dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer8_timer_hclk_clk:39,dev_timer8_timer_pwm_0:39,dev_timer8_timer_tclk_clk:39,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:39,dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:39,dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:39,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:39,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:39,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:39,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:39,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:39,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:39,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:39,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:39,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:39,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:39,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:39,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:39,dev_timer9_bus_timer_hclk_clk:26,dev_timer9_bus_timer_tclk_clk:26,dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:26,dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:26,dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:26,dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:26,dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:26,dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:26,dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:26,dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:26,dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:26,dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:26,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:26,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:26,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:26,dev_timer9_timer_hclk_clk:39,dev_timer9_timer_tclk_clk:39,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm_0:39,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:39,dev_timesync_intrtr0_bus_intr_clk:26,dev_timesync_intrtr0_intr_clk:39,dev_uart0_bus_fclk_clk:26,dev_uart0_bus_vbusp_clk:26,dev_uart0_fclk_clk:39,dev_uart0_vbusp_clk:39,dev_uart1_bus_fclk_clk:26,dev_uart1_bus_vbusp_clk:26,dev_uart1_fclk_clk:39,dev_uart1_vbusp_clk:39,dev_uart2_bus_fclk_clk:26,dev_uart2_bus_vbusp_clk:26,dev_uart2_fclk_clk:39,dev_uart2_vbusp_clk:39,dev_uart3_fclk_clk:39,dev_uart3_vbusp_clk:39,dev_uart4_fclk_clk:39,dev_uart4_vbusp_clk:39,dev_uart5_fclk_clk:39,dev_uart5_vbusp_clk:39,dev_uart6_fclk_clk:39,dev_uart6_vbusp_clk:39,dev_uart7_fclk_clk:39,dev_uart7_vbusp_clk:39,dev_uart8_fclk_clk:39,dev_uart8_vbusp_clk:39,dev_uart9_fclk_clk:39,dev_uart9_vbusp_clk:39,dev_ufs0_ufshci_hclk_clk:39,dev_ufs0_ufshci_mclk_clk:39,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:39,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:39,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:39,dev_ufs0_ufshci_mphy_refclk_0:39,dev_usb0_aclk_clk:39,dev_usb0_buf_clk:39,dev_usb0_clk_lpm_clk:39,dev_usb0_pclk_clk:39,dev_usb0_pipe_refclk:39,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:39,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:39,dev_usb0_pipe_rxclk:39,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:39,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:39,dev_usb0_pipe_rxfclk:39,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:39,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:39,dev_usb0_pipe_txclk:39,dev_usb0_pipe_txfclk:39,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:39,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:39,dev_usb0_pipe_txmclk:39,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:39,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:39,dev_usb0_usb2_apb_pclk_clk:39,dev_usb0_usb2_refclock_clk:39,dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:39,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:39,dev_usb1_aclk_clk:39,dev_usb1_buf_clk:39,dev_usb1_clk_lpm_clk:39,dev_usb1_pclk_clk:39,dev_usb1_pipe_refclk:39,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:39,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:39,dev_usb1_pipe_rxclk:39,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:39,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:39,dev_usb1_pipe_rxfclk:39,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:39,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:39,dev_usb1_pipe_txclk:39,dev_usb1_pipe_txfclk:39,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:39,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:39,dev_usb1_pipe_txmclk:39,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:39,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:39,dev_usb1_usb2_apb_pclk_clk:39,dev_usb1_usb2_refclock_clk:39,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:39,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:39,dev_usb3ss0_bus_bus_clk:26,dev_usb3ss0_bus_hsic_clk_clk:26,dev_usb3ss0_bus_phy2_refclk960m_clk:26,dev_usb3ss0_bus_pipe3_txb_clk:26,dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:26,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:26,dev_usb3ss0_bus_ref_clk:26,dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:26,dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:26,dev_usb3ss0_bus_susp_clk:26,dev_usb3ss0_bus_utmi_clk_clk:26,dev_usb3ss1_bus_bus_clk:26,dev_usb3ss1_bus_hsic_clk_clk:26,dev_usb3ss1_bus_phy2_refclk960m_clk:26,dev_usb3ss1_bus_pipe3_txb_clk:26,dev_usb3ss1_bus_ref_clk:26,dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:26,dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:26,dev_usb3ss1_bus_susp_clk:26,dev_usb3ss1_bus_utmi_clk_clk:26,dev_vpfe0_ccd_pclk_clk:39,dev_vpfe0_vpfe_clk:39,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:26,dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:26,dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:26,dev_wkup_ctrl_mmr0_bus_vbusp_clk:26,dev_wkup_ddpa0_ddpa_clk:39,dev_wkup_dmsc0_bus_dap_clk:26,dev_wkup_dmsc0_bus_ext_clk:26,dev_wkup_dmsc0_bus_func_32k_rc_clk:26,dev_wkup_dmsc0_bus_func_32k_rt_clk:26,dev_wkup_dmsc0_bus_func_mosc_clk:26,dev_wkup_dmsc0_bus_sec_efc_fclk:26,dev_wkup_dmsc0_bus_vbus_clk:26,dev_wkup_ecc_aggr0_bus_aggr_clk:26,dev_wkup_esm0_bus_clk:26,dev_wkup_esm0_clk:39,dev_wkup_gpio0_bus_mmr_clk:26,dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:26,dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:26,dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:26,dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:26,dev_wkup_gpio0_mmr_clk:39,dev_wkup_gpio1_mmr_clk:39,dev_wkup_gpiomux_intrtr0_bus_intr_clk:26,dev_wkup_gpiomux_intrtr0_intr_clk:39,dev_wkup_i2c0_bus_clk:26,dev_wkup_i2c0_bus_piscl:26,dev_wkup_i2c0_bus_pisys_clk:26,dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:26,dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_wkup_i2c0_clk:39,dev_wkup_i2c0_piscl_0:39,dev_wkup_i2c0_pisys_clk:39,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:39,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:39,dev_wkup_i2c0_porscl_0:39,dev_wkup_pllctrl0_bus_pll_clkout_clk:26,dev_wkup_pllctrl0_bus_pll_refclk_clk:26,dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:26,dev_wkup_porz_sync0_clk_12m_rc_clk:39,dev_wkup_psc0_bus_clk:26,dev_wkup_psc0_bus_slow_clk:26,dev_wkup_psc0_clk:39,dev_wkup_psc0_slow_clk:39,dev_wkup_uart0_bus_fclk_clk:26,dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:26,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:26,dev_wkup_uart0_bus_vbusp_clk:26,dev_wkup_uart0_fclk_clk:39,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:39,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:39,dev_wkup_uart0_vbusp_clk:39,dev_wkup_vtm0_bus_fix_ref_clk:26,dev_wkup_vtm0_bus_vbusp_clk:26,dev_wkup_vtm0_fix_ref2_clk:39,dev_wkup_vtm0_fix_ref_clk:39,dev_wkup_vtm0_vbusp_clk:39,devgrp:[21,22,25],devgrp_00:[37,49,51],devgrp_01:[37,49,51],devgrp_02:51,devgrp_03:51,devgrp_04:51,devgrp_05:51,devgrp_06:51,devgrp_al:51,devgrp_boardcfg:25,devgrp_devic:25,devgrp_t:[19,20,21,22,51],devgrp_valid:25,devic:[3,4,6,7,8,9,10,11,12,16,17,18,19,20,21,22,25,29,30,31,35,38,42,43,44,47,53,55],device_id:25,device_off:25,device_on:25,diagram:52,dies:12,differ:[0,4,7,10,17,18,19,21,29,42,52],digit:50,direct:[7,26,36,39,48],directli:[0,7,10,11,50],directori:18,dirstring_typ:18,disabl:[4,5,7,9,11,12,18,19,25],disable_main_nav_secure_proxi:19,discard:17,discoveri:21,discuss:[19,51],disregard:0,distinguish:[12,18],distinguished_nam:18,div2:12,div3:12,div4:12,divid:[4,10,12],dma:[0,11],dma_event_intr:[31,44],dmsc:[2,8,10,14,17,20,21,22,27,28,29,30,32,40,41,42,43,45,50],document:[12,17,21,26,36,39,48,50,51,52,54,55],doe:[2,4,7,18,21,22,50,51],doesn:6,domain:[5,7,37,49,51],don:51,done:[4,11,12],doorbel:10,doubl:19,down:[11,12,51],drbg:16,driven:12,driver:[0,4,5,7,9,21,25,34],drop:11,dru:[25,32,34],dsi_0_func_intr:44,dsp:[0,5],dss:50,dss_inst0_dispc_func_irq_proc0:44,dss_inst0_dispc_func_irq_proc1:44,dss_inst0_dispc_safety_error_irq_proc0:44,dss_inst0_dispc_safety_error_irq_proc1:44,dss_inst0_dispc_secure_irq_proc0:44,dss_inst0_dispc_secure_irq_proc1:44,dst_host_irq:7,dst_id:7,dst_thread:9,dual:21,due:[0,4,5,11,12,19,25,52],durat:12,dure:[11,13,16,18,21,25,35,37,49,51],each:[0,4,7,10,12,14,17,19,21,22,25,28,31,32,41,45,51,52],earli:25,earlier:51,earliest:25,eas:[26,39],easili:25,ecap_int:44,ecc_intr_err_pend:44,ecdsa:13,effect:[22,25,50,51],effici:50,efus:[12,52],egress:[31,44],either:[0,10,11,12],element:[7,10,19,21,22,30,31],elig:[1,55],ellipt:50,elm_porocpsinterrupt_lvl:44,els:50,emailaddress:18,emif:0,emmcsdss_intr:44,emmcss_intr:44,empti:[2,4,5,6,12,16,19,20,21,22],emu_ctrl:11,emu_ctrl_fre:11,emu_ctrl_soft:11,emul:11,enabl:[0,2,4,5,7,9,10,11,12,18,19,21,22,25],encod:[10,12,18,21],encrypt:[19,20,21,22],end:[2,4,11,18,21,25,28,41,51],end_address:14,endian:[12,18,50],enforc:[12,50,52,54],enough:15,ensur:[0,4,18,19,20,22,52],entir:[7,51],entiti:[1,4,5,9,12,19,21,22,29,34,36,42,47,48,55],entitl:0,entri:[10,21],enumer:[18,21,26,39],eoe:[11,31,44],epwm_etint:44,epwm_tripzint:44,eqep_int:44,equal:[4,50,51],equival:0,err_level:44,errataid:10,error:[6,8,10,11,21,25,31,34,36,44,48],esm_int_cfg_lvl:44,esm_int_hi_lvl:44,esm_int_low_lvl:44,especi:25,essenti:[2,4,5,6,12,19,20,21,22],establish:[12,52],etc:[0,6,25,51],evalu:4,even:[0,10,11,22,29,42,51],event:[7,8,10,11,12,20,21,25,30,31,34],event_pend_intr:[31,44],everi:[12,21],everyon:[28,41],everyth:51,evnt_pend:44,exact:15,exactli:19,exampl:[0,2,5,6,7,18,19,20,21,50,51],exce:11,exceed:4,except:[2,11,12],exchang:5,exclus:[5,25,51,52],exclusive_busi:25,exclusive_devic:25,execut:[4,7,10,12,15,25],exist:[7,8,9,10,11,21],expans:[8,9],expect:[0,19,20,50,51],explain:12,explicitli:[21,52],expon:25,extend:[4,11,18,25],extens:[0,17,52,54],extern:[4,11,15,17,20,32,34],extra:[4,50],extract:50,extrem:[2,12,21],facilit:50,fact:5,factor:19,fail:[4,5,12,14,17,25,50],failur:[0,4,12,14,21],fals:[28,41],famili:[4,5,12,15,21,55],familiar:51,far:[2,7],fast:[12,25],faster:[21,37,49],fault:19,fdepth:[11,25],fdq0:25,fdq1:25,fdq2:25,fdq3:25,featur:[7,19,21],fenc:[19,21],fetch:[2,11,25],few:[0,18],field:[0,4,5,7,9,12,14,17,19,21,25,51,52],fieldvalid:18,fifo:11,figur:52,fill:[17,18,50],filter:25,find:4,finer:4,fip:[16,50],firewal:[0,2,3,7,8,9,10,11,19,21,22,25,38],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55],first:[0,12,15,21,22,50,51,54],fit:15,fix:[19,20,21,22,52],flag:[4,5,7,9,10,11,18,21,37,49,50],flagsvalid:18,flat:[20,22],flexibl:52,flow:[25,31,34,44,51,52,54],flow_id:11,flow_index:11,flowid_cnt:11,flowid_start:11,flush:12,fly:7,follow:[0,2,7,10,11,12,14,17,18,19,20,21,22,25,26,35,39,50,51,52,54],forc:12,form:[21,28,41],format:[0,9,12,15,17,18,19,20,21,22,51],formula:10,forward:4,found:[4,21,25],foundat:[15,50],fraction:19,framework:18,free:[7,11,12],freed:[7,9],freq_hz:4,frequenc:[0,4,20,25],from:[0,2,4,5,7,9,10,12,14,16,17,18,19,20,21,22,25,26,28,30,34,39,41,43,44,50,52,54],ftbool:19,full:[2,4,5,6,12,15,18,19,20,21,22,51,52],fulli:9,fundament:50,further:[15,17,36,48,51],futur:[0,8,9,15,18,19,25],fwl_id:14,gate:21,gcfg:[11,25],gen_ign_bootvector:12,gen_level:44,gener:[1,5,7,9,10,11,13,14,25,31,32,34,37,44,49,50,51,52,55],generic_debug:25,get:[0,2,4,5,20,25,51],get_clock_par:4,get_processor_config:12,get_processor_control:12,get_processor_wake_reason:12,get_reset_cfg:[10,11,25],gevi:[32,34],gevt:45,gic500ss_main_0:36,gic:[30,34],gic_output_waker_gic_pwr0_wake_request:44,give:[8,12],given:[4,50,51],glitch:[12,20],global:[7,10,25,31,34,44],global_ev:7,goal:0,goe:12,going:12,gov:50,gpio:[21,30,34],gpio_bank:44,gpiomux_intrtr0:43,gpmc_sinterrupt:44,gpu_0:[28,29,36,41,42,48],gpu_1:[29,36],grant:[7,10,11],granular:[12,25,26,39],greater:[4,10,11,21,50],group:[19,20,21,22,25,38,50,53,55],gtc_push_ev:44,guarante:[4,21,25],guid:[12,21,28,41],guidanc:51,guidelin:21,had:[0,12],halt:12,hand:12,handl:[5,7,11,12,18,25,28,41],handler:25,handover_processor:12,handshak:5,happen:0,hard:12,hardwar:[0,2,4,5,10,11,12,17,50,51],has:[0,4,5,7,11,12,15,16,17,20,21,22,25,26,32,39,45,51,52],hash:[13,18,50,52,54],have:[0,2,4,7,9,12,19,20,21,22,25,26,28,34,37,39,41,49,50],hdr:[2,4,5,6,7,8,9,10,11,12,13,14,15,16,19,20,21,22],header:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,20,21,22,55],help:12,henc:0,here:[12,26,39,51,52],heterogen:0,hex:18,hidden:18,hierarchi:19,high:[2,10,11,19,20,21,22,32,34,51,52],high_prior:[36,48],higher:[12,15,50],highli:[19,20],hlo:[7,51],hold:[4,12,50],holder:18,hole:19,host:[0,2,4,5,7,8,9,10,11,12,13,14,15,18,19,21,25,28,30,31,32,33,36,38,41,43,44,45,46,48,50],host_cfg:21,host_cfg_entri:21,host_hierarchi:22,host_hierarchy_entri:22,host_id:[12,21,22,33,46],host_id_al:[21,29],host_system_error:44,how:[5,11,12,18,19,20,21,22,25,52],howev:[0,5,10,12,17,19,20,21,25,26,39,52],hpb_intr:44,html:50,http:[18,50],huge:25,human:[2,25],hw_key_hide_flag:18,hypervisor:10,hypothet:[4,12],i2023:10,i2c2:0,i2c:51,i3c__int:44,ia0:[32,34],ia1:[32,34],ia_global_ev:25,ia_id:7,ia_vint:25,ia_vint_status_bit:25,icss:[5,29],icssg0:[30,32,34],icssg1:[30,32,34],icssg2:[30,32,34],icssg:[28,42],icssg_0:[29,36,42,48],icssg_1:[29,36],icssg_2:[29,36],identif:[29,36,42,48,51],identifi:[0,4,5,7,12,18,21,25,28,38,41],ids:25,iec:18,ietf:50,ignor:[4,5,10,11,22,25],imag:[52,54],image_address_hi:12,image_address_lo:12,image_s:12,images:18,immedi:[6,11,19,20,25],impact:[12,25,51],implement:[0,2,4,5,6,7,10,12,19,20,21,22,26,39,50],impli:[0,12,20,26,28,39,41,51],improv:[21,52],inact:19,incap:7,includ:[0,4,5,16,18,51],inclus:21,incom:[26,39],increas:[10,21,51,52,54],independ:[0,2,5,12,20,22,50,52],index:[7,8,10,11,13,14,15,21,25,31,32,43,44,45,50],indic:[0,2,4,5,9,10,11,12,13,14,15,17,18,25,29,42,51],individu:[8,10,11],infifo_level:44,info:[2,11,14,25],inform:[2,4,5,7,8,9,10,11,12,16,18,21,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,51],infrastructur:2,ingroup_level:44,init:[21,25,37,49],initalvector:18,initi:[0,2,15,16,18,20,21,22,25,37,49,52,54],initialvector:[18,52],input:[4,7,11,21,25,26,30,31,32,34,39,43,44,45,50,54],input_hi:13,input_lo:13,insecur:19,insert:0,insid:25,instal:6,instanc:[0,12,21,51],instead:[0,4,21,51,52,54],instrument:[0,18],insur:5,int_mcrc_intr:31,intact:0,intaggr_vintr_pend:44,integ:18,integ_check:0,integr:[19,21,22,52,54],intend:[2,7,29,42],intent:[0,14],intention:19,interact:[0,2,12],interconnect:[18,28,41],interest:[15,25,51],interfac:[0,3,12,16,25],intermedi:11,intern:[4,7,10,11,12,14,15,16,21,28,41,50],interpret:[0,4,11,18,25,55],interrupt:[0,7,12,25,30,31,34,38],intput:21,intr:44,intr_224:48,intr_225:48,intr_226:48,intr_227:48,intr_64:48,intr_65:48,intr_66:48,intr_67:48,intr_done_level:44,intr_pend:44,intr_spi:44,intr_wwd:44,introduc:51,introduct:55,invalid:[4,11,18,19,21,25,31,34,44,51],invalid_st:25,invas:12,invoc:12,invok:[5,12,16,20,50,51],involv:[12,17],invovl:12,io_tbu0_ras_intr:44,ir_input:25,ir_output:25,irq:[3,5,10,11,21,25,34,36,38,44,48],irq_dst_host_irq:25,irq_dst_id:25,irq_global_ev:25,irq_ia_id:25,irq_ia_init:25,irq_ia_map_vint:25,irq_ia_unmap_vint:25,irq_init:25,irq_ir_cfg:25,irq_ir_clr:25,irq_ir_init:25,irq_releas:25,irq_secondary_host:25,irq_set:25,irq_src_id:25,irq_src_index:25,irq_vint:25,irq_vint_status_bit_index:25,isc:[0,10],island:[29,42],iso:18,isol:[5,19,20,22],issu:[4,6],iter:[10,12],iterationcnt:[18,52],itm:[19,25],its:[0,4,8,10,11,15,18],itself:12,itu:18,j721e:[25,55],j721e_dev_a72ss0:[39,40,49],j721e_dev_a72ss0_core0:[39,40,49],j721e_dev_a72ss0_core1:[39,40,49],j721e_dev_aasrc0:[39,40,44,49],j721e_dev_atl0:[39,40,49],j721e_dev_board0:[39,40,49],j721e_dev_c66ss0_core0:[39,40,43,47,49],j721e_dev_c66ss0_introuter0:[39,40,49],j721e_dev_c66ss1_core0:[39,40,43,47,49],j721e_dev_c66ss1_introuter0:[39,40,49],j721e_dev_c71ss0:[39,40,49],j721e_dev_c71ss0_mma:[39,40,49],j721e_dev_cmpevent_intrtr0:[39,40,49],j721e_dev_compute_cluster0_cfg_wrap:[39,40,49],j721e_dev_compute_cluster0_clec:[39,40,43,44,47,49],j721e_dev_compute_cluster0_core_cor:[39,40,49],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[39,40,49],j721e_dev_compute_cluster0_debug_wrap:[39,40,49],j721e_dev_compute_cluster0_divh2_divh0:[40,49],j721e_dev_compute_cluster0_divp_tft0:[40,49],j721e_dev_compute_cluster0_dmsc_wrap:[39,40,49],j721e_dev_compute_cluster0_en_msmc_domain:[39,40,49],j721e_dev_compute_cluster0_gic500ss:[39,40,43,47,49],j721e_dev_compute_cluster0_pbist_wrap:[39,40,49],j721e_dev_compute_cluster_j7es_tb_vdc_main_0:[40,44,49],j721e_dev_cpsw0:[39,40,43,44,47,49],j721e_dev_cpt2_aggr0:[39,40,49],j721e_dev_cpt2_aggr1:[39,40,49],j721e_dev_cpt2_aggr2:[39,40,49],j721e_dev_csi_psilss0:[39,40,49],j721e_dev_csi_rx_if0:[39,40,44,49],j721e_dev_csi_rx_if1:[39,40,44,49],j721e_dev_csi_tx_if0:[39,40,44,49],j721e_dev_dcc0:[39,40,44,49],j721e_dev_dcc10:[39,40,44,49],j721e_dev_dcc11:[39,40,44,49],j721e_dev_dcc12:[39,40,44,49],j721e_dev_dcc1:[39,40,44,49],j721e_dev_dcc2:[39,40,44,49],j721e_dev_dcc3:[39,40,44,49],j721e_dev_dcc4:[39,40,44,49],j721e_dev_dcc5:[39,40,44,49],j721e_dev_dcc6:[39,40,44,49],j721e_dev_dcc7:[39,40,44,49],j721e_dev_dcc8:[39,40,44,49],j721e_dev_dcc9:[39,40,44,49],j721e_dev_ddr0:[39,40,44,49],j721e_dev_debugss_wrap0:[39,40,49],j721e_dev_decoder0:[39,40,44,49],j721e_dev_dmpac0_sde_0:[39,40,49],j721e_dev_dmpac_top_main_0:[40,49],j721e_dev_dmsc_wkup_0:[40,49],j721e_dev_dphy_rx0:[39,40,49],j721e_dev_dphy_rx1:[39,40,49],j721e_dev_dphy_tx0:[39,40,49],j721e_dev_dss0:[39,40,44,49],j721e_dev_dss_dsi0:[39,40,44,49],j721e_dev_dss_edp0:[39,40,44,49],j721e_dev_ecap0:[39,40,44,49],j721e_dev_ecap1:[39,40,44,49],j721e_dev_ecap2:[39,40,44,49],j721e_dev_ehrpwm0:[39,40,44,49],j721e_dev_ehrpwm1:[39,40,44,49],j721e_dev_ehrpwm2:[39,40,44,49],j721e_dev_ehrpwm3:[39,40,44,49],j721e_dev_ehrpwm4:[39,40,44,49],j721e_dev_ehrpwm5:[39,40,44,49],j721e_dev_elm0:[39,40,44,49],j721e_dev_emif_data_0_vd:[40,49],j721e_dev_encoder0:[39,40,44,49],j721e_dev_eqep0:[39,40,44,49],j721e_dev_eqep1:[39,40,44,49],j721e_dev_eqep2:[39,40,44,49],j721e_dev_esm0:[39,40,43,44,47,49],j721e_dev_fss_mcu_0:[40,49],j721e_dev_gpio0:[39,40,44,49],j721e_dev_gpio1:[39,40,44,49],j721e_dev_gpio2:[39,40,44,49],j721e_dev_gpio3:[39,40,44,49],j721e_dev_gpio4:[39,40,44,49],j721e_dev_gpio5:[39,40,44,49],j721e_dev_gpio6:[39,40,44,49],j721e_dev_gpio7:[39,40,44,49],j721e_dev_gpiomux_intrtr0:[39,40,49],j721e_dev_gpmc0:[39,40,44,49],j721e_dev_gpu0_gpu_0:[39,40,49],j721e_dev_gpu0_gpucore_0:[40,49],j721e_dev_gtc0:[39,40,44,49],j721e_dev_i2c0:[39,40,44,49],j721e_dev_i2c1:[39,40,44,49],j721e_dev_i2c2:[39,40,44,49],j721e_dev_i2c3:[39,40,44,49],j721e_dev_i2c4:[39,40,44,49],j721e_dev_i2c5:[39,40,44,49],j721e_dev_i2c6:[39,40,44,49],j721e_dev_i3c0:[39,40,44,49],j721e_dev_j7_lascar_gpu_wrap_main_0:[40,49],j721e_dev_k3_c66_corepac_main_0:[40,49],j721e_dev_k3_c66_corepac_main_1:[40,49],j721e_dev_led0:[39,40,49],j721e_dev_main2mcu_lvl_intrtr0:[39,40,49],j721e_dev_main2mcu_pls_intrtr0:[39,40,49],j721e_dev_main2wkupmcu_vd:[40,49],j721e_dev_mcan0:[39,40,44,49],j721e_dev_mcan10:[39,40,44,49],j721e_dev_mcan11:[39,40,44,49],j721e_dev_mcan12:[39,40,44,49],j721e_dev_mcan13:[39,40,44,49],j721e_dev_mcan1:[39,40,44,49],j721e_dev_mcan2:[39,40,44,49],j721e_dev_mcan3:[39,40,44,49],j721e_dev_mcan4:[39,40,44,49],j721e_dev_mcan5:[39,40,44,49],j721e_dev_mcan6:[39,40,44,49],j721e_dev_mcan7:[39,40,44,49],j721e_dev_mcan8:[39,40,44,49],j721e_dev_mcan9:[39,40,44,49],j721e_dev_mcasp0:[39,40,44,49],j721e_dev_mcasp10:[39,40,44,49],j721e_dev_mcasp11:[39,40,44,49],j721e_dev_mcasp1:[39,40,44,49],j721e_dev_mcasp2:[39,40,44,49],j721e_dev_mcasp3:[39,40,44,49],j721e_dev_mcasp4:[39,40,44,49],j721e_dev_mcasp5:[39,40,44,49],j721e_dev_mcasp6:[39,40,44,49],j721e_dev_mcasp7:[39,40,44,49],j721e_dev_mcasp8:[39,40,44,49],j721e_dev_mcasp9:[39,40,44,49],j721e_dev_mcspi0:[39,40,44,49],j721e_dev_mcspi1:[39,40,44,49],j721e_dev_mcspi2:[39,40,44,49],j721e_dev_mcspi3:[39,40,44,49],j721e_dev_mcspi4:[39,40,44,49],j721e_dev_mcspi5:[39,40,44,49],j721e_dev_mcspi6:[39,40,44,49],j721e_dev_mcspi7:[39,40,44,49],j721e_dev_mcu_adc0:[39,40,44,49],j721e_dev_mcu_adc1:[39,40,44,49],j721e_dev_mcu_cpsw0:[39,40,43,44,47,49],j721e_dev_mcu_cpt2_aggr0:[39,40,49],j721e_dev_mcu_dcc0:[39,40,44,49],j721e_dev_mcu_dcc1:[39,40,44,49],j721e_dev_mcu_dcc2:[39,40,44,49],j721e_dev_mcu_esm0:[39,40,44,49],j721e_dev_mcu_fss0_fsas_0:[39,40,44,49],j721e_dev_mcu_fss0_hyperbus1p0_0:[39,40,44,49],j721e_dev_mcu_fss0_ospi_0:[39,40,44,49],j721e_dev_mcu_fss0_ospi_1:[39,40,44,49],j721e_dev_mcu_i2c0:[39,40,44,49],j721e_dev_mcu_i2c1:[39,40,44,49],j721e_dev_mcu_i3c0:[39,40,44,49],j721e_dev_mcu_i3c1:[39,40,44,49],j721e_dev_mcu_mcan0:[39,40,44,49],j721e_dev_mcu_mcan1:[39,40,44,49],j721e_dev_mcu_mcspi0:[39,40,44,49],j721e_dev_mcu_mcspi1:[39,40,44,49],j721e_dev_mcu_mcspi2:[39,40,44,49],j721e_dev_mcu_navss0_intaggr_0:[39,40,43,45,47,49],j721e_dev_mcu_navss0_intr_router_0:[39,40,49],j721e_dev_mcu_navss0_mcrc_0:[39,40,44,49],j721e_dev_mcu_navss0_modss:[39,40,49],j721e_dev_mcu_navss0_proxy_0:[39,40,44,45,49],j721e_dev_mcu_navss0_ringacc_0:[39,40,44,45,47,49],j721e_dev_mcu_navss0_udmap_0:[39,40,44,45,47,49],j721e_dev_mcu_navss0_udmass:[39,40,49],j721e_dev_mcu_r5fss0_core0:[39,40,43,47,49],j721e_dev_mcu_r5fss0_core1:[39,40,43,47,49],j721e_dev_mcu_rti0:[39,40,49],j721e_dev_mcu_rti1:[39,40,49],j721e_dev_mcu_sa2_ul0:[39,40,44,49],j721e_dev_mcu_timer0:[39,40,44,49],j721e_dev_mcu_timer1:[39,40,44,49],j721e_dev_mcu_timer2:[39,40,44,49],j721e_dev_mcu_timer3:[39,40,44,49],j721e_dev_mcu_timer4:[39,40,44,49],j721e_dev_mcu_timer5:[39,40,44,49],j721e_dev_mcu_timer6:[39,40,44,49],j721e_dev_mcu_timer7:[39,40,44,49],j721e_dev_mcu_timer8:[39,40,44,49],j721e_dev_mcu_timer9:[39,40,44,49],j721e_dev_mcu_uart0:[39,40,44,49],j721e_dev_mlb0:[39,40,44,49],j721e_dev_mmcsd0:[39,40,44,49],j721e_dev_mmcsd1:[39,40,44,49],j721e_dev_mmcsd2:[39,40,44,49],j721e_dev_navss0_cpts_0:[39,40,44,49],j721e_dev_navss0_dti_0:[39,40,49],j721e_dev_navss0_intr_router_0:[39,40,49],j721e_dev_navss0_mailbox_0:[39,40,44,49],j721e_dev_navss0_mailbox_10:[39,40,44,49],j721e_dev_navss0_mailbox_11:[39,40,44,49],j721e_dev_navss0_mailbox_1:[39,40,44,49],j721e_dev_navss0_mailbox_2:[39,40,44,49],j721e_dev_navss0_mailbox_3:[39,40,44,49],j721e_dev_navss0_mailbox_4:[39,40,44,49],j721e_dev_navss0_mailbox_5:[39,40,44,49],j721e_dev_navss0_mailbox_6:[39,40,44,49],j721e_dev_navss0_mailbox_7:[39,40,44,49],j721e_dev_navss0_mailbox_8:[39,40,44,49],j721e_dev_navss0_mailbox_9:[39,40,44,49],j721e_dev_navss0_mcrc_0:[39,40,44,49],j721e_dev_navss0_modss:[39,40,49],j721e_dev_navss0_modss_intaggr_0:[39,40,45,47,49],j721e_dev_navss0_modss_intaggr_1:[39,40,45,47,49],j721e_dev_navss0_proxy_0:[39,40,44,45,49],j721e_dev_navss0_ringacc_0:[39,40,44,45,47,49],j721e_dev_navss0_spinlock_0:[39,40,49],j721e_dev_navss0_tbu_0:[39,40,44,49],j721e_dev_navss0_tcu_0:[39,40,44,49],j721e_dev_navss0_timermgr_0:[39,40,49],j721e_dev_navss0_timermgr_1:[39,40,49],j721e_dev_navss0_udmap_0:[39,40,44,45,47,49],j721e_dev_navss0_udmass:[39,40,49],j721e_dev_navss0_udmass_intaggr_0:[39,40,43,45,47,49],j721e_dev_navss0_virtss:[39,40,49],j721e_dev_navss512l_main_0:[39,40,43,44,45,47,49],j721e_dev_navss_mcu_j7_mcu_0:[40,45,49],j721e_dev_pcie0:[39,40,44,47,49],j721e_dev_pcie1:[39,40,44,47,49],j721e_dev_pcie2:[39,40,44,47,49],j721e_dev_pcie3:[39,40,44,47,49],j721e_dev_pru_icssg0:[39,40,43,44,47,49],j721e_dev_pru_icssg1:[39,40,43,44,47,49],j721e_dev_psc0:[39,40,49],j721e_dev_pulsar_sl_main_0:[39,40,49],j721e_dev_pulsar_sl_main_1:[39,40,49],j721e_dev_pulsar_sl_mcu_0:[39,40,49],j721e_dev_r5fss0_core0:[39,40,43,47,49],j721e_dev_r5fss0_core1:[39,40,43,47,49],j721e_dev_r5fss0_introuter0:[39,40,49],j721e_dev_r5fss1_core0:[39,40,43,47,49],j721e_dev_r5fss1_core1:[39,40,43,47,49],j721e_dev_r5fss1_introuter0:[39,40,49],j721e_dev_rti0:[39,40,49],j721e_dev_rti15:[39,40,49],j721e_dev_rti16:[39,40,49],j721e_dev_rti1:[39,40,49],j721e_dev_rti24:[39,40,44,49],j721e_dev_rti25:[39,40,44,49],j721e_dev_rti28:[39,40,49],j721e_dev_rti29:[39,40,49],j721e_dev_rti30:[39,40,49],j721e_dev_rti31:[39,40,49],j721e_dev_sa2_ul0:[39,40,44,49],j721e_dev_serdes_10g0:[39,40,49],j721e_dev_serdes_16g0:[39,40,49],j721e_dev_serdes_16g1:[39,40,49],j721e_dev_serdes_16g2:[39,40,49],j721e_dev_serdes_16g3:[39,40,49],j721e_dev_stm0:[39,40,49],j721e_dev_timer0:[39,40,44,49],j721e_dev_timer10:[39,40,44,49],j721e_dev_timer11:[39,40,44,49],j721e_dev_timer12:[39,40,44,49],j721e_dev_timer13:[39,40,44,49],j721e_dev_timer14:[39,40,44,49],j721e_dev_timer15:[39,40,44,49],j721e_dev_timer16:[39,40,44,49],j721e_dev_timer17:[39,40,44,49],j721e_dev_timer18:[39,40,44,49],j721e_dev_timer19:[39,40,44,49],j721e_dev_timer1:[39,40,44,49],j721e_dev_timer2:[39,40,44,49],j721e_dev_timer3:[39,40,44,49],j721e_dev_timer4:[39,40,44,49],j721e_dev_timer5:[39,40,44,49],j721e_dev_timer6:[39,40,44,49],j721e_dev_timer7:[39,40,44,49],j721e_dev_timer8:[39,40,44,49],j721e_dev_timer9:[39,40,44,49],j721e_dev_timesync_intrtr0:[39,40,49],j721e_dev_uart0:[39,40,44,49],j721e_dev_uart1:[39,40,44,49],j721e_dev_uart2:[39,40,44,49],j721e_dev_uart3:[39,40,44,49],j721e_dev_uart4:[39,40,44,49],j721e_dev_uart5:[39,40,44,49],j721e_dev_uart6:[39,40,44,49],j721e_dev_uart7:[39,40,44,49],j721e_dev_uart8:[39,40,44,49],j721e_dev_uart9:[39,40,44,49],j721e_dev_ufs0:[39,40,44,49],j721e_dev_usb0:[39,40,44,49],j721e_dev_usb1:[39,40,44,49],j721e_dev_vpac_top_main_0:[40,49],j721e_dev_vpfe0:[39,40,44,49],j721e_dev_wkup_ddpa0:[39,40,49],j721e_dev_wkup_esm0:[39,40,43,44,47,49],j721e_dev_wkup_gpio0:[39,40,44,49],j721e_dev_wkup_gpio1:[39,40,44,49],j721e_dev_wkup_gpiomux_intrtr0:[39,40,49],j721e_dev_wkup_i2c0:[39,40,44,49],j721e_dev_wkup_porz_sync0:[39,40,49],j721e_dev_wkup_psc0:[39,40,49],j721e_dev_wkup_uart0:[39,40,44,49],j721e_dev_wkup_vtm0:[39,40,44,49],j721e_dev_wkupmcu2main_vd:[40,49],j7_main_sec_mmr_main_0:46,j7_mcu_sec_mmr_mcu_0:46,jitter:4,jtag:[18,19],judgement:12,judici:21,just:[12,29,42],keep:[0,2,5,21,25],kei:[0,3,17,18,19,20,21,52,53,54,55],kek:18,kept:4,key_index:[13,15],key_len_byt:15,keyston:16,keystor:[3,13,17,38,50],keystore_hi:15,keystore_lo:15,knob:[12,17],know:[0,2,4,51],knowledg:0,known:[9,21],l2_access_latency_valu:12,l2_pipeline_latency_valu:12,l2flush_don:12,l2flushreq:12,lack:[0,4],larg:[50,51],larger:[4,50],last:[5,7,12,18,50],latenc:[12,51],later:[2,7,51,52],layer:[0,24,55],layout:0,least:[12,15],leav:0,left:[11,25],leftmost:50,legal:11,length:[0,15,16,17,18,21,50,52,54],less:[4,50],lesser:51,let:[2,12],level:[0,12,18,20,21,22,30,34,50],levi:[32,34],like:[5,6,12,17],limit:[0,4,12,17,19,21,51],line:[5,7,15,18],link:[2,29,32,42,45],linux:0,list:[0,8,10,11,12,14,17,21,25,30,31,51,54],littl:[12,50],load:[2,5,12,52,54],local:[10,25,34],local_rm_boardcfg:21,locat:[0,8,9,10,11,12,13,15,18,19,20,21,22,33,46,50,52,54],lock:18,lockstep:12,lockstep_permit:12,log2:10,log:[12,25],logic:[12,51],longer:12,look:0,loop:12,lost:5,low:[0,2,5,10,11,19,20,21,22],low_prior:[36,48],lower:[12,13,15,18,25],lowest:0,lpsc:25,lsb:[0,10,17,21],machin:[25,29,42],made:[4,15,19,21,29,42,50],magic:[19,21,22],mai:[0,4,11,12,15,18,20,29,42,50,51],main2mcu:[21,30,34],main2mcu_lvl_intrtr0:43,main2mcu_pls_intrtr0:43,main:[18,19,20,21,22,29,30,31,32,34,42],main_0_c6x_0_nonsecur:41,main_0_c6x_0_secur:41,main_0_c6x_1_nonsecur:41,main_0_c6x_1_secur:41,main_0_c7x_0_nonsecur:41,main_0_c7x_0_secur:41,main_0_icssg_0:41,main_0_r5_0:[42,48],main_0_r5_0_nonsecur:41,main_0_r5_0_secur:41,main_0_r5_1:[42,48],main_0_r5_1_nonsecur:41,main_0_r5_1_secur:41,main_0_r5_2:[42,48],main_0_r5_3:[42,48],main_1_r5_0:[42,48],main_1_r5_0_nonsecur:41,main_1_r5_0_secur:41,main_1_r5_1:[42,48],main_1_r5_1_nonsecur:41,main_1_r5_1_secur:41,main_1_r5_2:[42,48],main_1_r5_3:[42,48],main_isolation_en:19,main_isolation_hostid:19,maintain:[0,50],major:[0,2,19,25],make:[0,4,7,8,10,11,12,15,18,21,22,51],manag:[2,4,14,15,18,19,23,26,27,28,29,30,31,32,39,40,41,42,43,44,45,55],mandatori:[0,22,29,36,42,48],mandatorili:15,mani:[4,5,11,12,20,25],manipul:7,manner:[0,14,51],manual:[5,12],map:[7,9,10,11,21,25,26,32,39],mark:[0,4,12,22,26,30,32,39,43,45],maskabl:12,master:[0,12,22,28,41],match:[4,12,19,21,50],max:4,max_cpu_cor:18,max_freq_hz:4,maximum:[0,4,10,11,17,19,21],mcanss_ext_ts_rollover_lvl_int:44,mcanss_mcan_lvl_int:44,mcrc:[32,34],mcu:[19,21,22,29,30,31,32,34,37,42,49],mcu_0_r5_0:[42,48],mcu_0_r5_1:[42,48],mcu_0_r5_2:[42,48],mcu_0_r5_3:[42,48],mcu_armss0_cpu0:36,mcu_armss0_cpu1:36,mcu_navss0_intaggr_0:45,mcu_navss0_intr_router_0:43,mcu_navss0_ringacc_0:45,mcu_navss0_udmap_0:45,mcu_r5fss0_core0:[46,48],mcu_r5fss0_core1:[46,48],mcu_sec_mmr0:33,mdio_pend:44,mean:[2,5,12,18,19,21,25],meant:[4,12],meanwhil:2,mechan:[0,11,15,21],medium:11,mek:[15,52,54],member:[18,22],memori:[0,2,13,14,15,19,20,21,22,29,42,50,52,54],mention:51,messag:[1,12,25,26,27,30,31,32,36,39,40,43,44,45,48,50,54,55],mevi:[32,34],mevt:45,micro:12,might:[4,12,16,29,42],milli:12,millisecond:52,min:4,min_freq_hz:4,mind:[2,5,29,42],minim:10,minimum:[4,12],minor:[2,19,25,54],misconfigur:19,mismatch:19,mix:51,mlbss_mlb_ahb_int:44,mlbss_mlb_int:44,mmr:34,mmu:[0,12],mode:[0,10,11,12,25,51,52,54],modifi:[4,5,10,17,25,27,32,40,45,54],modss:[32,34],modul:[0,11,16,19,25,50],module_get:25,module_put:25,modulu:50,moment:[8,9],monitor:[25,31,32,44,45],monolith:11,monoton:5,more:[11,18,21,25,28,37,41,49,50,51],most:[4,10,17,21],motiv:51,mount:[26,39],move:[18,20],mpk:[15,52,54],mpu:[0,19],msb:[0,10,17,50],msd:25,msg_device_sw_state_auto_off:5,msg_device_sw_state_on:5,msg_flag_clock_allow_freq_chang:4,msg_param_dev_clk_id:25,msg_param_v:25,msg_receiv:25,msmc0:32,msmc:[19,32,34],msmc_cache_s:[2,19],msmc_end_high:2,msmc_end_low:2,msmc_start_high:2,msmc_start_low:2,multi:4,multicast:34,multipl:[0,4,5,21,25,52,54],multiplex:7,multipli:4,must:[0,2,4,5,7,8,9,10,11,12,14,15,16,17,18,19,20,21,22,50,51,52,54],mutual:51,mux:[4,26,39],n_permission_reg:14,nack:[4,13,14,15,21,50],nak:[0,4,5,12,19],name:[4,5,7,8,9,10,11,12,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,36,37,39,40,41,42,43,44,45,46,47,48,49,51],natur:0,nav:[19,31],nav_id:[8,9,10,11],navig:[0,7,8,9,10,11,30,34,38],navss0_intr_router_0:43,navss0_modss_intaggr_0:45,navss0_modss_intaggr_1:45,navss0_ringacc_0:45,navss0_udmap_0:45,navss0_udmass_intaggr_0:45,navss:[14,25,32],navss_main_cpsw9_rx:45,navss_main_cpsw9_tx:45,navss_main_csi_rx:45,navss_main_csi_tx:45,navss_main_dmpac_tc0_cc_rx:45,navss_main_dmpac_tc0_cc_tx:45,navss_main_icssg0_rx:45,navss_main_icssg0_tx:45,navss_main_icssg1_rx:45,navss_main_icssg1_tx:45,navss_main_msmc0_rx:45,navss_main_msmc0_tx:45,navss_main_pdma_main_aasrc_rx:45,navss_main_pdma_main_aasrc_tx:45,navss_main_pdma_main_debug_ccmcu_rx:45,navss_main_pdma_main_debug_mainc66_rx:45,navss_main_pdma_main_mcan_rx:45,navss_main_pdma_main_mcan_tx:45,navss_main_pdma_main_mcasp_g0_rx:45,navss_main_pdma_main_mcasp_g0_tx:45,navss_main_pdma_main_mcasp_g1_rx:45,navss_main_pdma_main_mcasp_g1_tx:45,navss_main_pdma_main_misc_g0_rx:45,navss_main_pdma_main_misc_g0_tx:45,navss_main_pdma_main_misc_g1_rx:45,navss_main_pdma_main_misc_g1_tx:45,navss_main_pdma_main_misc_g2_rx:45,navss_main_pdma_main_misc_g2_tx:45,navss_main_pdma_main_misc_g3_rx:45,navss_main_pdma_main_misc_g3_tx:45,navss_main_pdma_main_usart_g0_rx:45,navss_main_pdma_main_usart_g0_tx:45,navss_main_pdma_main_usart_g1_rx:45,navss_main_pdma_main_usart_g1_tx:45,navss_main_pdma_main_usart_g2_rx:45,navss_main_pdma_main_usart_g2_tx:45,navss_main_saul0_rx:45,navss_main_saul0_tx:45,navss_main_udmap0_rx:45,navss_main_udmap0_tx:45,navss_main_vpac_tc0_cc_rx:45,navss_main_vpac_tc0_cc_tx:45,navss_main_vpac_tc1_cc_rx:45,navss_main_vpac_tc1_cc_tx:45,navss_mcu_pdma_adc_rx:45,navss_mcu_pdma_adc_tx:45,navss_mcu_pdma_cpsw0_rx:45,navss_mcu_pdma_cpsw0_tx:45,navss_mcu_pdma_mcu0_rx:45,navss_mcu_pdma_mcu0_tx:45,navss_mcu_pdma_mcu1_rx:45,navss_mcu_pdma_mcu1_tx:45,navss_mcu_pdma_mcu2_rx:45,navss_mcu_pdma_mcu2_tx:45,navss_mcu_saul0_rx:45,navss_mcu_saul0_tx:45,navss_mcu_udmap0_rx:45,navss_mcu_udmap0_tx:45,necessari:[12,22,25,50],need:[0,2,7,8,9,10,12,17,18,19,20,21,51,52,54],newer:4,next:[0,50],nich:21,nist:50,nistpub:50,nmfi_en:12,nobmp:18,non:[1,7,10,11,12,16,18,21,28,29,37,41,42,49,55],none:[19,28,41],nor:50,norepli:18,normal:[2,4,5,6,7,8,9,10,11,12,14,18,19,20,21,22,52],notat:18,note:[4,7,12,17,25,26,33,39,46,50],notic:15,notif:[2,19,20,21,22],notifi:[2,36,48],notify_resp:[36,48],now:[18,51,52],nrbg:16,num:4,num_match_iter:12,num_par:4,num_parents32:4,num_resourc:21,num_wait_iter:12,number:[0,2,3,4,5,7,9,10,11,12,14,17,19,21,25,36,48,50,51],number_of_bytes_in_stream:50,nvlpub:50,obtain:18,occup:10,occur:[7,11,12,17,25],ocmc:[19,21,22],oct:18,octet:18,oes_reg_index:25,ofc:20,off:[4,5,12,15,25],offer:[0,52],offici:20,offset:[11,12,25,32],often:0,oid:18,old:4,older:4,onc:[4,5,16,17,25],one:[4,10,12,16,17,19,21,26,39,50,51,52],onli:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,50,51,52,54],onto:19,open:[18,21],oper:[0,4,5,9,11,12,14,15,17,18,20,21,22,25,50,51,52,54],optim:51,option:[0,4,7,10,12,17,18,19,20,22,26,37,39,49],optionawl:11,order:[5,10,11,12,15,19,20,21,22,25,50,51,54],order_id:10,org:50,organ:[26,39,51,52],origin:[0,4,10,52],osal:25,ospi_lvl_intr:44,otfa_intr_err_pend:44,otgirq:44,other:[4,5,7,10,12,16,18,19,21,22,25,51,54],otherwis:[0,4,11,21,50],ouput:31,out:[5,12,52,54],outer:18,outfifo_level:44,outgo:[7,26,39],outgroup_level:44,output:[4,7,11,16,18,21,25,26,31,39,44,50,52,54],outsid:0,over:[0,12,20,25,51],overal:[5,12,19,21],overhead:12,overlap:[21,30,32,43,45],overrid:12,overwit:11,overwrit:11,own:[4,9,10,11,12,15,19,21,28,41,50],owner:[9,10,21,25,28,41],owner_index:14,owner_permission_bit:14,owner_privid:14,ownership:[12,14,51],pack:15,packet:[11,25],pad:[50,52,54],pair:[13,25],paramet:[0,2,4,5,6,12,13,14,15,16,17,18,19,20,21,22,26,27,32,34,39,40,45,50,52],parent32:4,parent:[4,25,26,39],pars:25,parser:18,part:[10,11,12,18,21,25,32,45,51],parti:11,particular:[15,26,27,39,40,50],partit:[15,25],pass:[5,7,8,10,11,15,18,19,20,21,22,50],patch:[2,25],patch_vers:2,path:[4,36,48],paus:[11,25],payload:[0,15,17,18,54],pcie_cpts_comp:44,pcie_cpts_genf0:44,pcie_cpts_hw1_push:44,pcie_cpts_pend:44,pcie_cpts_sync:44,pcie_downstream_puls:44,pcie_error_puls:44,pcie_flr_puls:44,pcie_hot_reset_puls:44,pcie_legacy_puls:44,pcie_link_state_puls:44,pcie_local_level:44,pcie_phy_level:44,pcie_ptm_valid_puls:44,pcie_pwr_state_puls:44,pd_get:25,pd_init:25,pd_inv_dep_data:25,pd_put:25,pd_rstdne_timeout:25,pd_trans_timeout:25,pdf:50,pdma:[7,32],peer:[11,25],pend:5,pend_intr:[31,44],per:[0,10,11,12,19,21,25,26,39,50],perf_ctrl:11,perf_ctrl_timeout_cnt:11,perform:[7,9,10,11,12,14,15,17,18,21,22,25,50,51,52],peripher:[7,20,21,37,38,49,51],permiss:[10,14,28,41],permit:[12,19,27,29,30,31,33,34,36,37,40,42,43,44,46,47,48,49,51],perspect:[0,26,39],physic:[2,11,12,19,20,21,22,33,46,51],pick:18,piec:2,pin:20,pinmux:20,pipelin:12,pka:50,pkc:50,pkh:52,place:[0,4,7,9,11,12,13,15,18,19,20,21,22,50,52],placement:0,plain:[12,19,21],plaintext:[13,50],pleas:[5,12,15,17,18,19,20,21,22,51,54],pll:20,pm_bcfg_hash:18,pm_dev_init:25,pm_init:25,pmboardcfghash:[18,52],pmmc:4,point:[2,17,20,21,25,51],pointer:[10,11,19,20,21,22,52],pointrpend:44,polic:[0,12],poll:[4,7,17],pool:12,popul:[0,15,21,52,54],port:[17,18],portion:[20,21,22],posit:25,possibl:[2,4,5,10,12,21,50],post:[7,21,25],potenti:25,power:[5,12,19,23,26,27,39,40,55],powerdomain:25,pr1_edc0_sync0_out:44,pr1_edc0_sync1_out:44,pr1_edc1_sync0_out:44,pr1_edc1_sync1_out:44,pr1_host_intr_pend:44,pr1_host_intr_req:44,pr1_iep0_cmp_intr_req:44,pr1_iep1_cmp_intr_req:44,pr1_rx_sof_intr_req:44,pr1_tx_sof_intr_req:44,pre:[15,21],precaut:19,preclud:21,predefin:51,prefix:0,prepar:0,prepend:0,present:[0,2,4,11,17,25,50],preserv:18,presum:19,prevent:[5,12,20,21,51],previou:51,previous:12,primari:[0,21,22,51],primer:[53,55],print:25,prior:[4,5,7,11,12,25],prioriti:[0,11,19,21,25],priv:[14,25],privat:[13,50,52,54],privileg:[18,28,41],probabl:12,proc_access_list:22,proc_access_mast:22,proc_access_secondari:22,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55],proc_id:12,process:[0,2,4,5,7,8,10,11,12,14,19,21,22,29,34,36,42,47,48,54],processor:[0,3,7,11,18,21,29,30,31,36,38,42,43,44,48],processor_access_list:22,processor_acl_list:22,processor_id:[12,22],product:[20,51],profil:19,program:[0,4,5,7,8,9,10,11,14,18,25],programm:10,programmed_st:[4,5],progress:25,prompt:18,proper:[0,20],properli:[20,25],protect:[20,22,51,52,54],protocol:[1,11,55],provid:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52],provis:15,proxi:[0,3,7,9,11,14,19,21,25,31,38,44],proxy_cfg:[8,25],proxy_cfg_respons:8,proxy_init:25,proxy_oes_get:25,proxy_oes_set:25,psc:25,psc_inv_data:25,pseudo:4,psi:[0,3,11,25],psil:9,psil_dru_dst_offset:25,psil_dst_thread:25,psil_init:25,psil_pair:25,psil_read:25,psil_src_thread:25,psil_src_thread_p:25,psil_thread:25,psil_thread_cfg_reg_addr:25,psil_thread_cfg_reg_val_hi:25,psil_thread_cfg_reg_val_lo:25,psil_thread_dis:25,psil_thread_en:25,psil_to:11,psil_to_tout:11,psil_to_tout_cnt:11,psil_unpair:25,psil_writ:25,psinfo:25,psuedo:4,pub:50,pub_boardcfg_rm_tisci:21,publish:15,puls:[30,34],pulsar:[30,34],pulsar_0:[28,41],pulsar_1:[28,41],purpos:[12,18,25,29,32,34,42,52],put:[15,25],qmode:10,qos:11,queri:[0,4,14,21],question:14,queue:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,19,20,21,22,25],quick:51,quickli:16,quietli:11,quirk:0,r5_0:[29,36,42],r5_1:[29,36,42],r5_2:[29,36],r5_3:[29,36],r5_cl0_c0:33,r5_cl0_c1:33,r5fss0_core0:[46,48],r5fss0_core1:[46,48],r5fss0_introuter0:43,r5fss1_core0:[46,48],r5fss1_core1:[46,48],r5fss1_introuter0:43,ra_init:25,ram:[2,8,12],random:[3,18,52,54],randomstr:[18,52],rang:[2,4,8,10,11,17,19,25,29,30,32,34,45,47],range_num:21,range_start:21,rapidli:4,rare:4,rat:12,rat_exp_intr:44,rate:[4,12],rather:4,rational:12,raw:52,rchan_rflow_rng:34,read:[2,8,10,11,12,16,17,25,28,36,41,48,51],readabl:[2,25,26,39],readi:[2,12],real:[4,7,9,10,11,21],realli:51,reamin:22,reason:[6,10,12,19,50,51],reboot:[6,25],rec_intr_pend:44,recei:11,receipt:[20,22],receiv:[0,2,4,15,19,20,21,22,25,31,32,34,44,45],recept:21,recommend:[19,20,21,50,51],reconfigur:[10,19,20],record:10,recov:12,recoveri:[6,12,22],reduc:[20,21,22,50,52],ref:[9,10,11,17,21],refer:[4,5,11,12,19,20,21,22,28,41,51,54],referenc:0,refil:16,refresh:0,regard:[0,5,11],regardless:4,region:[8,9,11,25,34],regist:[0,7,8,10,11,12,14,17,18,21,25,32,34],regular:[19,21],reject:[11,19,21,30,32,43,45],rel:4,relationship:2,releas:[0,5,30,31,43,44],release_processor:12,relev:[12,18,51],reli:52,relinquish:12,reloc:2,remain:[2,4,17,20,51,52],remaind:50,remot:[9,11],remov:[11,19],repeat:[17,51],replac:18,report:[12,25],repres:[4,21,25,26,27,29,30,31,33,34,36,39,40,42,43,44,46,47,48,50],represent:[18,50],req:18,req_distinguished_nam:18,request:[2,4,5,6,7,9,13,14,15,16,19,20,21,22,25,32,45,50],request_processor:12,requir:[0,4,5,7,10,12,14,15,17,18,19,20,21,22,25,32,45,50,51,52,54],requisit:4,resasg:21,resasg_entri:21,resasg_entries_s:21,resasg_firewall_cfg:25,resasg_fwl_ch:25,resasg_fwl_id:25,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group0_from_c66ss0_introuter0:47,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group1_from_c66ss0_introuter0:47,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group2_from_c66ss0_introuter0:47,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group3_from_c66ss0_introuter0:47,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group4_from_c66ss0_introuter0:47,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group0_from_c66ss1_introuter0:47,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group1_from_c66ss1_introuter0:47,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group2_from_c66ss1_introuter0:47,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group3_from_c66ss1_introuter0:47,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group4_from_c66ss1_introuter0:47,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_cmpevent_intrtr0:47,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group1_from_navss0_intr_router_0:47,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group2_from_navss0_intr_router_0:47,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_cmpevent_intrtr0:47,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group1_from_navss0_intr_router_0:47,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group2_from_navss0_intr_router_0:47,resasg_subtype_cpsw0_cpts_hw1_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw2_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw3_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw4_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw5_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw6_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw7_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_cpsw0_cpts_hw8_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_esm0_esm_pls_event0_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_esm0_esm_pls_event1_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_esm0_esm_pls_event2_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_gic_irq_comp_evt:34,resasg_subtype_gic_irq_main_gpio:34,resasg_subtype_gic_irq_main_nav_set0:34,resasg_subtype_gic_irq_main_nav_set1:34,resasg_subtype_gic_irq_wkup_gpio:34,resasg_subtype_global_event_gevt:47,resasg_subtype_global_event_mevt:47,resasg_subtype_global_event_sevt:47,resasg_subtype_global_event_trigg:47,resasg_subtype_ia_vint:47,resasg_subtype_icssg0_irq_main_gpio:34,resasg_subtype_icssg0_irq_main_nav:34,resasg_subtype_icssg1_irq_main_gpio:34,resasg_subtype_icssg1_irq_main_nav:34,resasg_subtype_main_nav_mcrc_levi:34,resasg_subtype_main_nav_modss_ia0_sevi:34,resasg_subtype_main_nav_modss_ia0_vint:34,resasg_subtype_main_nav_modss_ia1_sevi:34,resasg_subtype_main_nav_modss_ia1_vint:34,resasg_subtype_main_nav_ra_ring_gp:34,resasg_subtype_main_nav_ra_ring_udmap_rx:34,resasg_subtype_main_nav_ra_ring_udmap_tx:34,resasg_subtype_main_nav_udmap_gcfg:34,resasg_subtype_main_nav_udmap_invalid_flow_o:34,resasg_subtype_main_nav_udmap_rx_chan:34,resasg_subtype_main_nav_udmap_rx_flow_common:34,resasg_subtype_main_nav_udmap_rx_hchan:34,resasg_subtype_main_nav_udmap_trigg:34,resasg_subtype_main_nav_udmap_tx_chan:34,resasg_subtype_main_nav_udmap_tx_echan:34,resasg_subtype_main_nav_udmap_tx_hchan:34,resasg_subtype_main_nav_udmass_ia0_gevi:34,resasg_subtype_main_nav_udmass_ia0_mevi:34,resasg_subtype_main_nav_udmass_ia0_sevi:34,resasg_subtype_main_nav_udmass_ia0_vint:34,resasg_subtype_mcu_cpsw0_cpts_hw3_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_mcu_cpsw0_cpts_hw4_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_mcu_nav_mcrc_levi:34,resasg_subtype_mcu_nav_ra_ring_gp:34,resasg_subtype_mcu_nav_ra_ring_udmap_rx:34,resasg_subtype_mcu_nav_ra_ring_udmap_tx:34,resasg_subtype_mcu_nav_udmap_gcfg:34,resasg_subtype_mcu_nav_udmap_invalid_flow_o:34,resasg_subtype_mcu_nav_udmap_rx_chan:34,resasg_subtype_mcu_nav_udmap_rx_flow_common:34,resasg_subtype_mcu_nav_udmap_rx_hchan:34,resasg_subtype_mcu_nav_udmap_trigg:34,resasg_subtype_mcu_nav_udmap_tx_chan:34,resasg_subtype_mcu_nav_udmap_tx_hchan:34,resasg_subtype_mcu_nav_udmass_ia0_gevi:34,resasg_subtype_mcu_nav_udmass_ia0_mevi:34,resasg_subtype_mcu_nav_udmass_ia0_sevi:34,resasg_subtype_mcu_nav_udmass_ia0_vint:34,resasg_subtype_mcu_navss0_intaggr_0_intaggr_levi_pend_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_main2mcu_lvl_intrtr0:47,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_main2mcu_pls_intrtr0:47,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_mcu_navss0_intr_router_0:47,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_main2mcu_lvl_intrtr0:47,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_main2mcu_pls_intrtr0:47,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_mcu_navss0_intr_router_0:47,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_msmc_dru:34,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_cmpevent_intrtr0:47,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw1_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw2_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw3_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw4_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw5_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw6_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw7_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_navss512l_main_0_cpts0_hw8_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pcie0_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pcie1_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pcie2_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pcie3_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg0_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg0_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg0_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg0_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg0_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_pru_icssg0_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_pru_icssg0_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_pru_icssg1_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg1_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg1_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg1_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:47,resasg_subtype_pru_icssg1_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_pru_icssg1_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_pru_icssg1_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_pulsar_c0_irq_main2mcu_lvl:34,resasg_subtype_pulsar_c0_irq_main2mcu_pl:34,resasg_subtype_pulsar_c0_irq_mcu_nav:34,resasg_subtype_pulsar_c0_irq_wkup_gpio:34,resasg_subtype_pulsar_c1_irq_main2mcu_lvl:34,resasg_subtype_pulsar_c1_irq_main2mcu_pl:34,resasg_subtype_pulsar_c1_irq_mcu_nav:34,resasg_subtype_pulsar_c1_irq_wkup_gpio:34,resasg_subtype_r5fss0_core0_intr_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_r5fss0_core0_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_r5fss0_core0_intr_irq_group0_from_r5fss0_introuter0:47,resasg_subtype_r5fss0_core1_intr_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_r5fss0_core1_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_r5fss0_core1_intr_irq_group0_from_r5fss0_introuter0:47,resasg_subtype_r5fss1_core0_intr_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_r5fss1_core0_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_r5fss1_core0_intr_irq_group0_from_r5fss1_introuter0:47,resasg_subtype_r5fss1_core1_intr_irq_group0_from_gpiomux_intrtr0:47,resasg_subtype_r5fss1_core1_intr_irq_group0_from_navss0_intr_router_0:47,resasg_subtype_r5fss1_core1_intr_irq_group0_from_r5fss1_introuter0:47,resasg_subtype_ra_error_o:47,resasg_subtype_ra_gp:47,resasg_subtype_ra_udmap_rx:47,resasg_subtype_ra_udmap_rx_h:47,resasg_subtype_ra_udmap_rx_uh:47,resasg_subtype_ra_udmap_tx:47,resasg_subtype_ra_udmap_tx_ext:47,resasg_subtype_ra_udmap_tx_h:47,resasg_subtype_ra_udmap_tx_uh:47,resasg_subtype_ra_virtid:47,resasg_subtype_udmap_global_config:47,resasg_subtype_udmap_invalid_flow_o:47,resasg_subtype_udmap_rx_chan:47,resasg_subtype_udmap_rx_flow_common:47,resasg_subtype_udmap_rx_hchan:47,resasg_subtype_udmap_rx_uhchan:47,resasg_subtype_udmap_tx_chan:47,resasg_subtype_udmap_tx_echan:47,resasg_subtype_udmap_tx_hchan:47,resasg_subtype_udmap_tx_uhchan:47,resasg_subtype_wkup_esm0_esm_pls_event0_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_wkup_esm0_esm_pls_event1_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subtype_wkup_esm0_esm_pls_event2_irq_group0_from_wkup_gpiomux_intrtr0:47,resasg_subytpe_main_nav_ra_error_o:34,resasg_subytpe_main_nav_ra_virtid:34,resasg_subytpe_mcu_nav_ra_error_o:34,resasg_subytpe_mcu_nav_ra_virtid:34,resasg_type_gic_irq:34,resasg_type_icssg0_irq:34,resasg_type_icssg1_irq:34,resasg_type_icssg2_irq:34,resasg_type_main_nav_mcrc:34,resasg_type_main_nav_modss_ia0:34,resasg_type_main_nav_modss_ia1:34,resasg_type_main_nav_ra:34,resasg_type_main_nav_udmap:34,resasg_type_main_nav_udmass_ia0:34,resasg_type_mcu_nav_mcrc:34,resasg_type_mcu_nav_ra:34,resasg_type_mcu_nav_udmap:34,resasg_type_mcu_nav_udmass_ia0:34,resasg_type_msmc:34,resasg_type_pulsar_c0_irq:34,resasg_type_pulsar_c1_irq:34,resasg_utyp:25,resasg_validate_brdcfg_list:25,resasg_validate_host:25,resasg_validate_res_num:25,resasg_validate_res_start:25,resasg_validate_resourc:25,resend:17,resent:17,reserv:[0,2,4,5,10,11,12,18,20,21,22,25,30,32,43,45],reset:[3,4,5,11,12,17,18,25,54],reset_cfg:11,resetdon:25,resetvec:18,resid:7,resouc:[30,32],resourc:[2,5,14,19,20,23,27,28,29,30,32,37,38,40,41,43,45,49,51,55],resource_get:25,resource_get_range_num:25,resource_get_range_start:25,resource_get_secondary_host:25,resource_get_subtyp:25,resource_get_typ:25,respect:52,respond:[2,4],respons:[2,4,5,6,9,12,13,14,15,16,17,19,20,21,22,25,36,48,50,51],responsbl:11,rest:[0,12,52],restor:12,restrict:[11,25],result:[0,4,7,8,10,11,25],retent:[4,5,25],retention_get:25,retention_put:25,retri:11,retriev:[2,5,10,11,14,16,21,25],reus:18,rev:21,revers:4,review:17,revis:[11,21,22,52,54],rfc8017:50,rflowfwstat:11,rflowfwstat_pend:11,rgx:42,right:21,ring:[0,3,7,11,19,21,25,31,34,44],ring_ba_hi:10,ring_ba_lo:10,ring_ba_lo_hi:25,ring_ba_lo_lo:25,ring_configur:25,ring_count_hi:25,ring_count_lo:25,ring_get_cfg:25,ring_mod:25,ring_mon_cfg:[10,25],ring_mon_cfg_respons:10,ring_monitor_mod:25,ring_monitor_queu:25,ring_monitor_sourc:25,ring_oes_get:25,ring_oes_set:25,ring_orderid:25,ring_siz:[10,25],ring_validate_index:25,ring_virtid:25,ringacc:10,ringacc_control:10,ringacc_data0:10,ringacc_data1:10,ringacc_occ_j:10,ringacc_queu:10,rm_bcfg_hash:18,rm_boardcfg:21,rm_core_init:25,rm_init:25,rmboardcfghash:[18,52],rng:16,rng_out:16,rng_read_len:16,rng_req_len:16,role:19,rollback:[18,52,54],rom:[18,20,52],root:[0,19,21,52],round:19,rout:[21,25,30,31,43,44],router:[0,7,21],rsdv2:18,rsdv3:18,rsvd1:18,rsvd2:18,rsvd3:18,rsvd:0,rto:0,rule:[0,18],run:[2,4,7,17,51],runtim:[3,21,25,37,38,49,54],rwcd:[28,41],rwd:[28,41],rx_atyp:11,rx_burst_siz:11,rx_ch_index:11,rx_chan:45,rx_chan_typ:11,rx_desc_typ:11,rx_dest_qnum:11,rx_dest_tag_hi:11,rx_dest_tag_hi_sel:11,rx_dest_tag_lo:11,rx_dest_tag_lo_sel:11,rx_einfo_pres:11,rx_error_handl:11,rx_fdq0_sz0_qnum:11,rx_fdq0_sz1_qnum:11,rx_fdq0_sz2_qnum:11,rx_fdq0_sz3_qnum:11,rx_fdq1_qnum:11,rx_fdq1_sz0_qnum:11,rx_fdq2_qnum:11,rx_fdq2_sz0_qnum:11,rx_fdq3_qnum:11,rx_fdq3_sz0_qnum:11,rx_fetch_siz:11,rx_hchan:45,rx_ignore_long:11,rx_ignore_short:11,rx_orderid:11,rx_pause_on_err:11,rx_prioriti:11,rx_ps_locat:11,rx_psinfo_pres:11,rx_qo:11,rx_sched_prior:11,rx_size_thresh0:11,rx_size_thresh1:11,rx_size_thresh2:11,rx_size_thresh:11,rx_size_thresh_en:11,rx_sop_offset:11,rx_src_tag_hi:11,rx_src_tag_hi_sel:11,rx_src_tag_lo:11,rx_src_tag_lo_sel:11,rx_uhchan:45,rxcq_qnum:11,sa2:0,sa_ul_pka:44,sa_ul_trng:44,safe:20,salt:[18,52],same:[0,5,7,10,17,21,22,25,29,42,50,52],sane:12,satisfi:4,saul0:32,save:[10,15],scalabl:21,scale:19,scaling_factor:19,scaling_profil:19,scan:12,scenario:12,schedul:[11,21,25],scheme:[50,51],sci:[0,13,14,15,19,20,22,25],scope:0,sdbg_debug_ctrl:18,sdk:0,sec1:50,sec:[17,50],sec_bcfg_enc_iv:18,sec_bcfg_enc_r:18,sec_bcfg_hash:18,sec_bcfg_key_derive_index:18,sec_bcfg_key_derive_salt:18,sec_bcfg_ver:18,sec_boot_ctrl:18,sec_debug_core_sel:18,sec_x509_cert_doc_debug_extens:17,secboardcfghash:[18,52],secboardcfgv:[18,52],secg:50,second:[12,21],secondari:[7,21,25],secondary_host:[7,21],secproxi:19,secreci:50,secret:[18,20,22],section:[0,10,11,12,13,15,18,21,26,28,32,39,41,45,50,51,54],secur:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,19,20,21,23,24,26,27,28,29,30,31,32,33,34,35,37,38,39,40,41,42,43,44,45,46,47,49,50,51,53,55],see:[2,4,5,10,11,12,15,17,18,21,22,25,36,48,52],select:[4,10,19,25,50],selector:[11,25],self:[0,12],send:[0,2,4,10,11,19,20,21,22,25],sender:[0,50],sensit:51,sensor:0,sent:[0,2,4,19,20,21,22,25,52],separ:[0,10,12,19,20,21,22,52],seq:0,sequenc:[0,2,7,9,10,11,18,37,49,51],seri:50,serv:[19,21],servic:[0,3,15,21,22,51,53,55],set:[0,2,4,5,6,8,10,11,17,18,19,21,22,25,30,31,37,43,44,49,50,51,52],set_clock_freq:4,set_clock_par:4,set_devic:5,set_local_reset:25,set_processor_config:[12,18],set_processor_control:12,set_processor_suspend_readi:12,setup:[4,8,12],sever:2,sevi:[32,34],sevt:45,sgx544:29,sha2:[18,52,54],shall:[12,51],share:[2,5,7,21],shatyp:18,shavalu:18,shift:11,shortest:7,should:[0,4,7,12,17,18,25,33,46,51],show:[18,50,52],shown:[18,50,52,54],shutdown:12,side:51,sign:[15,17,19,20,21,22,53,55],signal:[30,31,44],signatur:17,signature_hi:13,signature_lo:13,signature_r_hi:13,signature_r_lo:13,signature_s_hi:13,signature_s_lo:13,significand:25,similar:[12,51],similarli:4,simpl:14,simplest:51,simutan:19,sinc:[0,5,7,12,19,32,45,51],singl:[7,11,21,25,52],size:[2,10,12,15,17,18,19,20,21,22,25,50],size_byt:10,sizeof:19,slave:0,sleep:0,slightli:5,slot:[28,41,50],small:[4,50],smpk:18,snapshot:4,soc:[1,2,4,5,7,8,9,10,11,12,15,17,18,19,20,21,22,25,27,29,30,31,32,33,34,35,36,37,40,42,43,44,45,46,47,48,49,51,55],soc_doc_am6_public_host_desc_host_list:19,soc_events_in_64:48,soc_events_in_65:48,soc_events_in_66:48,soc_events_in_67:48,soc_events_in_68:48,soc_events_in_69:48,soc_events_in_70:48,soc_events_in_71:48,soc_events_in_72:48,soc_events_in_732:48,soc_events_in_733:48,soc_events_in_734:48,soc_events_in_735:48,soc_events_in_73:48,soc_events_out_level:44,soc_phys_addr_t:14,softwar:[2,6,17,19,21,51,52,54],some:[4,5,7,8,10,11,12,15,19,27,29,32,40,42,45,54],sop:25,sort:21,sound:51,sourc:[4,5,7,9,10,11,25,26,30,34,38,39,43,52],space:15,span:51,special:[5,26,39],specif:[0,2,4,5,7,9,10,11,18,19,21,25,32,37,45,49,50,51,55],specifi:[7,9,10,11,12,14,17,18,19,21,25,26,27,29,39,40,42,50,52],spectrum:4,speed:51,spi_64:48,spi_65:48,spi_66:48,spi_67:48,spi_68:48,spi_69:48,spi_70:48,spi_71:48,spi_72:48,spi_732:48,spi_733:48,spi_734:48,spi_735:48,spi_73:48,split:12,spread:4,sproxi:[36,48],sproxy_priv:[28,41],sram:[2,19,21,22],src:7,src_id:7,src_index:7,src_tag:11,src_thread:9,ss_device_id:25,ssc:4,ssclk_mode_div_clk_mode_valu:12,stabil:0,stabl:12,stage:[12,37,49,51],stai:5,standalon:[20,21,22],standard:[0,8,9,10,11,12,20,21,22,25,32,34,50],standbywfil2:12,start:[2,5,11,12,14,18,21,25,28,41,51],start_address:14,start_resourc:21,startup:[2,12,14,21,51],starvat:11,stat_pend:44,state:[0,2,4,5,10,12,15,25,51],state_on:5,state_retent:5,statu:[7,8,10,11,25,29,42,50],status_flags_1:12,status_flags_1_clr_all_wait:12,status_flags_1_clr_any_wait:12,status_flags_1_set_all_wait:12,status_flags_1_set_any_wait:12,step:[10,17,51,52,54],still:[0,4,20,21],stop:12,storag:[15,21],store:[0,4,11,15,20,22],str:2,stream:50,strength:50,string:[2,18,25,52,54],strongli:[20,51],struct:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,18,19,20,21,22],structur:[12,15,18,52],sub:2,sub_vers:2,subdivid:20,subhdr:[19,21,22],subject:[7,15],suboptim:20,subordin:[10,11],subsequ:[15,17,21,22],subset:51,substructur:21,subsystem:[0,7,8,9,10,11,20,21,25,26,27,38,39,40],subtyp:[21,25,34,47],subvers:25,succe:[4,19],succeed:0,succes:14,success:[0,4,5,7,12,13,17,18,50,52,54],successfulli:[14,15],suffic:4,suffici:15,superset:52,superstructur:19,supervisor:[7,9,10,11,19,22],supervisor_host_id:22,supervisori:22,suppli:[26,39,50,52],support:[0,4,11,12,16,18,19,21,25,50,52,54],suppress:[11,25],sure:[7,11,12,21,51],suspend:12,swrev:18,swrv:18,synchron:10,syntax:18,sysfw:[12,18,51,52],sysfw_boot_seq:18,sysfw_hs_boardcfg:18,sysfw_image_integr:18,sysfw_image_load:18,sysfw_vers:25,system:[1,2,3,4,5,7,8,9,10,11,12,13,14,15,16,17,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55],sz0:25,sz1:25,sz2:25,sz3:25,tabl:[0,7,10,11,18,19,26,28,30,31,39,41,52],taddr:9,tag:[11,25],take:[7,9,10,19,20,21,25,28,30,31,32,41,43,44,45,51],taken:[0,20],target:[4,8,17,18,25,52,54],target_freq_hz:4,task:[10,19],tchan_tcfg:11,tcm_rstbase:12,tcu_cmd_sync_ns_intr:44,tcu_cmd_sync_s_intr:44,tcu_event_q_ns_intr:44,tcu_event_q_s_intr:44,tcu_global_ns_intr:44,tcu_global_s_intr:44,tcu_ras_intr:44,tdtype:11,te_init:12,tear:11,teardown:[11,25],technic:[5,12],technolog:18,term:51,termin:[4,21,30],test_image_enc_iv:18,test_image_enc_r:18,test_image_key_derive_index:18,test_image_key_derive_salt:18,test_image_length:18,test_image_sha512:18,texa:[0,18],text:[19,21],than:[4,10,11,21,50,51],thei:[0,4,10,11,21,25,50,52],them:[25,26,39],themselv:[12,43],theorit:17,therefor:[9,10,19,21],therm_lvl_gt_th1_intr:44,therm_lvl_gt_th2_intr:44,therm_lvl_lt_th0_intr:44,thermal:0,thi:[0,2,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52,54],thing:[7,29,42],those:2,though:[20,22,29,42,51],thrd_id:9,thread:[0,25],three:[14,20],threshold:[10,25,36,48],through:[1,7,9,10,11,21,50,55],throughout:25,thu:[7,19,21],thumb:12,ti_bcfg_info:18,ti_enc_info:18,ti_load_info:18,till:20,time:[5,7,9,10,11,12,15,17,20,21,22,28,41,51],timedout:12,timeout:[11,12,25],timer_pwm:44,timesync_intrtr0:43,tisci:[1,18,25,26,27,28,30,31,32,39,40,41,43,44,45,54],tisci_head:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,19,20,21,22],tisci_msg_:0,tisci_msg_board_config:[19,20,21,25,51],tisci_msg_board_config_pm:[19,20,51],tisci_msg_board_config_pm_req:20,tisci_msg_board_config_pm_resp:20,tisci_msg_board_config_req:19,tisci_msg_board_config_resp:19,tisci_msg_board_config_rm:[21,51],tisci_msg_board_config_rm_req:21,tisci_msg_board_config_rm_resp:21,tisci_msg_board_config_secur:[22,51,52],tisci_msg_board_config_security_req:22,tisci_msg_board_config_security_resp:22,tisci_msg_boot_notification_req:2,tisci_msg_boot_notification_resp:2,tisci_msg_flag_:0,tisci_msg_flag_ack:0,tisci_msg_flag_aop:0,tisci_msg_flag_clock_allow_freq_chang:4,tisci_msg_flag_clock_allow_ssc:4,tisci_msg_flag_clock_input_term:4,tisci_msg_flag_clock_ssc_act:4,tisci_msg_flag_device_exclus:5,tisci_msg_flag_device_reset_iso:5,tisci_msg_flag_device_wake_en:5,tisci_msg_flag_reserved0:0,tisci_msg_fwl_change_owner_info_req:14,tisci_msg_fwl_change_owner_info_resp:14,tisci_msg_fwl_get_firewall_region_req:14,tisci_msg_fwl_get_firewall_region_resp:14,tisci_msg_fwl_set_firewall_region_req:14,tisci_msg_fwl_set_firewall_region_resp:14,tisci_msg_get_clock_parent_req:4,tisci_msg_get_clock_parent_resp:4,tisci_msg_get_clock_req:4,tisci_msg_get_clock_resp:4,tisci_msg_get_device_req:5,tisci_msg_get_device_resp:5,tisci_msg_get_freq_req:4,tisci_msg_get_freq_resp:4,tisci_msg_get_num_clock_parents_req:4,tisci_msg_get_num_clock_parents_resp:4,tisci_msg_keystore_export_req:15,tisci_msg_keystore_export_resp:15,tisci_msg_keystore_gen_skey_from_rng_req:15,tisci_msg_keystore_gen_skey_from_rng_resp:15,tisci_msg_keystore_import_req:15,tisci_msg_keystore_import_resp:15,tisci_msg_keystore_write_req:15,tisci_msg_keystore_write_resp:15,tisci_msg_proc_auth_boot:54,tisci_msg_proc_auth_boot_req:12,tisci_msg_proc_auth_boot_resp:12,tisci_msg_proc_get_status_req:12,tisci_msg_proc_get_status_resp:12,tisci_msg_proc_handover_req:12,tisci_msg_proc_handover_resp:12,tisci_msg_proc_release_req:12,tisci_msg_proc_release_resp:12,tisci_msg_proc_request_req:12,tisci_msg_proc_request_resp:12,tisci_msg_proc_set_config_req:12,tisci_msg_proc_set_config_resp:12,tisci_msg_proc_set_control_req:12,tisci_msg_proc_set_control_resp:12,tisci_msg_proc_status_wait_req:12,tisci_msg_proc_status_wait_resp:12,tisci_msg_query_freq_req:4,tisci_msg_query_freq_resp:4,tisci_msg_receiv:25,tisci_msg_rm_board_config_rm:21,tisci_msg_rm_get_resource_rang:21,tisci_msg_rm_get_resource_range_req:21,tisci_msg_rm_get_resource_range_resp:21,tisci_msg_rm_irq_release_req:7,tisci_msg_rm_irq_set_req:7,tisci_msg_rm_proxy_cfg_req:8,tisci_msg_rm_proxy_cfg_resp:8,tisci_msg_rm_psil_read_req:9,tisci_msg_rm_psil_read_resp:9,tisci_msg_rm_psil_write_req:9,tisci_msg_rm_psil_write_resp:9,tisci_msg_rm_ring_cfg_req:10,tisci_msg_rm_ring_mon_cfg_req:10,tisci_msg_rm_ring_mon_cfg_resp:10,tisci_msg_rm_udmap_flow_cfg_req:11,tisci_msg_rm_udmap_flow_get_cfg_req:11,tisci_msg_rm_udmap_flow_get_cfg_resp:11,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:11,tisci_msg_rm_udmap_flow_size_thresh_get_cfg_req:11,tisci_msg_rm_udmap_flow_size_thresh_get_cfg_resp:11,tisci_msg_rm_udmap_gcfg_cfg_req:11,tisci_msg_rm_udmap_gcfg_cfg_resp:11,tisci_msg_rm_udmap_gcfg_get_cfg_req:11,tisci_msg_rm_udmap_gcfg_get_cfg_resp:11,tisci_msg_rm_udmap_rx_ch_cfg_req:11,tisci_msg_rm_udmap_rx_ch_get_cfg_req:11,tisci_msg_rm_udmap_rx_ch_get_cfg_resp:11,tisci_msg_rm_udmap_tx_ch_cfg_req:11,tisci_msg_rm_udmap_tx_ch_get_cfg_req:11,tisci_msg_rm_udmap_tx_ch_get_cfg_resp:11,tisci_msg_sa2ul_pka_ecdsa_sign_req:13,tisci_msg_sa2ul_pka_ecdsa_sign_resp:13,tisci_msg_sa2ul_pka_ecdsa_verify_req:13,tisci_msg_sa2ul_pka_ecdsa_verify_resp:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim_req:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim_resp:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim_req:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim_resp:13,tisci_msg_sa2ul_pka_rsa_sign_prim_req:13,tisci_msg_sa2ul_pka_rsa_sign_prim_resp:13,tisci_msg_sa2ul_pka_rsa_verify_prim_req:13,tisci_msg_sa2ul_pka_rsa_verify_prim_resp:13,tisci_msg_sender_host_id:25,tisci_msg_set_clock_parent_req:4,tisci_msg_set_clock_parent_resp:4,tisci_msg_set_clock_req:4,tisci_msg_set_clock_resp:4,tisci_msg_set_device_req:5,tisci_msg_set_device_resets_req:5,tisci_msg_set_device_resets_resp:5,tisci_msg_set_device_resp:5,tisci_msg_set_freq_req:4,tisci_msg_set_freq_resp:4,tisci_msg_sys_reset_req:6,tisci_msg_sys_reset_resp:6,tisci_msg_value_clock_hw_state_not_readi:4,tisci_msg_value_clock_hw_state_readi:4,tisci_msg_value_clock_sw_state_auto:4,tisci_msg_value_clock_sw_state_req:4,tisci_msg_value_clock_sw_state_unreq:4,tisci_msg_value_device_hw_state_off:5,tisci_msg_value_device_hw_state_on:5,tisci_msg_value_device_hw_state_tran:5,tisci_msg_value_device_sw_state_auto_off:5,tisci_msg_value_device_sw_state_on:5,tisci_msg_value_device_sw_state_retent:5,tisci_msg_value_rm_mon_data0_val_valid:10,tisci_msg_value_rm_mon_data1_val_valid:10,tisci_msg_value_rm_mon_mode_dis:10,tisci_msg_value_rm_mon_mode_push_pop:10,tisci_msg_value_rm_mon_mode_starv:10,tisci_msg_value_rm_mon_mode_threshold:10,tisci_msg_value_rm_mon_mode_valid:10,tisci_msg_value_rm_mon_mode_watermark:10,tisci_msg_value_rm_mon_queue_valid:10,tisci_msg_value_rm_mon_source_valid:10,tisci_msg_value_rm_mon_src_accum_q_s:10,tisci_msg_value_rm_mon_src_elem_cnt:10,tisci_msg_value_rm_mon_src_head_pkt_s:10,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:11,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:11,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:11,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:11,tisci_msg_value_rm_udmap_get_cfg_reg:11,tisci_msg_value_rm_udmap_get_cfg_reset:11,tisci_msg_value_rm_unused_secondary_host:21,tisci_msg_version_req:2,tisci_msg_version_resp:2,tisci_query_msmc_req:2,tisci_query_msmc_resp:2,tisci_rng_get_random_req:16,tisci_rng_get_random_resp:16,tisci_sec_head:0,todo:52,toler:[4,19],too:[16,50],tool:50,top:[12,22],topic:55,total:[10,12],trace:[7,19,55],trace_data_vers:25,trace_dst:19,trace_dst_en:19,trace_dst_itm:19,trace_dst_mem:19,trace_dst_uart0:19,trace_src:19,trace_src_bas:19,trace_src_en:19,trace_src_pm:19,trace_src_rm:19,trace_src_sec:19,trace_src_supr:19,trace_src_us:19,track:[0,51],tradit:0,transact:17,transfer:[0,11,14,50],transit:[5,25],translat:[7,50],transmit:[0,25,31,32,34,44,45],transmitt:0,transport:[1,55],treat:11,treatment:11,tree:[20,22],tremend:0,tri:12,trigger:[7,32,34,45],tripl:19,trivial:12,trm:[11,12,14,28,41],truncat:50,trust:[0,17,19,52],tune:[20,22],turn:[5,25],two:[0,12,17,19,21,51,52],tx_atyp:11,tx_burst_siz:11,tx_chan:45,tx_chan_typ:11,tx_credit_count:11,tx_echan:45,tx_fetch_siz:11,tx_filt_einfo:11,tx_filt_psword:11,tx_hchan:45,tx_orderid:11,tx_pause_on_err:11,tx_prioriti:11,tx_qo:11,tx_sched_prior:11,tx_supr_tdpkt:11,tx_tdtype:11,tx_uhchan:45,txcq_qnum:11,type:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,19,20,21,22,25,32,38,45,50,51,52],typic:[4,5,6,10,12,29,42,51],u16:[0,2,7,8,9,10,11,14,18,19,20,21,22],u32:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,25,50],u64:[4,18],uart0:19,uart:[0,25,51],udma:[7,44,45,50],udma_ch_atyp:25,udma_ch_burst_s:25,udma_ch_cq_qnum:25,udma_ch_fetch_s:25,udma_ch_orderid:25,udma_ch_pause_on_err:25,udma_ch_prior:25,udma_ch_qo:25,udma_ch_sched_prior:25,udma_ch_thread_id:25,udma_ch_typ:25,udma_flow_desc_typ:25,udma_flow_dest_tag_sel:25,udma_flow_rx_dest_qnum:25,udma_flow_rx_einfo_pres:25,udma_flow_rx_error_handl:25,udma_flow_rx_fdq0_sz0_qnum:25,udma_flow_rx_fdq0_sz1_qnum:25,udma_flow_rx_fdq0_sz2_qnum:25,udma_flow_rx_fdq0_sz3_qnum:25,udma_flow_rx_fdq1_qnum:25,udma_flow_rx_fdq2_qnum:25,udma_flow_rx_fdq3_qnum:25,udma_flow_rx_ps_loc:25,udma_flow_rx_psinfo_pres:25,udma_flow_rx_size_thresh_en:25,udma_flow_rx_sop_offset:25,udma_flow_src_tag_sel:25,udma_rx_ch_flow_id_count:25,udma_rx_ch_flow_id_start:25,udma_rx_ch_ignore_long:25,udma_rx_ch_ignore_short:25,udma_tx_ch_credit_count:25,udma_tx_ch_fdepth:25,udma_tx_ch_filt_einfo:25,udma_tx_ch_filt_psword:25,udma_tx_ch_supr_tdpkt:25,udma_tx_ch_tdtyp:25,udmap0:32,udmap0_cfgstrm_tx:45,udmap0_trstrm_tx:45,udmap:[0,3,7,9,10,21,25,31,32,34],udmap_flow_cfg:25,udmap_flow_get_cfg:[11,25],udmap_flow_get_cfg_respons:11,udmap_flow_size_thresh_get_cfg:11,udmap_flow_size_thresh_get_cfg_respons:11,udmap_flow_sz_cfg:25,udmap_flow_sz_get_cfg:25,udmap_gcfg_cfg:[11,25],udmap_gcfg_cfg_respons:11,udmap_gcfg_get_cfg:[11,25],udmap_gcfg_get_cfg_respons:11,udmap_init:25,udmap_oes_get:25,udmap_oes_set:25,udmap_rx:45,udmap_rx_ch:11,udmap_rx_ch_cfg:25,udmap_rx_ch_get:11,udmap_rx_ch_get_cfg:25,udmap_rx_ch_set_thrd_id:25,udmap_rx_h:45,udmap_rx_uh:45,udmap_tx:45,udmap_tx_ch:11,udmap_tx_ch_cfg:25,udmap_tx_ch_get:11,udmap_tx_ch_get_cfg:25,udmap_tx_ch_set_thrd_id:25,udmap_tx_ext:45,udmap_tx_h:45,udmap_tx_uh:45,udmass:[32,34],ufs_intr:44,uid:18,unawar:0,under:[0,21],underli:4,understand:[2,51],uniqu:[17,18,19,21,25,28,34,41,47],unit:[0,11,19],unknown:11,unless:4,unlock:[15,17,18],unmap:[7,25],unpair:25,unsign:[19,21,52],unsuccess:[17,50],until:[2,7,12,15,17,20,21,22,25,52,54],unus:[4,7,8,9,14,21,22,25,50],updat:[21,52],upfront:51,upon:[13,20,21,22,51],upper:[13,18,25],upto:12,usabl:32,usag:[0,14,25,50],usart_irq:44,use:[0,2,5,7,8,10,11,12,15,18,19,21,22,25,29,30,32,37,42,43,45,49,50,51,52],useabl:29,usecas:[2,4,12,18,19,54],used:[0,2,4,5,6,7,8,9,10,11,12,14,17,18,19,20,21,22,25,26,29,32,34,37,39,42,45,49,50,51,52,54],useful:25,user:[0,4,6,11,12,15,16,18,19,21,25,26,27,28,39,40,41,50,51],uses:[2,18],using:[7,9,11,12,14,15,17,19,21,25,50,51,52,54],usual:[0,4,20],utc:[11,25],utc_chan_start:11,utc_ctrl:11,util:[7,9,25,37,49],v3_ca:18,valid:[0,2,4,9,12,15,18,19,25,32,45,50,51],valid_param:[7,8,9,10,11,25],valid_param_hi:25,valid_param_lo:25,valu:[0,2,4,6,7,8,9,10,11,12,16,17,18,19,21,25,32,37,45,49,54],vari:[5,12,21,51],variabl:21,variant:18,variat:0,variou:[0,4,5,12,17,18,22,25,51,52,54],vector:[12,18,50,52,54],verfic:13,veri:[4,12],verif:13,verifi:[0,9,11,17,18,21,52,54],version:[2,4,18,19,21,22,25,50,52],via:[0,2,4,7,8,9,10,11,12,15,17,19,21,22,26,27,39,40],view:[4,5],vim:[30,34],vint:[7,32],vint_status_bit_index:7,virt:[10,25,34],virtid:10,virtual:[7,11,21,25,29,34,42],voltag:51,wai:[0,18,25,52],wait:[11,16,17,25],wake:5,wake_arm:25,wake_handl:25,wakeup:[12,25,30,34,37,49],wakeupss:19,want:6,warm:6,warn:[0,12],well:[0,4,10,17,19,20,21,22,25,52],were:[11,13,15],wfe:12,wfi:12,what:[4,9,19,50,51],whatev:0,when:[0,2,4,5,6,7,8,10,11,12,17,18,19,21,22,25,50,51,52,54],whenev:21,where:[4,7,8,10,11,13,15,17,18,21,28,41,50,51,54],whether:[0,8,10,11,18,21],which:[4,5,7,9,10,11,12,13,15,18,19,20,21,22,25,26,29,36,39,42,48,50,51],who:[10,11,15,21],whole:21,whose:[9,21],wide:[4,6,10,20,25],wider:51,width:9,within:[0,4,5,7,8,9,10,11,12,17,20,21,22,25,30,31,32,43,45],without:[0,4],wkup_gpiomux_intrtr0:43,word:[9,11,16,17,21,25,50],work:11,workaround:[0,10],worst:12,would:[4,12,19,26,39],wrap:[0,10],write:[2,8,10,11,12,17,25,28,36,41,48],writeback:[19,21],written:[9,10,17,25],www:[18,50],x509:[3,12,52,54],x509_extens:18,xmit_intr_pend:44,xyz:[26,39],yes:12,yet:[7,15,17,18],you:[0,51],your:[4,5,12],zero:[0,4,7,10,11,12,14,17,18,21,50,52,54]},titles:["Brief Introduction to SoC System Control Entity","Chapter 1: Introduction","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Asymmetric Key Services TISCI Description","Firewall TISCI Description","Runtime Keystore TISCI Description","Random Number Generator API","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Peripheral IRQ Destination Descriptions","AM6 Peripheral IRQ Source Descriptions","AM6 Navigator Subsystem Descriptions","AM6 Processor Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","j721e Peripheral Interrupt Destination Descriptions","j721e Peripheral Interrupt Source Descriptions","j721e Navigator Subsystem Descriptions","J721E Processor Descriptions","j721e Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","Asymmetric Key Services","Device Group Primer","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Signing binaries for Secure Boot","TISCI User Guide"],titleterms:{"export":15,"function":[0,19,21],"import":15,"return":50,"static":21,IDs:[25,27,29,30,31,32,33,34,37,40,42,43,44,45,46,49],Used:[4,5],With:50,a53:12,a72ss0:39,a72ss0_core0:39,a72ss0_core1:39,aasrc0:39,abi:19,acceler:10,access:[12,22,37,49],action:25,all:51,alloc:[36,48],am6:[26,27,28,29,30,31,32,33,34,35,36,37,38],api:[2,4,5,6,12,14,16,19,20,21,22],arm:12,armv8:12,assign:[21,34,47],asymmetr:[13,50],atl0:39,authent:12,avail:0,background:14,base:[28,41,44],baseport:25,bigint:50,binari:54,board0:[26,39],board:[18,19,20,21,22,23,34,47,52],boardcfg:19,boardcfg_control:19,boardcfg_dbg_cfg:19,boardcfg_dbg_dst_port:19,boardcfg_dbg_src:19,boardcfg_host_hierarchi:22,boardcfg_msmc:19,boardcfg_pm:20,boardcfg_proc:22,boardcfg_rm:21,boardcfg_rm_host_cfg:21,boardcfg_rm_host_cfg_entri:21,boardcfg_rm_resasg:21,boardcfg_rm_resasg_entri:21,boardcfg_secproxi:19,book:12,boot:[12,18,52,54],brief:0,buffer:25,c66ss0_core0:39,c66ss0_introuter0:39,c66ss1_core0:39,c66ss1_introuter0:39,c6x:12,c71ss0:39,c71ss0_mma:39,c7x:12,cal0:26,calcul:0,cbass0:26,cbass_debug0:26,cbass_fw0:26,cbass_infra0:26,ccdebugss0:26,certif:[18,52],chang:14,channel:[11,28,32,41,45],chapter:[1,3,23,24,38,53],check:0,clock:[0,4,26,39],cmpevent_intrtr0:[26,39],command:17,compat:4,compil:19,compute_cluster0_cfg_wrap:39,compute_cluster0_clec:39,compute_cluster0_core_cor:39,compute_cluster0_ddr32ss_emif0_ew:39,compute_cluster0_debug_wrap:39,compute_cluster0_dmsc_wrap:39,compute_cluster0_en_msmc_domain:39,compute_cluster0_gic500ss:39,compute_cluster0_pbist_wrap:39,compute_cluster_a53_0:26,compute_cluster_a53_1:26,compute_cluster_a53_2:26,compute_cluster_a53_3:26,compute_cluster_cpac0:26,compute_cluster_cpac1:26,compute_cluster_cpac_pbist0:26,compute_cluster_cpac_pbist1:26,compute_cluster_j7es_tb_vdc_main_0:39,compute_cluster_msmc0:26,compute_cluster_pbist0:26,config:[11,19,20,21,22],configur:[4,5,8,9,10,11,12,14,18,19,20,21,22,23,25,34,47,52],consol:19,content:15,control:[0,4,5,12],core:52,cpsw0:39,cpt2_aggr0:[26,39],cpt2_aggr1:39,cpt2_aggr2:39,cpt2_probe_vbusm_main_cal0_0:26,cpt2_probe_vbusm_main_dss_2:26,cpt2_probe_vbusm_main_navddrhi_5:26,cpt2_probe_vbusm_main_navddrlo_6:26,cpt2_probe_vbusm_main_navsramhi_3:26,cpt2_probe_vbusm_main_navsramlo_4:26,cpt2_probe_vbusm_mcu_export_slv_0:26,cpt2_probe_vbusm_mcu_fss_s0_2:26,cpt2_probe_vbusm_mcu_fss_s1_3:26,cpt2_probe_vbusm_mcu_sram_slv_1:26,csi_psilss0:39,csi_rx_if0:39,csi_rx_if1:39,csi_tx_if0:39,ctrl_mmr0:26,data:[2,4,5,6,9,17,19,20,21,22,24,25,50],dcc0:[26,39],dcc10:39,dcc11:39,dcc12:39,dcc1:[26,39],dcc2:[26,39],dcc3:[26,39],dcc4:[26,39],dcc5:[26,39],dcc6:[26,39],dcc7:[26,39],dcc8:39,dcc9:39,ddr0:39,ddrss0:26,debug:[18,19,25],debugss0:26,debugss_wrap0:[26,39],debugsuspendrtr0:26,decoder0:39,decrypt:[13,15,50],definit:[12,51],descript:[7,8,9,10,11,12,13,14,15,16,27,28,29,30,31,32,33,34,36,37,40,41,42,43,44,45,46,47,48,49],design:[19,21,22],destin:[30,32,43,45],detail:[19,21],develop:52,devgrp:[37,49,51],devic:[0,5,26,27,32,37,39,40,45,49,51,52],dftss0:26,dmpac0_sde_0:39,dmpac_top_main_0:39,dmsc_wkup_0:39,document:[2,3,4,5,6,18,38],domain:25,dphy_rx0:39,dphy_rx1:39,dphy_tx0:39,dsp:12,dss0:[26,39],dss_dsi0:39,dss_edp0:39,dummy_ip_lpsc_debug2dmsc_vd:26,dummy_ip_lpsc_dmsc_vd:26,dummy_ip_lpsc_emif_data_vd:26,dummy_ip_lpsc_main2mcu_vd:26,dummy_ip_lpsc_mcu2main_infra_vd:26,dummy_ip_lpsc_mcu2main_vd:26,dummy_ip_lpsc_mcu2wkup_vd:26,dummy_ip_lpsc_wkup2main_infra_vd:26,dummy_ip_lpsc_wkup2mcu_vd:26,dure:[17,52],ecap0:[26,39],ecap1:39,ecap2:39,ecc_aggr0:26,ecc_aggr1:26,ecc_aggr2:26,ecdsa:50,efuse0:26,ehrpwm0:[26,39],ehrpwm1:[26,39],ehrpwm2:[26,39],ehrpwm3:[26,39],ehrpwm4:[26,39],ehrpwm5:[26,39],elig:0,elm0:[26,39],emif_data_0_vd:39,enabl:51,encoder0:39,encrypt:[13,15,18,50,52,54],entir:15,entiti:0,entri:22,enumer:[19,22,27,29,30,31,33,34,36,37,40,42,46,48,49],eqep0:[26,39],eqep1:[26,39],eqep2:[26,39],esm0:[26,39],event:[32,44,45],exampl:12,extens:18,failur:50,famili:38,featur:0,field:[8,10,11,18],firewal:[14,28,41],firmwar:[18,19,20,21,22,52],flag:[0,12],flow:[11,32,45],format:[25,50,52],from:15,fss_mcu_0:39,gener:[0,2,3,12,15,16],get:[10,11,12,14,16,17,21],gic0:26,global:[11,32,45],goal:[19,21],gpio0:[26,39],gpio1:[26,39],gpio2:39,gpio3:39,gpio4:39,gpio5:39,gpio6:39,gpio7:39,gpiomux_intrtr0:[26,39],gpmc0:[26,39],gpu0:26,gpu0_gpu_0:39,gpu0_gpucore_0:39,group:[37,49,51],gs80prg_mcu_wrap_wkup_0:26,gs80prg_soc_wrap_wkup_0:26,gtc0:[26,39],guid:[53,55],handov:12,header:[0,19],hierarchi:22,host:[22,29,42],i2c0:[26,39],i2c1:[26,39],i2c2:[26,39],i2c3:[26,39],i2c4:39,i2c5:39,i2c6:39,i3c0:39,icemelter_wkup_0:26,identifi:[26,39],ids:[28,41],imag:[12,18],includ:52,increment:51,index:4,indic:[32,45],inform:[14,52],initi:[14,51],integr:[0,18],interfac:17,interpret:24,interrupt:[21,32,43,44,45],introduct:[0,1,4,5,7,8,9,10,11,12,13,15,16,17,18,27,28,29,30,31,32,33,34,35,36,37,40,41,42,43,44,45,46,47,48,49,50,51],irq:[7,30,31],j721e:[38,39,40,41,42,43,44,45,46,47,48,49],j7_lascar_gpu_wrap_main_0:39,jtag:17,k3_arm_atb_funnel_3_32_mcu_0:26,k3_c66_corepac_main_0:39,k3_c66_corepac_main_1:39,k3_led_main_0:26,keep:12,kei:[13,15,50],keystor:[15,35],larg:4,layer:25,led0:39,list:[22,26,28,39,41],load:18,locat:25,macro:[4,5],main2mcu_lvl_intrtr0:[26,39],main2mcu_pls_intrtr0:[26,39],main2wkupmcu_vd:39,main:[37,49],main_sec_proxy0:36,manag:[0,3,7,8,9,10,11,12,20,21,25],mcan0:39,mcan10:39,mcan11:39,mcan12:39,mcan13:39,mcan1:39,mcan2:39,mcan3:39,mcan4:39,mcan5:39,mcan6:39,mcan7:39,mcan8:39,mcan9:39,mcasp0:[26,39],mcasp10:39,mcasp11:39,mcasp1:[26,39],mcasp2:[26,39],mcasp3:39,mcasp4:39,mcasp5:39,mcasp6:39,mcasp7:39,mcasp8:39,mcasp9:39,mcspi0:[26,39],mcspi1:[26,39],mcspi2:[26,39],mcspi3:[26,39],mcspi4:[26,39],mcspi5:39,mcspi6:39,mcspi7:39,mcu_adc0:[26,39],mcu_adc1:[26,39],mcu_armss0:26,mcu_armss0_cpu0:26,mcu_armss0_cpu1:26,mcu_cbass0:26,mcu_cbass_debug0:26,mcu_cbass_fw0:26,mcu_cpsw0:[26,39],mcu_cpt2_aggr0:[26,39],mcu_ctrl_mmr0:26,mcu_dcc0:[26,39],mcu_dcc1:[26,39],mcu_dcc2:[26,39],mcu_debugss0:26,mcu_ecc_aggr0:26,mcu_ecc_aggr1:26,mcu_efuse0:26,mcu_esm0:[26,39],mcu_fss0_fsas_0:[26,39],mcu_fss0_hyperbus0:26,mcu_fss0_hyperbus1p0_0:39,mcu_fss0_ospi_0:[26,39],mcu_fss0_ospi_1:[26,39],mcu_i2c0:[26,39],mcu_i2c1:39,mcu_i3c0:39,mcu_i3c1:39,mcu_mcan0:[26,39],mcu_mcan1:[26,39],mcu_mcspi0:[26,39],mcu_mcspi1:[26,39],mcu_mcspi2:[26,39],mcu_msram0:26,mcu_navss0:26,mcu_navss0_intaggr_0:39,mcu_navss0_intr_aggr_0:26,mcu_navss0_intr_router_0:[26,39],mcu_navss0_mcrc0:26,mcu_navss0_mcrc_0:39,mcu_navss0_modss:39,mcu_navss0_proxy0:26,mcu_navss0_proxy_0:39,mcu_navss0_ringacc0:26,mcu_navss0_ringacc_0:39,mcu_navss0_sec_proxy0:26,mcu_navss0_sec_proxy_0:48,mcu_navss0_udmap0:26,mcu_navss0_udmap_0:39,mcu_navss0_udmass:39,mcu_pbist0:26,mcu_pdma0:26,mcu_pdma1:26,mcu_pll_mmr0:26,mcu_psram0:26,mcu_r5fss0_core0:39,mcu_r5fss0_core1:39,mcu_rom0:26,mcu_rti0:[26,39],mcu_rti1:[26,39],mcu_sa2_ul0:39,mcu_sec_mmr0:26,mcu_sec_proxy0:36,mcu_timer0:[26,39],mcu_timer1:[26,39],mcu_timer2:[26,39],mcu_timer3:[26,39],mcu_timer4:39,mcu_timer5:39,mcu_timer6:39,mcu_timer7:39,mcu_timer8:39,mcu_timer9:39,mcu_uart0:[26,39],mcu_wakeup:[37,49],memori:25,messag:[0,2,3,4,5,6,7,8,9,10,11,13,14,15,16,19,20,21,22,52],mlb0:39,mmcsd0:[26,39],mmcsd1:[26,39],mmcsd2:39,model:51,monitor:10,msmc:2,mx_efuse_main_chain_main_0:26,mx_efuse_mcu_chain_mcu_0:26,mx_wakeup_reset_sync_wkup_0:26,navig:[32,45],navss0:26,navss0_cpts0:26,navss0_cpts_0:39,navss0_dti_0:39,navss0_intr_router_0:[26,39],navss0_mailbox0_cluster0:26,navss0_mailbox0_cluster10:26,navss0_mailbox0_cluster11:26,navss0_mailbox0_cluster1:26,navss0_mailbox0_cluster2:26,navss0_mailbox0_cluster3:26,navss0_mailbox0_cluster4:26,navss0_mailbox0_cluster5:26,navss0_mailbox0_cluster6:26,navss0_mailbox0_cluster7:26,navss0_mailbox0_cluster8:26,navss0_mailbox0_cluster9:26,navss0_mailbox_0:39,navss0_mailbox_10:39,navss0_mailbox_11:39,navss0_mailbox_1:39,navss0_mailbox_2:39,navss0_mailbox_3:39,navss0_mailbox_4:39,navss0_mailbox_5:39,navss0_mailbox_6:39,navss0_mailbox_7:39,navss0_mailbox_8:39,navss0_mailbox_9:39,navss0_mcrc0:26,navss0_mcrc_0:39,navss0_modss:39,navss0_modss_inta0:26,navss0_modss_inta1:26,navss0_modss_intaggr_0:39,navss0_modss_intaggr_1:39,navss0_proxy0:26,navss0_proxy_0:39,navss0_pvu0:26,navss0_pvu1:26,navss0_ringacc0:26,navss0_ringacc_0:39,navss0_sec_proxy0:26,navss0_sec_proxy_0:48,navss0_spinlock_0:39,navss0_tbu_0:39,navss0_tcu_0:39,navss0_timer_mgr0:26,navss0_timer_mgr1:26,navss0_timermgr_0:39,navss0_timermgr_1:39,navss0_udmap0:26,navss0_udmap_0:39,navss0_udmass:39,navss0_udmass_inta0:26,navss0_udmass_intaggr_0:39,navss0_virtss:39,navss512l_main_0:39,navss_mcu_j7_mcu_0:39,non:[0,44],number:16,object:[2,4,5,6],oldi_tx_core_main_0:26,open:17,optim:52,option:[11,25],outer:52,overview:25,owner:14,pair:9,paramet:[7,8,9,10,11],path:0,payload:52,pbist0:26,pbist1:26,pcie0:[26,39],pcie1:[26,39],pcie2:39,pcie3:39,pdma0:26,pdma1:26,pdma_debug0:26,per:[36,48],perform:13,peripher:[30,31,43,44],pll_mmr0:26,pllctrl0:26,popul:18,power:[0,3,20,25],previous:15,primer:51,primit:[13,50],priv:[28,41],procedu:52,procedur:[10,52],processor:[12,22,33,46],protocol:[0,17],proxi:[8,32,36,45,48],pru_icssg0:[26,39],pru_icssg1:[26,39],pru_icssg2:26,psc0:[26,39],psi:[9,32,45],psramecc0:26,pulsar_sl_main_0:39,pulsar_sl_main_1:39,pulsar_sl_mcu_0:39,queri:2,r5fss0_core0:39,r5fss0_core1:39,r5fss0_introuter0:39,r5fss1_core0:39,r5fss1_core1:39,r5fss1_introuter0:39,random:16,rang:21,read:9,receiv:[11,17],refer:[18,50],region:[14,28,41],regist:9,releas:[7,12],request:[0,8,10,11,12],reset:[6,10],resourc:[0,3,7,8,9,10,11,21,25,34,47],respons:[0,8,10,11],revis:[18,19],ring:[10,32,45],rng:15,rout:[7,11],rsa:[13,50],rsadp:[13,50],rsaep:[13,50],rsasp1:[13,50],rsavp1:[13,50],rti0:[26,39],rti15:39,rti16:39,rti1:[26,39],rti24:39,rti25:39,rti28:39,rti29:39,rti2:26,rti30:39,rti31:39,rti3:26,runtim:[15,35],sa2_ul0:[26,39],sampl:18,sci:21,secur:[0,3,17,18,22,25,36,48,52,54],sequenc:12,serdes0:26,serdes1:26,serdes_10g0:39,serdes_16g0:39,serdes_16g1:39,serdes_16g2:39,serdes_16g3:39,servic:[13,50],set:[7,12,14],sign:[13,50,52,54],signatur:[13,50],size:[11,35],soc:[0,26,38,39],softwar:18,sourc:[31,32,44,45],specif:[12,38],statu:12,stm0:[26,39],structur:[2,4,5,6,9,19,20,21,22],sub:25,substructur:[19,22],subsystem:[32,45],symmetr:15,system:[0,6,18,19,20,21,22,52],templat:18,thi:[4,5],thread:[9,32,36,45,48],threshold:11,through:0,time:[19,52],timeout:17,timer0:[26,39],timer10:[26,39],timer11:[26,39],timer12:39,timer13:39,timer14:39,timer15:39,timer16:39,timer17:39,timer18:39,timer19:39,timer1:[26,39],timer2:[26,39],timer3:[26,39],timer4:[26,39],timer5:[26,39],timer6:[26,39],timer7:[26,39],timer8:[26,39],timer9:[26,39],timesync_intrtr0:[26,39],tisci:[0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,19,20,21,22,52,55],tisci_msg_board_config:2,tisci_msg_board_config_pm:2,tisci_msg_board_config_rm:2,tisci_msg_board_config_secur:2,tisci_msg_boot_notif:2,tisci_msg_change_fwl_own:14,tisci_msg_get_clock:4,tisci_msg_get_clock_par:4,tisci_msg_get_devic:5,tisci_msg_get_freq:4,tisci_msg_get_fwl_region:14,tisci_msg_get_num_clock_par:4,tisci_msg_get_random:16,tisci_msg_keystore_export_al:15,tisci_msg_keystore_gen_skey_from_rng:15,tisci_msg_keystore_import_al:15,tisci_msg_keystore_writ:15,tisci_msg_proc_auth_boot:12,tisci_msg_proc_get_statu:12,tisci_msg_proc_handov:12,tisci_msg_proc_releas:12,tisci_msg_proc_request:12,tisci_msg_proc_set_config:12,tisci_msg_proc_set_control:12,tisci_msg_proc_wait_statu:12,tisci_msg_query_freq:4,tisci_msg_query_msmc:2,tisci_msg_rm_irq_releas:7,tisci_msg_rm_irq_set:7,tisci_msg_rm_proxy_cfg:8,tisci_msg_rm_psil_pair:9,tisci_msg_rm_psil_read:9,tisci_msg_rm_psil_unpair:9,tisci_msg_rm_psil_writ:9,tisci_msg_rm_ring_cfg:10,tisci_msg_rm_ring_get_cfg:10,tisci_msg_rm_ring_mon_cfg:10,tisci_msg_rm_udmap_flow_cfg:11,tisci_msg_rm_udmap_flow_get_cfg:11,tisci_msg_rm_udmap_flow_size_thresh_cfg:11,tisci_msg_rm_udmap_flow_size_thresh_get_cfg:11,tisci_msg_rm_udmap_gcfg_cfg:11,tisci_msg_rm_udmap_gcfg_get_cfg:11,tisci_msg_rm_udmap_rx_ch_cfg:11,tisci_msg_rm_udmap_rx_ch_get_cfg:11,tisci_msg_rm_udmap_tx_ch_cfg:11,tisci_msg_rm_udmap_tx_ch_get_cfg:11,tisci_msg_sa2ul_pka_ecdsa_sign:13,tisci_msg_sa2ul_pka_ecdsa_verifi:13,tisci_msg_sa2ul_pka_rsa_decrypt_prim:13,tisci_msg_sa2ul_pka_rsa_encrypt_prim:13,tisci_msg_sa2ul_pka_rsa_sign_prim:13,tisci_msg_sa2ul_pka_rsa_verify_prim:13,tisci_msg_set_clock:4,tisci_msg_set_clock_par:4,tisci_msg_set_devic:5,tisci_msg_set_device_reset:5,tisci_msg_set_freq:4,tisci_msg_set_fwl_region:14,tisci_msg_sys_reset:6,tisci_msg_vers:2,topic:53,trace:[24,25],transfer:17,transmit:[11,17],transport:0,type:[34,47],uart0:[26,39],uart1:[26,39],uart2:[26,39],uart3:39,uart4:39,uart5:39,uart6:39,uart7:39,uart8:39,uart9:39,udmap:11,ufs0:39,uid:17,unencrypt:54,unpair:9,usag:[2,4,5,6,7,8,9,10,11,12,13,15,19,20,21,22,51],usb0:39,usb1:39,usb3ss0:26,usb3ss1:26,user:[53,55],valid:[7,8,10,11,21],valu:51,vdc_data_vbusm_32b_ref_mcu2wkup:26,vdc_data_vbusm_32b_ref_wkup2mcu:26,vdc_data_vbusm_64b_ref_main2mcu:26,vdc_data_vbusm_64b_ref_mcu2main:26,vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:26,vdc_infra_vbusp_32b_ref_mcu2main_infra:26,vdc_infra_vbusp_32b_ref_wkup2main_infra:26,vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:26,vdc_nav_psil_128b_ref_main2mcu:26,vdc_soc_fw_vbusp_32b_ref_fwmcu2main:26,vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:26,verif:50,verifi:[13,50],virtual:[32,45],vpac_top_main_0:39,vpfe0:39,wait:12,wise:[26,39],wkup_cbass0:26,wkup_cbass_fw0:26,wkup_ctrl_mmr0:26,wkup_ddpa0:39,wkup_dmsc0:26,wkup_dmsc0_cortex_m3_0:26,wkup_dmsc0_intr_aggr_0:26,wkup_ecc_aggr0:26,wkup_esm0:[26,39],wkup_gpio0:[26,39],wkup_gpio1:39,wkup_gpiomux_intrtr0:[26,39],wkup_i2c0:[26,39],wkup_pllctrl0:26,wkup_porz_sync0:39,wkup_psc0:[26,39],wkup_uart0:[26,39],wkup_vtm0:[26,39],wkupmcu2main_vd:39,write:[9,15],x509:18}})