Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb 12 20:57:20 2024
| Host         : DESKTOP-SK95JA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Core_Top_timing_summary_routed.rpt -pb Core_Top_timing_summary_routed.pb -rpx Core_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Core_Top
| Device       : 7a15t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                           1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               3           
SYNTH-16   Warning           Address collision                                          1           
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-10  Warning           Missing property on synchronizer                           1           
RTGT-1     Advisory          RAM retargeting possibility                                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1050)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6718)
5. checking no_input_delay (8)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1050)
---------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk_gen_0/sim_6M[0].inst/Q0_reg/Q (HIGH)

 There are 668 register/latch pins with no clock driven by root clock pin: clk_gen_0/sim_6M[1].inst/Q0_reg/Q (HIGH)

 There are 352 register/latch pins with no clock driven by root clock pin: u_Core/hcnt_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6718)
---------------------------------------------------
 There are 6718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 21 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.600        0.000                      0                 1930        0.065        0.000                      0                 1930        3.000        0.000                       0                   685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_52M               {0.000 9.616}        19.231          51.999          
i_clk_main            {0.000 5.000}        10.000          100.000         
  clk_52m_clk_wiz_1   {0.000 9.615}        19.231          52.000          
  clk_sys_clk_wiz_1   {0.000 27.295}       54.591          18.318          
    z80_clk           {0.000 54.591}       109.181         9.159           
  clk_vga_clk_wiz_1   {0.000 19.851}       39.702          25.188          
  clkfbout_clk_wiz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_52M                    12.959        0.000                      0                 1403        0.065        0.000                      0                 1403        8.485        0.000                       0                   551  
i_clk_main                                                                                                                                                              3.000        0.000                       0                     1  
  clk_52m_clk_wiz_1                                                                                                                                                     9.115        0.000                       0                    22  
  clk_sys_clk_wiz_1        51.636        0.000                      0                    2        0.961        0.000                      0                    2       26.795        0.000                       0                     4  
  clk_vga_clk_wiz_1        34.391        0.000                      0                  253        0.159        0.000                      0                  253       19.351        0.000                       0                   104  
  clkfbout_clk_wiz_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_52m_clk_wiz_1  clk_52M                  5.333        0.000                      0                   34        9.283        0.000                      0                   34  
clk_52M            clk_52m_clk_wiz_1        1.600        0.000                      0                  196       11.359        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_52M            clk_52M                 14.675        0.000                      0                   42        0.898        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_vga_clk_wiz_1                     
(none)             clk_vga_clk_wiz_1  clk_52M            
(none)             clk_52M            clk_vga_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_52M                                 
(none)              clkfbout_clk_wiz_1                      
(none)              z80_clk                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_52M
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack       12.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[0]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[0]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[1]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[1]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[2]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[2]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[3]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[3]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[21]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[21]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[24]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[24]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[25]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[25]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[26]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[26]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[27]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[27]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[28]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[28]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.882%)  route 0.151ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clut_sw_fifo/clk_52m
    SLICE_X35Y65         FDRE                                         r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/Q
                         net (fo=5, routed)           0.151     0.835    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/A2
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.822     0.822    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/WCLK
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.770    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.882%)  route 0.151ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clut_sw_fifo/clk_52m
    SLICE_X35Y65         FDRE                                         r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/Q
                         net (fo=5, routed)           0.151     0.835    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/A2
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.822     0.822    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/WCLK
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.770    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.551     0.551    u_vga_ctrl/u2/pixel_generator/color_proc/clk_52m
    SLICE_X33Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[4]/Q
                         net (fo=1, routed)           0.113     0.805    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/DIA0
    SLICE_X34Y72         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.815     0.815    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X34Y72         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.729    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.189ns (42.033%)  route 0.261ns (57.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.555     0.555    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X37Y67         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg[1]/Q
                         net (fo=5, routed)           0.261     0.956    u_vga_ctrl/u2/wbm/data_fifo/rp_reg_n_0_[1]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.048     1.004 r  u_vga_ctrl/u2/wbm/data_fifo/rp_rep[2]_i_1/O
                         net (fo=1, routed)           0.000     1.004    u_vga_ctrl/u2/wbm/data_fifo/rp_rep[2]_i_1_n_0
    SLICE_X35Y67         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.820     0.820    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X35Y67         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.107     0.922    u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_52M
Waveform(ns):       { 0.000 9.616 }
Period(ns):         19.231
Sources:            { clk_gen_0/clk_52m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y28  u_vga_ctrl/u2/clut_mem/clut_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y28  u_vga_ctrl/u2/clut_mem/clut_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB18_X0Y28  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X43Y69  u_vga_ctrl/icnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X43Y69  u_vga_ctrl/icnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X43Y69  u_vga_ctrl/icnt_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_main
  To Clock:  i_clk_main

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_main
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_main }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_52m_clk_wiz_1
  To Clock:  clk_52m_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_52m_clk_wiz_1
Waveform(ns):       { 0.000 9.615 }
Period(ns):         19.231
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y11     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y12     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y10     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y13     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y11     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y9      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y10     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y8      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y9      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y5      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.231      194.129    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_1
  To Clock:  clk_sys_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       51.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.795ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.636ns  (required time - arrival time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.591ns  (clk_sys_clk_wiz_1 rise@54.591ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.565ns (20.015%)  route 2.258ns (79.985%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 53.569 - 54.591 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    -0.577    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.198 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.482     0.285    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.366 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         1.775     2.141    clk_gen_0/sim_6M[1].inst/Q0_BUFG
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.105     2.246 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     2.246    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                     54.591    54.591 r  
    P17                                               0.000    54.591 r  i_clk_main (IN)
                         net (fo=0)                   0.000    54.591    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    55.934 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    56.938    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    50.876 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    52.234    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    52.311 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    53.569    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
                         clock pessimism              0.445    54.014    
                         clock uncertainty           -0.164    53.850    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.032    53.882    clk_gen_0/sim_6M[0].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         53.882    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 51.636    

Slack (MET) :             51.679ns  (required time - arrival time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.591ns  (clk_sys_clk_wiz_1 rise@54.591ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.565ns (20.341%)  route 2.213ns (79.659%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 53.569 - 54.591 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    -0.577    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.198 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.482     0.285    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.366 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         1.730     2.096    clk_gen_0/sim_6M[0].inst/Q0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.105     2.201 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000     2.201    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                     54.591    54.591 r  
    P17                                               0.000    54.591 r  i_clk_main (IN)
                         net (fo=0)                   0.000    54.591    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    55.934 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    56.938    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    50.876 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    52.234    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    52.311 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    53.569    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
                         clock pessimism              0.445    54.014    
                         clock uncertainty           -0.164    53.850    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.030    53.880    clk_gen_0/sim_6M[1].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         53.880    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 51.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 clk_gen_0/sim_6M[0].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_1 rise@0.000ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.212ns (20.126%)  route 0.841ns (79.874%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.598    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.208    -0.249    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.223 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=32, routed)          0.633     0.411    clk_gen_0/sim_6M[1].inst/Q_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.456 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     0.456    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    -0.836    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk_gen_0/sim_6M[0].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 clk_gen_0/sim_6M[0].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_1 rise@0.000ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.212ns (20.129%)  route 0.841ns (79.871%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.598    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.208    -0.249    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=32, routed)          0.633     0.411    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.456 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000     0.456    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    -0.836    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091    -0.507    clk_gen_0/sim_6M[1].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.962    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_1
Waveform(ns):       { 0.000 27.295 }
Period(ns):         54.591
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         54.591      52.998     BUFGCTRL_X0Y5    clk_gen_0/clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         54.591      53.342     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         54.591      53.591     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         54.591      53.591     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       54.591      158.769    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_clk_wiz_1
  To Clock:  clk_vga_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       34.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.730ns (33.639%)  route 3.413ns (66.361%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.646     3.301    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.275     3.576 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2/O
                         net (fo=1, routed)           0.858     4.434    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.539 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.539    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.030    38.929    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             34.774ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.730ns (36.328%)  route 3.032ns (63.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.643     3.297    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.275     3.572 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.481     4.053    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.158 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.158    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.033    38.932    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 34.774    

Slack (MET) :             34.777ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.730ns (36.359%)  route 3.028ns (63.641%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.643     3.297    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.275     3.572 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.477     4.049    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.154 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.154    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.032    38.931    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 34.777    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.479ns (31.475%)  route 3.220ns (68.525%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 38.655 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          0.657     3.362    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     3.467 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.523     3.990    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.095 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.095    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[0]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.232    38.655    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/C
                         clock pessimism              0.418    39.072    
                         clock uncertainty           -0.155    38.917    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)        0.032    38.949    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 34.855    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.898ns (40.548%)  route 2.783ns (59.452%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.339     2.993    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.280     3.273 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2/O
                         net (fo=1, routed)           0.535     3.809    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.268     4.077 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.077    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.032    38.931    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                 34.855    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.848ns (39.320%)  route 2.852ns (60.680%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 38.656 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.097     2.326    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.115     2.441 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Sync_i_2__0/O
                         net (fo=4, routed)           0.723     3.164    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Sync_i_2__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.283     3.447 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_2__0/O
                         net (fo=1, routed)           0.363     3.810    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_2__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.286     4.096 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.096    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[1]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.233    38.656    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/C
                         clock pessimism              0.402    39.057    
                         clock uncertainty           -0.155    38.902    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)        0.072    38.974    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.891ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.730ns (37.237%)  route 2.916ns (62.763%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 38.654 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.338     2.992    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.275     3.267 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2/O
                         net (fo=1, routed)           0.670     3.937    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.105     4.042 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.042    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.231    38.654    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/C
                         clock pessimism              0.402    39.055    
                         clock uncertainty           -0.155    38.900    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.032    38.932    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 34.891    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.374ns (29.920%)  route 3.218ns (70.080%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 38.652 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          1.178     3.883    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.105     3.988 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.988    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[13]
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.229    38.652    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]/C
                         clock pessimism              0.402    39.053    
                         clock uncertainty           -0.155    38.898    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.030    38.928    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             34.942ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.374ns (29.920%)  route 3.218ns (70.080%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 38.652 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          1.178     3.883    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.105     3.988 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.988    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[15]
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.229    38.652    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]/C
                         clock pessimism              0.402    39.053    
                         clock uncertainty           -0.155    38.898    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.032    38.930    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.942    

Slack (MET) :             35.024ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.374ns (30.157%)  route 3.182ns (69.843%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 38.654 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          1.142     3.847    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.952 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.952    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[5]
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.231    38.654    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/C
                         clock pessimism              0.402    39.055    
                         clock uncertainty           -0.155    38.900    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)        0.076    38.976    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                 35.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.717%)  route 0.290ns (67.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.290    -0.179    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.819    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X30Y69         FDRE (Hold_fdre_C_R)         0.009    -0.338    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.717%)  route 0.290ns (67.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.290    -0.179    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.819    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X30Y69         FDRE (Hold_fdre_C_R)         0.009    -0.338    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.549    -0.612    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y76         FDSE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[0]/Q
                         net (fo=19, routed)          0.108    -0.363    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state__0[0]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.318 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_i_1__0_n_0
    SLICE_X42Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X42Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg/C
                         clock pessimism              0.253    -0.599    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.120    -0.479    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[2]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[3]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.550    -0.611    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X47Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[3]/Q
                         net (fo=10, routed)          0.107    -0.364    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state__0[3]
    SLICE_X44Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.066    -0.533    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_clk_wiz_1
Waveform(ns):       { 0.000 19.851 }
Period(ns):         39.702
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         39.702      37.532     RAMB18_X0Y28     u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         39.702      38.110     BUFGCTRL_X0Y3    clk_gen_0/clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.702      38.453     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X30Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.702      173.658    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6    clk_gen_0/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_52m_clk_wiz_1
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.625ns  (logic 2.491ns (44.286%)  route 3.134ns (55.714%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 9.061 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.390     9.061    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    11.186 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.614    12.800    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.105    12.905 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.905    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X48Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    13.087 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.087    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X48Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    13.166 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.520    14.686    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIB0
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.007    20.469    
                         clock uncertainty           -0.136    20.333    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.314    20.019    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.516ns  (logic 2.514ns (45.580%)  route 3.002ns (54.420%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.394     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.559    12.750    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.105    12.855 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.855    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.199    13.054 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.054    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X49Y49         MUXF8 (Prop_muxf8_I0_O)      0.085    13.139 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           1.442    14.581    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIC1
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.000    20.463    
                         clock uncertainty           -0.136    20.327    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.366    19.961    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.564ns  (logic 2.514ns (45.180%)  route 3.050ns (54.820%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.394     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.474    12.665    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.105    12.770 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.770    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X48Y44         MUXF7 (Prop_muxf7_I0_O)      0.199    12.969 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.969    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y44         MUXF8 (Prop_muxf8_I0_O)      0.085    13.054 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           1.576    14.630    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIA0
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.000    20.462    
                         clock uncertainty           -0.136    20.326    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.293    20.033    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         20.033    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.461ns  (logic 2.521ns (46.164%)  route 2.940ns (53.836%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 20.466 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 9.075 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.403     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.125    11.200 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.450    12.650    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_5[15]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.105    12.755 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.755    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_4_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I1_O)      0.206    12.961 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.961    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_n_0
    SLICE_X48Y49         MUXF8 (Prop_muxf8_I0_O)      0.085    13.046 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=2, routed)           1.490    14.536    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIA1
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.235    20.466    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.000    20.466    
                         clock uncertainty           -0.136    20.330    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372    19.958    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.454ns  (logic 2.521ns (46.220%)  route 2.933ns (53.780%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 9.075 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.403     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    11.200 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.371    12.570    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_5[3]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.105    12.675 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.675    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X49Y48         MUXF7 (Prop_muxf7_I1_O)      0.206    12.881 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.881    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X49Y48         MUXF8 (Prop_muxf8_I0_O)      0.085    12.966 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.563    14.529    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIA1
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.000    20.463    
                         clock uncertainty           -0.136    20.327    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372    19.955    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.502ns  (logic 2.514ns (45.690%)  route 2.988ns (54.310%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.394     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.452    12.643    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.105    12.748 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.748    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X49Y44         MUXF7 (Prop_muxf7_I0_O)      0.199    12.947 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.947    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X49Y44         MUXF8 (Prop_muxf8_I0_O)      0.085    13.032 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           1.536    14.568    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC0
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.000    20.462    
                         clock uncertainty           -0.136    20.326    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.306    20.020    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         20.020    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.510ns  (logic 2.491ns (45.211%)  route 3.019ns (54.789%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 9.061 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.390     9.061    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    11.186 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.614    12.800    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.105    12.905 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.905    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X48Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    13.087 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.087    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X48Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    13.166 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.405    14.571    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIA0
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.007    20.470    
                         clock uncertainty           -0.136    20.334    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.293    20.041    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         20.041    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.507ns  (logic 2.521ns (45.778%)  route 2.986ns (54.222%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 20.466 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.395     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.558    12.749    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_6[8]
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.854 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.854    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.206    13.060 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.060    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I0_O)      0.085    13.145 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           1.428    14.573    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIB0
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.235    20.466    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.066    20.532    
                         clock uncertainty           -0.136    20.396    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.314    20.082    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         20.082    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.425ns  (logic 2.491ns (45.917%)  route 2.934ns (54.083%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 9.061 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.390     9.061    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    11.186 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.468    12.654    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[6]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.105    12.759 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.759    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X49Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    12.941 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.941    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X49Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    13.020 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=3, routed)           1.466    14.486    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIC0
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.007    20.470    
                         clock uncertainty           -0.136    20.334    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.306    20.028    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         20.028    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.342ns  (logic 2.521ns (47.191%)  route 2.821ns (52.809%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 9.075 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.403     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    11.200 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.558    12.758    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_5[5]
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.105    12.863 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.863    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.206    13.069 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.069    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.085    13.154 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           1.263    14.417    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.000    20.462    
                         clock uncertainty           -0.136    20.326    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.366    19.960    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  5.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.283ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.226ns  (logic 0.617ns (27.715%)  route 1.609ns (72.285%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.851     9.778    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y50         MUXF7 (Prop_muxf7_S_O)       0.198     9.976 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.976    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X49Y50         MUXF8 (Prop_muxf8_I0_O)      0.068    10.044 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.758    10.802    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIB1
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.342     1.342    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.082     1.260    
                         clock uncertainty            0.136     1.397    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.123     1.520    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                          10.802    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.294ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.220ns  (logic 0.531ns (23.915%)  route 1.689ns (76.085%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.832     9.759    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y51         MUXF8 (Prop_muxf8_S_O)       0.180     9.939 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=2, routed)           0.857    10.796    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIC1
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.342     1.342    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.082     1.260    
                         clock uncertainty            0.136     1.397    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.503    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                          10.796    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.353ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.281ns  (logic 0.531ns (23.280%)  route 1.750ns (76.720%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.960     9.887    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y48         MUXF8 (Prop_muxf8_S_O)       0.180    10.067 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.790    10.857    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIC1
    SLICE_X38Y68         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.343     1.343    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y68         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.082     1.261    
                         clock uncertainty            0.136     1.398    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.504    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                          10.857    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.381ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.323ns  (logic 0.531ns (22.855%)  route 1.792ns (77.145%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.832     9.759    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y51         MUXF8 (Prop_muxf8_S_O)       0.180     9.939 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=2, routed)           0.960    10.899    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIB1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.341     1.341    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.082     1.259    
                         clock uncertainty            0.136     1.396    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.123     1.519    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                          10.899    
  -------------------------------------------------------------------
                         slack                                  9.381    

Slack (MET) :             9.381ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.315ns  (logic 0.617ns (26.651%)  route 1.698ns (73.349%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.851     9.778    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y50         MUXF7 (Prop_muxf7_S_O)       0.198     9.976 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.976    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X49Y50         MUXF8 (Prop_muxf8_I0_O)      0.068    10.044 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.847    10.891    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIA1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.341     1.341    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.082     1.259    
                         clock uncertainty            0.136     1.396    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.510    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                          10.891    
  -------------------------------------------------------------------
                         slack                                  9.381    

Slack (MET) :             9.386ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.382ns  (logic 0.247ns (17.872%)  route 1.135ns (82.128%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.493     9.671    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y50         MUXF8 (Prop_muxf8_S_O)       0.080     9.751 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.642    10.393    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIB1
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.005     0.813    
                         clock uncertainty            0.136     0.950    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.057     1.007    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                          10.393    
  -------------------------------------------------------------------
                         slack                                  9.386    

Slack (MET) :             9.400ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.385ns  (logic 0.247ns (17.830%)  route 1.138ns (82.170%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.493     9.671    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y50         MUXF8 (Prop_muxf8_S_O)       0.080     9.751 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.645    10.396    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.817     0.817    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.136     0.949    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.047     0.996    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          10.396    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.432ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.423ns  (logic 0.247ns (17.353%)  route 1.176ns (82.647%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.579     9.757    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y48         MUXF8 (Prop_muxf8_S_O)       0.080     9.837 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.597    10.434    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIA1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.817     0.817    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.136     0.949    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.053     1.002    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                          10.434    
  -------------------------------------------------------------------
                         slack                                  9.432    

Slack (MET) :             9.442ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.437ns  (logic 0.247ns (17.189%)  route 1.190ns (82.811%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.579     9.757    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X49Y48         MUXF8 (Prop_muxf8_S_O)       0.080     9.837 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.611    10.448    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIB1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.817     0.817    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.136     0.949    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.057     1.006    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                          10.448    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.468ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.393ns  (logic 0.641ns (26.782%)  route 1.752ns (73.218%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=64, routed)          0.813     9.739    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.084     9.823 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.823    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_5_n_0
    SLICE_X49Y51         MUXF7 (Prop_muxf7_I0_O)      0.143     9.966 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2_n_0
    SLICE_X49Y51         MUXF8 (Prop_muxf8_I1_O)      0.063    10.029 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=2, routed)           0.940    10.969    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIC1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.341     1.341    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.082     1.259    
                         clock uncertainty            0.136     1.396    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.502    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                          10.969    
  -------------------------------------------------------------------
                         slack                                  9.468    





---------------------------------------------------------------------------------------------------
From Clock:  clk_52M
  To Clock:  clk_52m_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.670ns (33.480%)  route 3.318ns (66.520%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 8.629 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.688     5.389    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.259     5.648 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.689     6.336    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.293     8.629    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.629    
                         clock uncertainty           -0.136     8.493    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.556     7.937    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.705ns (34.778%)  route 3.198ns (65.222%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 8.634 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.554     5.291    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.257     5.548 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.702     6.251    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.298     8.634    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.634    
                         clock uncertainty           -0.136     8.498    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.948    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.692ns (33.615%)  route 3.342ns (66.385%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 8.623 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.554     5.291    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X49Y42         LUT4 (Prop_lut4_I2_O)        0.244     5.535 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.846     6.382    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.287     8.623    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.623    
                         clock uncertainty           -0.136     8.487    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.100    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.708ns (35.352%)  route 3.123ns (64.648%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 8.633 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.442     5.180    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.260     5.440 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.740     6.180    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.297     8.633    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.633    
                         clock uncertainty           -0.136     8.497    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.947    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.661ns (33.907%)  route 3.238ns (66.093%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 8.630 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.556     5.257    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.250     5.507 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.740     6.247    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.294     8.630    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.630    
                         clock uncertainty           -0.136     8.494    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.107    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.674ns (36.358%)  route 2.930ns (63.642%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 8.637 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.556     5.257    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.263     5.520 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.432     5.952    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.301     8.637    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.637    
                         clock uncertainty           -0.136     8.501    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.951    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.714ns (37.423%)  route 2.866ns (62.577%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 8.638 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.383     5.121    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.266     5.387 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.541     5.928    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.302     8.638    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.638    
                         clock uncertainty           -0.136     8.502    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.952    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.661ns (35.517%)  route 3.016ns (64.483%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 8.636 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.688     5.389    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.250     5.639 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.386     6.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.300     8.636    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.636    
                         clock uncertainty           -0.136     8.500    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.113    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.692ns (36.858%)  route 2.899ns (63.142%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 8.637 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.442     5.180    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.244     5.424 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.515     5.939    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.301     8.637    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.637    
                         clock uncertainty           -0.136     8.501    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.114    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.692ns (36.909%)  route 2.892ns (63.091%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 8.625 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.383     5.121    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.244     5.365 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.567     5.933    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.289     8.625    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.066     8.691    
                         clock uncertainty           -0.136     8.554    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.167    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.359ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.379ns  (logic 0.251ns (66.149%)  route 0.128ns (33.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 8.771 - 9.615 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 19.788 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557    19.788    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141    19.929 r  u_vga_ctrl/vga_frame_offset_reg[14]/Q
                         net (fo=2, routed)           0.128    20.057    u_vga_ctrl/u2/wbm/out[10]
    SLICE_X38Y63         LUT4 (Prop_lut4_I0_O)        0.045    20.102 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.102    u_vga_ctrl/u2_n_55
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    20.167 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          0.000    20.167    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     8.771    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.538    
                         clock uncertainty            0.136     8.674    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     8.808    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.808    
                         arrival time                          20.167    
  -------------------------------------------------------------------
                         slack                                 11.359    

Slack (MET) :             11.385ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.405ns  (logic 0.250ns (61.660%)  route 0.155ns (38.340%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 8.772 - 9.615 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 19.789 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.558    19.789    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    19.930 r  u_vga_ctrl/vga_frame_offset_reg[11]/Q
                         net (fo=2, routed)           0.155    20.085    u_vga_ctrl/u2/wbm/out[7]
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.045    20.130 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.130    u_vga_ctrl/u2_n_58
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    20.194 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          0.000    20.194    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X38Y62         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.825     8.772    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y62         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.539    
                         clock uncertainty            0.136     8.675    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.134     8.809    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.809    
                         arrival time                          20.194    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.397ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.321%)  route 0.166ns (39.679%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 8.771 - 9.615 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 19.788 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557    19.788    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141    19.929 r  u_vga_ctrl/vga_frame_offset_reg[13]/Q
                         net (fo=2, routed)           0.166    20.094    u_vga_ctrl/u2/wbm/out[9]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.045    20.139 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.139    u_vga_ctrl/u2_n_56
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    20.205 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[1]
                         net (fo=17, routed)          0.000    20.205    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     8.771    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.538    
                         clock uncertainty            0.136     8.674    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     8.808    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.808    
                         arrival time                          20.205    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.419ns  (logic 0.256ns (61.032%)  route 0.163ns (38.968%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 8.771 - 9.615 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 19.788 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557    19.788    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141    19.929 r  u_vga_ctrl/vga_frame_offset_reg[12]/Q
                         net (fo=2, routed)           0.163    20.092    u_vga_ctrl/u2/wbm/out[8]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.045    20.137 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.137    u_vga_ctrl/u2_n_57
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    20.207 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[0]
                         net (fo=17, routed)          0.000    20.207    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     8.771    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.538    
                         clock uncertainty            0.136     8.674    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     8.808    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.808    
                         arrival time                          20.207    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.605ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.896ns  (logic 0.256ns (28.583%)  route 0.640ns (71.417%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y61         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    19.931 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=7, routed)           0.108    20.039    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.045    20.084 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.084    u_vga_ctrl/u2_n_65
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    20.154 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[0]
                         net (fo=16, routed)          0.531    20.685    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.123     9.081    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.081    
                         arrival time                          20.685    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.632ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.917ns  (logic 0.250ns (27.260%)  route 0.667ns (72.740%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    19.931 f  u_vga_ctrl/u2/wbm/vmemA_reg[5]/Q
                         net (fo=7, routed)           0.113    20.044    u_vga_ctrl/u2/wbm/vmemA_reg[5]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.045    20.089 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_5/O
                         net (fo=1, routed)           0.000    20.089    u_vga_ctrl/u2_n_34
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    20.153 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/O[3]
                         net (fo=16, routed)          0.554    20.707    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.117     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.075    
                         arrival time                          20.707    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.644ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.932ns  (logic 0.284ns (30.472%)  route 0.648ns (69.528%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y61         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    19.931 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=7, routed)           0.108    20.039    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.048    20.087 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.087    u_vga_ctrl/u2_n_48
    SLICE_X38Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    20.182 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[1]
                         net (fo=16, routed)          0.540    20.722    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     9.078    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.078    
                         arrival time                          20.722    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.656ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.943ns  (logic 0.284ns (30.107%)  route 0.659ns (69.893%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 8.820 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y61         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    19.931 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=7, routed)           0.108    20.039    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.048    20.087 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.087    u_vga_ctrl/u2_n_48
    SLICE_X38Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    20.182 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[1]
                         net (fo=16, routed)          0.551    20.733    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.873     8.820    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.820    
                         clock uncertainty            0.136     8.957    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     9.077    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.077    
                         arrival time                          20.733    
  -------------------------------------------------------------------
                         slack                                 11.656    

Slack (MET) :             11.673ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.961ns  (logic 0.251ns (26.112%)  route 0.710ns (73.888%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    19.931 f  u_vga_ctrl/u2/wbm/vmemA_reg[4]/Q
                         net (fo=7, routed)           0.159    20.090    u_vga_ctrl/u2/wbm/vmemA_reg[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.045    20.135 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_6/O
                         net (fo=1, routed)           0.000    20.135    u_vga_ctrl/u2_n_35
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    20.200 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/O[2]
                         net (fo=16, routed)          0.551    20.751    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.120     9.078    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.078    
                         arrival time                          20.751    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.677ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.959ns  (logic 0.274ns (28.562%)  route 0.685ns (71.438%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 8.817 - 9.615 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 19.787 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556    19.787    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X34Y63         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164    19.951 r  u_vga_ctrl/u2/wbm/cursor_adr_reg[6]/Q
                         net (fo=12, routed)          0.287    20.238    u_vga_ctrl/u2/wbm/cursor_adr[6]
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.045    20.283 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.283    u_vga_ctrl/u2_n_63
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    20.348 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[2]
                         net (fo=16, routed)          0.398    20.746    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y12         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.870     8.817    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.005     8.812    
                         clock uncertainty            0.136     8.949    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     9.069    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.069    
                         arrival time                          20.746    
  -------------------------------------------------------------------
                         slack                                 11.677    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_52M
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack       14.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[12]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.694ns (17.150%)  route 3.353ns (82.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 20.472 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.999     5.398    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y63         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.241    20.472    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/C
                         clock pessimism              0.066    20.538    
                         clock uncertainty           -0.134    20.404    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.331    20.073    u_vga_ctrl/vga_frame_offset_reg[12]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[13]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.694ns (17.150%)  route 3.353ns (82.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 20.472 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.999     5.398    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y63         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.241    20.472    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
                         clock pessimism              0.066    20.538    
                         clock uncertainty           -0.134    20.404    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.331    20.073    u_vga_ctrl/vga_frame_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[14]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.694ns (17.150%)  route 3.353ns (82.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 20.472 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.999     5.398    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y63         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.241    20.472    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/C
                         clock pessimism              0.066    20.538    
                         clock uncertainty           -0.134    20.404    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.331    20.073    u_vga_ctrl/vga_frame_offset_reg[14]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[4]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[4]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[5]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[5]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[6]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[6]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[6]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[7]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[7]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[10]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.694ns (17.623%)  route 3.244ns (82.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.891     5.289    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y62         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[10]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[11]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.694ns (17.623%)  route 3.244ns (82.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.891     5.289    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y62         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[11]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[11]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[8]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.694ns (17.623%)  route 3.244ns (82.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.891     5.289    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y62         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[8]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[12]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.477%)  route 0.610ns (72.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.230     1.396    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y63         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y63         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[12]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[13]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.477%)  route 0.610ns (72.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.230     1.396    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y63         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y63         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[13]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[14]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[14]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[15]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[15]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[16]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[16]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[17]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[17]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[18]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[18]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[23]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[23]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[10]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.333%)  route 0.681ns (74.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.302     1.468    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y62         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.825     0.825    u_vga_ctrl/clk_52m
    SLICE_X37Y62         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[10]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    u_vga_ctrl/vga_addr_even_line_start_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[11]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.333%)  route 0.681ns (74.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.302     1.468    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y62         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.825     0.825    u_vga_ctrl/clk_52m
    SLICE_X37Y62         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[11]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    u_vga_ctrl/vga_addr_even_line_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.968    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u0/RFSH_n_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 3.868ns (42.415%)  route 5.251ns (57.585%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDPE                         0.000     0.000 r  u_cpu/u0/RFSH_n_reg/C
    SLICE_X45Y27         FDPE (Prop_fdpe_C_Q)         0.379     0.379 f  u_cpu/u0/RFSH_n_reg/Q
                         net (fo=6, routed)           1.587     1.966    u_cpu/u0/cpu_rfrsh_l
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.105     2.071 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.677     2.748    u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I4_O)        0.105     2.853 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.987     5.840    o_in0_l_cs_OBUF
    T6                   OBUF (Prop_obuf_I_O)         3.279     9.119 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     9.119    o_in0_l_cs
    T6                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/RFSH_n_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 4.043ns (45.867%)  route 4.772ns (54.133%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDPE                         0.000     0.000 r  u_cpu/u0/RFSH_n_reg/C
    SLICE_X45Y27         FDPE (Prop_fdpe_C_Q)         0.379     0.379 f  u_cpu/u0/RFSH_n_reg/Q
                         net (fo=6, routed)           1.587     1.966    u_cpu/u0/cpu_rfrsh_l
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.105     2.071 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.476     2.548    u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.108     2.656 r  u_cpu/u0/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.708     5.364    o_in1_l_cs_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.451     8.816 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     8.816    o_in1_l_cs
    V7                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/RFSH_n_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 3.875ns (44.880%)  route 4.760ns (55.120%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDPE                         0.000     0.000 r  u_cpu/u0/RFSH_n_reg/C
    SLICE_X45Y27         FDPE (Prop_fdpe_C_Q)         0.379     0.379 f  u_cpu/u0/RFSH_n_reg/Q
                         net (fo=6, routed)           1.587     1.966    u_cpu/u0/cpu_rfrsh_l
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.105     2.071 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.476     2.548    u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.105     2.653 r  u_cpu/u0/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.696     5.349    o_dip_l_cs_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.286     8.635 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     8.635    o_dip_l_cs
    V6                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.539ns  (logic 3.641ns (55.678%)  route 2.898ns (44.322%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[0]/C
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[0]/Q
                         net (fo=1, routed)           2.898     3.282    o_audio_wav_out_OBUF[0]
    N4                   OBUF (Prop_obuf_I_O)         3.257     6.539 r  o_audio_wav_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.539    o_audio_wav_out[0]
    N4                                                                r  o_audio_wav_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 3.648ns (58.161%)  route 2.624ns (41.839%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[1]/Q
                         net (fo=1, routed)           2.624     3.008    o_audio_wav_out_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.264     6.272 r  o_audio_wav_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.272    o_audio_wav_out[1]
    P3                                                                r  o_audio_wav_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 3.666ns (59.194%)  route 2.527ns (40.806%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[3]/C
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[3]/Q
                         net (fo=1, routed)           2.527     2.911    o_audio_wav_out_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         3.282     6.193 r  o_audio_wav_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.193    o_audio_wav_out[3]
    R3                                                                r  o_audio_wav_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.651ns (59.397%)  route 2.496ns (40.603%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[2]/C
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[2]/Q
                         net (fo=1, routed)           2.496     2.880    o_audio_wav_out_OBUF[2]
    P4                   OBUF (Prop_obuf_I_O)         3.267     6.147 r  o_audio_wav_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.147    o_audio_wav_out[2]
    P4                                                                r  o_audio_wav_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.668ns (59.944%)  route 2.451ns (40.056%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_vol_out_reg[1]/Q
                         net (fo=1, routed)           2.451     2.835    o_audio_vol_out_OBUF[1]
    T4                   OBUF (Prop_obuf_I_O)         3.284     6.120 r  o_audio_vol_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.120    o_audio_vol_out[1]
    T4                                                                r  o_audio_vol_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.642ns (59.637%)  route 2.465ns (40.363%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[3]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_vol_out_reg[3]/Q
                         net (fo=1, routed)           2.465     2.849    o_audio_vol_out_OBUF[3]
    P5                   OBUF (Prop_obuf_I_O)         3.258     6.107 r  o_audio_vol_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.107    o_audio_vol_out[3]
    P5                                                                r  o_audio_vol_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 3.667ns (60.098%)  route 2.435ns (39.902%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[0]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_vol_out_reg[0]/Q
                         net (fo=1, routed)           2.435     2.819    o_audio_vol_out_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         3.283     6.101 r  o_audio_vol_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.101    o_audio_vol_out[0]
    T3                                                                r  o_audio_vol_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.387ns (64.085%)  route 0.778ns (35.915%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[2]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[2]/Q
                         net (fo=1, routed)           0.778     0.924    o_audio_vol_out_OBUF[2]
    T5                   OBUF (Prop_obuf_I_O)         1.241     2.165 r  o_audio_vol_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.165    o_audio_vol_out[2]
    T5                                                                r  o_audio_vol_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.384ns (59.564%)  route 0.940ns (40.436%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[0]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[0]/Q
                         net (fo=1, routed)           0.940     1.086    o_audio_vol_out_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         1.238     2.324 r  o_audio_vol_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.324    o_audio_vol_out[0]
    T3                                                                r  o_audio_vol_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.360ns (58.462%)  route 0.966ns (41.538%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[3]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[3]/Q
                         net (fo=1, routed)           0.966     1.112    o_audio_vol_out_OBUF[3]
    P5                   OBUF (Prop_obuf_I_O)         1.214     2.326 r  o_audio_vol_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.326    o_audio_vol_out[3]
    P5                                                                r  o_audio_vol_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.386ns (59.546%)  route 0.941ns (40.454%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[1]/Q
                         net (fo=1, routed)           0.941     1.087    o_audio_vol_out_OBUF[1]
    T4                   OBUF (Prop_obuf_I_O)         1.240     2.327 r  o_audio_vol_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.327    o_audio_vol_out[1]
    T4                                                                r  o_audio_vol_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.368ns (58.225%)  route 0.982ns (41.775%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[2]/C
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[2]/Q
                         net (fo=1, routed)           0.982     1.128    o_audio_wav_out_OBUF[2]
    P4                   OBUF (Prop_obuf_I_O)         1.222     2.350 r  o_audio_wav_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.350    o_audio_wav_out[2]
    P4                                                                r  o_audio_wav_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.383ns (58.749%)  route 0.971ns (41.251%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[3]/C
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[3]/Q
                         net (fo=1, routed)           0.971     1.117    o_audio_wav_out_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         1.237     2.354 r  o_audio_wav_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.354    o_audio_wav_out[3]
    R3                                                                r  o_audio_wav_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.365ns (56.477%)  route 1.052ns (43.523%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[1]/Q
                         net (fo=1, routed)           1.052     1.198    o_audio_wav_out_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.417 r  o_audio_wav_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.417    o_audio_wav_out[1]
    P3                                                                r  o_audio_wav_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.358ns (53.549%)  route 1.178ns (46.451%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[0]/C
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[0]/Q
                         net (fo=1, routed)           1.178     1.324    o_audio_wav_out_OBUF[0]
    N4                   OBUF (Prop_obuf_I_O)         1.212     2.536 r  o_audio_wav_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.536    o_audio_wav_out[0]
    N4                                                                r  o_audio_wav_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.428ns (51.059%)  route 1.368ns (48.941%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[6]/C
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/A_reg[6]/Q
                         net (fo=804, routed)         0.287     0.428    u_cpu/u0/Q[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.473 r  u_cpu/u0/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.082     1.554    o_dip_l_cs_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.242     2.796 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.796    o_dip_l_cs
    V6                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.490ns (52.275%)  route 1.360ns (47.725%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[6]/C
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_cpu/u0/A_reg[6]/Q
                         net (fo=804, routed)         0.287     0.428    u_cpu/u0/Q[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.042     0.470 r  u_cpu/u0/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.073     1.543    o_in1_l_cs_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.307     2.850 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.850    o_in1_l_cs
    V7                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_vga_clk_wiz_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.285ns (47.047%)  route 4.823ns (52.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[7]
                         net (fo=1, routed)           0.970     1.140    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_b[2]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.125     1.265 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.853     5.117    o_vga[b_vga]_OBUF[2]
    R1                   OBUF (Prop_obuf_I_O)         3.426     8.543 r  o_vga[b_vga][2]_INST_0/O
                         net (fo=0)                   0.000     8.543    o_vga[b_vga][2]
    R1                                                                r  o_vga[b_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.107ns (45.772%)  route 4.866ns (54.228%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[6]
                         net (fo=1, routed)           1.099     1.268    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_b[1]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.373 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.767     5.141    o_vga[b_vga]_OBUF[1]
    R2                   OBUF (Prop_obuf_I_O)         3.268     8.409 r  o_vga[b_vga][1]_INST_0/O
                         net (fo=0)                   0.000     8.409    o_vga[b_vga][1]
    R2                                                                r  o_vga[b_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.300ns (50.875%)  route 4.152ns (49.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[15]
                         net (fo=1, routed)           0.959     1.128    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[2]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.128     1.256 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.194     4.450    o_vga[g_vga]_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.438     7.888 r  o_vga[g_vga][2]_INST_0/O
                         net (fo=0)                   0.000     7.888    o_vga[g_vga][2]
    N1                                                                r  o_vga[g_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.304ns (51.920%)  route 3.985ns (48.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[6]
                         net (fo=1, routed)           0.990     1.160    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[1]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.127     1.287 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.995     4.282    o_vga[r_vga]_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         3.443     7.725 r  o_vga[r_vga][1]_INST_0/O
                         net (fo=0)                   0.000     7.725    o_vga[r_vga][1]
    M3                                                                r  o_vga[r_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.261ns  (logic 4.317ns (52.256%)  route 3.944ns (47.744%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[7]
                         net (fo=1, routed)           0.915     1.085    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[2]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.126     1.211 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.029     4.240    o_vga[r_vga]_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         3.457     7.696 r  o_vga[r_vga][2]_INST_0/O
                         net (fo=0)                   0.000     7.696    o_vga[r_vga][2]
    L1                                                                r  o_vga[r_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.101ns (49.655%)  route 4.158ns (50.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[5]
                         net (fo=1, routed)           0.911     1.080    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[0]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.185 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.247     4.433    o_vga[r_vga]_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.262     7.695 r  o_vga[r_vga][0]_INST_0/O
                         net (fo=0)                   0.000     7.695    o_vga[r_vga][0]
    M2                                                                r  o_vga[r_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 4.118ns (50.678%)  route 4.008ns (49.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[13]
                         net (fo=1, routed)           1.088     1.257    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[0]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.362 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.920     4.283    o_vga[g_vga]_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         3.279     7.562 r  o_vga[g_vga][0]_INST_0/O
                         net (fo=0)                   0.000     7.562    o_vga[g_vga][0]
    M1                                                                r  o_vga[g_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 4.121ns (52.174%)  route 3.777ns (47.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[14]
                         net (fo=1, routed)           0.668     0.838    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[1]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     0.943 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.109     4.052    o_vga[g_vga]_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.282     7.334 r  o_vga[g_vga][1]_INST_0/O
                         net (fo=0)                   0.000     7.334    o_vga[g_vga][1]
    N2                                                                r  o_vga[g_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[hsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 3.645ns (51.129%)  route 3.484ns (48.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.341    -0.603    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.224 r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/Q
                         net (fo=1, routed)           3.484     3.260    u_vga_ctrl_n_0
    T1                   OBUF (Prop_obuf_I_O)         3.266     6.527 r  o_vga[hsync]_INST_0/O
                         net (fo=0)                   0.000     6.527    o_vga[hsync]
    T1                                                                r  o_vga[hsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[vsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.637ns (51.789%)  route 3.386ns (48.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.341    -0.603    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.224 r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/Q
                         net (fo=1, routed)           3.386     3.162    u_vga_ctrl_n_1
    M4                   OBUF (Prop_obuf_I_O)         3.258     6.419 r  o_vga[vsync]_INST_0/O
                         net (fo=0)                   0.000     6.419    o_vga[vsync]
    M4                                                                r  o_vga[vsync] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[vsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.354ns (49.393%)  route 1.388ns (50.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.551    -0.610    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/Q
                         net (fo=1, routed)           1.388     0.918    u_vga_ctrl_n_1
    M4                   OBUF (Prop_obuf_I_O)         1.213     2.132 r  o_vga[vsync]_INST_0/O
                         net (fo=0)                   0.000     2.132    o_vga[vsync]
    M4                                                                r  o_vga[vsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[hsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.363ns (48.614%)  route 1.440ns (51.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.551    -0.610    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/Q
                         net (fo=1, routed)           1.440     0.971    u_vga_ctrl_n_0
    T1                   OBUF (Prop_obuf_I_O)         1.222     2.192 r  o_vga[hsync]_INST_0/O
                         net (fo=0)                   0.000     2.192    o_vga[hsync]
    T1                                                                r  o_vga[hsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.443ns (50.187%)  route 1.433ns (49.813%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.246    -0.197    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.186     1.034    o_vga[g_vga]_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         1.234     2.269 r  o_vga[g_vga][0]_INST_0/O
                         net (fo=0)                   0.000     2.269    o_vga[g_vga][0]
    M1                                                                r  o_vga[g_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.514ns (50.661%)  route 1.474ns (49.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.246    -0.197    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.043    -0.154 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.228     1.074    o_vga[r_vga]_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         1.307     2.381 r  o_vga[r_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.381    o_vga[r_vga][2]
    L1                                                                r  o_vga[r_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.502ns (49.761%)  route 1.516ns (50.239%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.277    -0.166    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.047    -0.119 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.239     1.120    o_vga[r_vga]_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         1.291     2.411 r  o_vga[r_vga][1]_INST_0/O
                         net (fo=0)                   0.000     2.411    o_vga[r_vga][1]
    M3                                                                r  o_vga[r_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.426ns (46.952%)  route 1.612ns (53.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.277    -0.166    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.121 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.334     1.213    o_vga[r_vga]_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         1.217     2.431 r  o_vga[r_vga][0]_INST_0/O
                         net (fo=0)                   0.000     2.431    o_vga[r_vga][0]
    M2                                                                r  o_vga[r_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.446ns (47.463%)  route 1.600ns (52.537%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.308    -0.135    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.090 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.292     1.202    o_vga[g_vga]_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         1.237     2.439 r  o_vga[g_vga][1]_INST_0/O
                         net (fo=0)                   0.000     2.439    o_vga[g_vga][1]
    N2                                                                r  o_vga[g_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.507ns (48.373%)  route 1.608ns (51.627%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.308    -0.135    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.044    -0.091 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.300     1.209    o_vga[g_vga]_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         1.299     2.507 r  o_vga[g_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.507    o_vga[g_vga][2]
    N1                                                                r  o_vga[g_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.433ns (42.709%)  route 1.922ns (57.291%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.306    -0.137    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.092 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.615     1.523    o_vga[b_vga]_OBUF[1]
    R2                   OBUF (Prop_obuf_I_O)         1.224     2.747 r  o_vga[b_vga][1]_INST_0/O
                         net (fo=0)                   0.000     2.747    o_vga[b_vga][1]
    R2                                                                r  o_vga[b_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.496ns (43.064%)  route 1.978ns (56.936%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.306    -0.137    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.044    -0.093 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.672     1.579    o_vga[b_vga]_OBUF[2]
    R1                   OBUF (Prop_obuf_I_O)         1.288     2.867 r  o_vga[b_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.867    o_vga[b_vga][2]
    R1                                                                r  o_vga[b_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_vga_clk_wiz_1
  To Clock:  clk_52M

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.379ns (40.297%)  route 0.562ns (59.703%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.562     0.338    u_vga_ctrl/u2/line_fifo/rptr_gray[1]
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.935ns  (logic 0.433ns (46.286%)  route 0.502ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433    -0.169 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.502     0.333    u_vga_ctrl/u2/line_fifo/rptr_gray[5]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.379ns (42.338%)  route 0.516ns (57.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.516     0.293    u_vga_ctrl/u2/line_fifo/rptr_gray[0]
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.236     1.236    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.398ns (48.246%)  route 0.427ns (51.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.398    -0.204 r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/Q
                         net (fo=4, routed)           0.427     0.223    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.379ns (47.718%)  route 0.415ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.343    -0.601    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.222 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.415     0.193    u_vga_ctrl/u2/line_fifo/rptr_gray[2]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.044%)  route 0.378ns (49.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.343    -0.601    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.222 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.378     0.156    u_vga_ctrl/u2/line_fifo/rptr_gray[4]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.450%)  route 0.401ns (53.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.343    -0.601    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.401     0.148    u_vga_ctrl/u2/line_fifo/rptr_gray[3]
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.236     1.236    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.279ns (45.132%)  route 0.339ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.236    -1.044    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.279    -0.765 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.339    -0.425    u_vga_ctrl/u2/line_fifo/rptr_gray[3]
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.343     1.343    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.304ns (48.927%)  route 0.317ns (51.073%))
  Logic Levels:           0  
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.236    -1.044    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.304    -0.740 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.317    -0.422    u_vga_ctrl/u2/line_fifo/rptr_gray[4]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.304ns (46.680%)  route 0.347ns (53.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.236    -1.044    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.304    -0.740 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.347    -0.392    u_vga_ctrl/u2/line_fifo/rptr_gray[2]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.319ns (46.710%)  route 0.364ns (53.290%))
  Logic Levels:           0  
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.319    -0.726 r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/Q
                         net (fo=4, routed)           0.364    -0.362    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.739ns  (logic 0.304ns (41.127%)  route 0.435ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.304    -0.741 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.435    -0.305    u_vga_ctrl/u2/line_fifo/rptr_gray[0]
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.343     1.343    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.347ns (45.095%)  route 0.422ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.347    -0.698 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.422    -0.275    u_vga_ctrl/u2/line_fifo/rptr_gray[5]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.304ns (39.352%)  route 0.469ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.304    -0.741 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.469    -0.272    u_vga_ctrl/u2/line_fifo/rptr_gray[1]
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_52M
  To Clock:  clk_vga_clk_wiz_1

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/nVen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.790ns  (logic 0.538ns (19.287%)  route 2.252ns (80.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.339     1.339    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X38Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.433     1.772 f  u_vga_ctrl/u2/wbs/ctrl_reg[0]/Q
                         net (fo=12, routed)          0.822     2.594    u_vga_ctrl/u2/wbs/ctrl_reg[15]_0[0]
    SLICE_X31Y69         LUT1 (Prop_lut1_I0_O)        0.105     2.699 r  u_vga_ctrl/u2/wbs/FSM_sequential_c_state[2]_i_1/O
                         net (fo=17, routed)          1.429     4.129    u_vga_ctrl/u2/pixel_generator/sclr
    SLICE_X38Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/nVen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X38Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/nVen_reg/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.341ns  (logic 0.589ns (25.163%)  route 1.752ns (74.837%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[3]/Q
                         net (fo=4, routed)           0.893     2.613    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I3_O)        0.105     2.718 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2/O
                         net (fo=1, routed)           0.858     3.576    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.105     3.681 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.681    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.589ns (26.172%)  route 1.661ns (73.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[6]/Q
                         net (fo=2, routed)           0.992     2.711    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[3]
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.105     2.816 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2/O
                         net (fo=1, routed)           0.670     3.486    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.105     3.591 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.591    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.231    -1.049    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.211ns  (logic 0.768ns (34.731%)  route 1.443ns (65.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.342     1.342    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y70         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.379     1.721 r  u_vga_ctrl/u2/wbs/vtim_reg[5]/Q
                         net (fo=6, routed)           0.908     2.629    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[2]
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.121     2.750 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2/O
                         net (fo=1, routed)           0.535     3.286    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.268     3.554 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.554    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.589ns (28.364%)  route 1.488ns (71.636%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.339     1.339    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.379     1.718 r  u_vga_ctrl/u2/wbs/htim_reg[6]/Q
                         net (fo=3, routed)           0.830     2.548    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[3]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.105     2.653 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_2__0/O
                         net (fo=1, routed)           0.658     3.311    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     3.416 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.416    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[6]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.232    -1.048    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.589ns (30.016%)  route 1.373ns (69.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[3]/Q
                         net (fo=4, routed)           0.893     2.612    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.105     2.717 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.481     3.198    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     3.303 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.303    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.589ns (30.077%)  route 1.369ns (69.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[3]/Q
                         net (fo=4, routed)           0.893     2.612    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.105     2.717 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.477     3.194    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.299    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.589ns (32.142%)  route 1.244ns (67.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.337     1.337    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.379     1.716 r  u_vga_ctrl/u2/wbs/htim_reg[3]/Q
                         net (fo=5, routed)           0.879     2.596    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[1]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.105     2.701 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0/O
                         net (fo=2, routed)           0.364     3.065    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.170 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.170    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[2]
    SLICE_X44Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.234    -1.046    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.589ns (32.246%)  route 1.238ns (67.754%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.337     1.337    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.379     1.716 r  u_vga_ctrl/u2/wbs/htim_reg[3]/Q
                         net (fo=5, routed)           0.879     2.596    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[1]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.105     2.701 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0/O
                         net (fo=2, routed)           0.358     3.059    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.164 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.164    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[3]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.233    -1.047    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.589ns (33.295%)  route 1.180ns (66.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.337     1.337    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.379     1.716 r  u_vga_ctrl/u2/wbs/htim_reg[3]/Q
                         net (fo=5, routed)           0.657     2.374    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.105     2.479 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.523     3.001    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     3.106 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.106    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[0]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.232    -1.048    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[21]/Q
                         net (fo=1, routed)           0.053     0.743    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[14]
    SLICE_X42Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.788 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.788    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[5]
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.550     0.550    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  u_vga_ctrl/u2/wbs/hvlen_reg[22]/Q
                         net (fo=1, routed)           0.099     0.789    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[4]
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.834 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.834    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[6]
    SLICE_X46Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.014%)  route 0.114ns (37.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[22]/Q
                         net (fo=1, routed)           0.114     0.804    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[15]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.849 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.849    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[6]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.096%)  route 0.118ns (38.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[0]/Q
                         net (fo=1, routed)           0.118     0.808    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[0]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.853 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[0]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.815%)  route 0.125ns (40.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y72         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbs/hvlen_reg[25]/Q
                         net (fo=3, routed)           0.125     0.818    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.863 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.863    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[3]
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.818    -0.850    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.594%)  route 0.131ns (41.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.551     0.551    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X40Y72         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  u_vga_ctrl/u2/wbs/htim_reg[9]/Q
                         net (fo=5, routed)           0.131     0.823    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[6]
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.868 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.868    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[3]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.851    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.700%)  route 0.181ns (49.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[20]/Q
                         net (fo=1, routed)           0.181     0.871    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[13]
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.916 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.916    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[4]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.851    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.932%)  route 0.179ns (49.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.551     0.551    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X40Y72         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  u_vga_ctrl/u2/wbs/htim_reg[8]/Q
                         net (fo=3, routed)           0.179     0.871    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[5]
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.916 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.916    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[8]
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[8]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.926%)  route 0.187ns (50.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.548     0.548    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y74         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  u_vga_ctrl/u2/wbs/vtim_reg[18]/Q
                         net (fo=2, routed)           0.187     0.875    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[12]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.920    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.815    -0.854    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.329%)  route 0.184ns (49.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbs/hvlen_reg[17]/Q
                         net (fo=1, routed)           0.184     0.876    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[0]
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.921 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.921    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[1]
    SLICE_X46Y71         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y71         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6708 Endpoints
Min Delay          6708 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.689ns  (logic 2.448ns (12.434%)  route 17.241ns (87.566%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.244    14.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/A0
    SLICE_X52Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.279 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.279    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/OD
    SLICE_X52Y35         MUXF7 (Prop_muxf7_I0_O)      0.201    14.480 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.480    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/O0
    SLICE_X52Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    14.562 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           1.032    15.594    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.259    15.853 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.853    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.206    16.059 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X44Y38         MUXF8 (Prop_muxf8_I0_O)      0.085    16.144 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           0.804    16.948    u_cpu/u0/sync_bus_reg_reg[7]_0[5]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.264    17.212 r  u_cpu/u0/DI_Reg[5]_i_3/O
                         net (fo=1, routed)           0.540    17.752    u_cpu/u0/DI_Reg[5]_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.105    17.857 r  u_cpu/u0/DI_Reg[5]_i_1/O
                         net (fo=3, routed)           1.339    19.196    u_cpu/u0/D[5]
    SLICE_X54Y31         LUT5 (Prop_lut5_I0_O)        0.105    19.301 r  u_cpu/u0/WZ[5]_i_2/O
                         net (fo=1, routed)           0.124    19.425    u_cpu/u0/Regs/WZ_reg[5]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.264    19.689 r  u_cpu/u0/Regs/WZ[5]_i_1/O
                         net (fo=1, routed)           0.000    19.689    u_cpu/u0/Regs_n_177
    SLICE_X54Y31         FDCE                                         r  u_cpu/u0/WZ_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.467ns  (logic 4.947ns (25.414%)  route 14.519ns (74.586%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         2.636    11.566    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A0
    SLICE_X52Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.620    14.187 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.187    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X52Y30         MUXF7 (Prop_muxf7_I1_O)      0.178    14.365 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.365    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X52Y30         MUXF8 (Prop_muxf8_I1_O)      0.074    14.439 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.133    15.572    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.259    15.831 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.831    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.199    16.030 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.030    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X43Y33         MUXF8 (Prop_muxf8_I0_O)      0.085    16.115 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           0.678    16.793    u_cpu/u0/sync_bus_reg_reg[7]_0[0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.264    17.057 r  u_cpu/u0/DI_Reg[0]_i_3/O
                         net (fo=1, routed)           0.120    17.177    u_cpu/u0/DI_Reg[0]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105    17.282 r  u_cpu/u0/DI_Reg[0]_i_1/O
                         net (fo=3, routed)           1.678    18.960    u_cpu/u0/D[0]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    19.084 r  u_cpu/u0/WZ[0]_i_4/O
                         net (fo=1, routed)           0.115    19.200    u_cpu/u0/Regs/WZ_reg[0]_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.267    19.467 r  u_cpu/u0/Regs/WZ[0]_i_1/O
                         net (fo=1, routed)           0.000    19.467    u_cpu/u0/Regs_n_182
    SLICE_X53Y29         FDCE                                         r  u_cpu/u0/WZ_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.458ns  (logic 2.282ns (11.728%)  route 17.176ns (88.272%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.006    13.936    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A0
    SLICE_X52Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.041 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.041    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X52Y44         MUXF7 (Prop_muxf7_I0_O)      0.201    14.242 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.242    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X52Y44         MUXF8 (Prop_muxf8_I0_O)      0.082    14.324 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.687    15.011    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.259    15.270 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.270    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    15.469 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.469    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X44Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    15.554 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           0.731    16.285    u_cpu/u0/sync_bus_reg_reg[7]_0[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.264    16.549 r  u_cpu/u0/DI_Reg[1]_i_3/O
                         net (fo=1, routed)           0.823    17.372    u_cpu/u0/DI_Reg[1]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.105    17.477 r  u_cpu/u0/DI_Reg[1]_i_1/O
                         net (fo=3, routed)           1.305    18.782    u_cpu/u0/Regs/WZ_reg[2][0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.105    18.887 r  u_cpu/u0/Regs/WZ[1]_i_2/O
                         net (fo=1, routed)           0.466    19.353    u_cpu/u0/Regs/WZ[1]_i_2_n_0
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.105    19.458 r  u_cpu/u0/Regs/WZ[1]_i_1/O
                         net (fo=1, routed)           0.000    19.458    u_cpu/u0/Regs_n_181
    SLICE_X53Y30         FDCE                                         r  u_cpu/u0/WZ_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/IR_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.908ns  (logic 2.184ns (11.551%)  route 16.724ns (88.449%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.244    14.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/A0
    SLICE_X52Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.279 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.279    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/OD
    SLICE_X52Y35         MUXF7 (Prop_muxf7_I0_O)      0.201    14.480 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.480    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/O0
    SLICE_X52Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    14.562 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           1.032    15.594    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.259    15.853 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.853    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.206    16.059 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X44Y38         MUXF8 (Prop_muxf8_I0_O)      0.085    16.144 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           0.804    16.948    u_cpu/u0/sync_bus_reg_reg[7]_0[5]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.264    17.212 r  u_cpu/u0/DI_Reg[5]_i_3/O
                         net (fo=1, routed)           0.540    17.752    u_cpu/u0/DI_Reg[5]_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.105    17.857 r  u_cpu/u0/DI_Reg[5]_i_1/O
                         net (fo=3, routed)           0.946    18.803    u_cpu/u0/D[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.908 r  u_cpu/u0/IR[5]_i_1/O
                         net (fo=1, routed)           0.000    18.908    u_cpu/u0/IR[5]_i_1_n_0
    SLICE_X49Y29         FDCE                                         r  u_cpu/u0/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.897ns  (logic 2.259ns (11.954%)  route 16.638ns (88.046%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         4.771    13.700    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/A0
    SLICE_X52Y40         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    13.805 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.805    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/OD
    SLICE_X52Y40         MUXF7 (Prop_muxf7_I0_O)      0.201    14.006 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.006    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/O0
    SLICE_X52Y40         MUXF8 (Prop_muxf8_I0_O)      0.082    14.088 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/F8/O
                         net (fo=1, routed)           1.117    15.206    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.259    15.465 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.465    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_6_n_0
    SLICE_X43Y41         MUXF7 (Prop_muxf7_I1_O)      0.182    15.647 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.647    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.079    15.726 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=3, routed)           0.479    16.205    u_cpu/u0/sync_bus_reg_reg[7]_0[7]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.264    16.469 r  u_cpu/u0/DI_Reg[7]_i_7/O
                         net (fo=1, routed)           0.113    16.581    u_cpu/u0/DI_Reg[7]_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.105    16.686 r  u_cpu/u0/DI_Reg[7]_i_2/O
                         net (fo=3, routed)           1.206    17.893    u_cpu/u0/D[7]
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.105    17.998 r  u_cpu/u0/WZ[7]_i_5/O
                         net (fo=1, routed)           0.794    18.792    u_cpu/u0/Regs/WZ_reg[7]_1
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.105    18.897 r  u_cpu/u0/Regs/WZ[7]_i_2/O
                         net (fo=1, routed)           0.000    18.897    u_cpu/u0/Regs_n_175
    SLICE_X55Y32         FDCE                                         r  u_cpu/u0/WZ_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.893ns  (logic 2.642ns (13.984%)  route 16.251ns (86.016%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         3.964    12.894    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/A0
    SLICE_X34Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.317    13.211 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.211    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/OA
    SLICE_X34Y52         MUXF7 (Prop_muxf7_I1_O)      0.178    13.389 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/F7.A/O
                         net (fo=1, routed)           0.000    13.389    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/O1
    SLICE_X34Y52         MUXF8 (Prop_muxf8_I1_O)      0.074    13.463 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/F8/O
                         net (fo=1, routed)           1.065    14.528    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.259    14.787 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.787    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    14.986 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.986    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X35Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    15.071 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=3, routed)           0.853    15.924    u_cpu/u0/sync_bus_reg_reg[7]_0[3]
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.264    16.188 r  u_cpu/u0/DI_Reg[3]_i_3/O
                         net (fo=1, routed)           0.120    16.308    u_cpu/u0/DI_Reg[3]_i_3_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.105    16.413 r  u_cpu/u0/DI_Reg[3]_i_1/O
                         net (fo=3, routed)           1.654    18.067    u_cpu/u0/D[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.125    18.192 r  u_cpu/u0/WZ[3]_i_5/O
                         net (fo=1, routed)           0.438    18.629    u_cpu/u0/Regs/WZ_reg[3]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.264    18.893 r  u_cpu/u0/Regs/WZ[3]_i_1/O
                         net (fo=1, routed)           0.000    18.893    u_cpu/u0/Regs_n_179
    SLICE_X55Y31         FDCE                                         r  u_cpu/u0/WZ_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.814ns  (logic 2.969ns (15.781%)  route 15.845ns (84.219%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         3.732    12.661    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/A0
    SLICE_X30Y53         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.642    13.304 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.304    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/OA
    SLICE_X30Y53         MUXF7 (Prop_muxf7_I1_O)      0.178    13.482 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/F7.A/O
                         net (fo=1, routed)           0.000    13.482    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/O1
    SLICE_X30Y53         MUXF8 (Prop_muxf8_I1_O)      0.074    13.556 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/F8/O
                         net (fo=1, routed)           0.812    14.368    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.259    14.627 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.627    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_3_n_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    14.826 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.826    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    14.911 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=3, routed)           0.840    15.751    u_cpu/u0/sync_bus_reg_reg[7]_0[4]
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.264    16.015 r  u_cpu/u0/DI_Reg[4]_i_3/O
                         net (fo=1, routed)           0.372    16.387    u_cpu/u0/DI_Reg[4]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.105    16.492 r  u_cpu/u0/DI_Reg[4]_i_1/O
                         net (fo=3, routed)           1.587    18.079    u_cpu/u0/D[4]
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    18.203 r  u_cpu/u0/WZ[4]_i_2/O
                         net (fo=1, routed)           0.344    18.547    u_cpu/u0/Regs/WZ_reg[4]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.267    18.814 r  u_cpu/u0/Regs/WZ[4]_i_1/O
                         net (fo=1, routed)           0.000    18.814    u_cpu/u0/Regs_n_178
    SLICE_X55Y31         FDCE                                         r  u_cpu/u0/WZ_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/IR_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.790ns  (logic 2.177ns (11.586%)  route 16.613ns (88.414%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.006    13.936    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A0
    SLICE_X52Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.041 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.041    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X52Y44         MUXF7 (Prop_muxf7_I0_O)      0.201    14.242 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.242    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X52Y44         MUXF8 (Prop_muxf8_I0_O)      0.082    14.324 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.687    15.011    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.259    15.270 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.270    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    15.469 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.469    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X44Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    15.554 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           0.731    16.285    u_cpu/u0/sync_bus_reg_reg[7]_0[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.264    16.549 r  u_cpu/u0/DI_Reg[1]_i_3/O
                         net (fo=1, routed)           0.823    17.372    u_cpu/u0/DI_Reg[1]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.105    17.477 r  u_cpu/u0/DI_Reg[1]_i_1/O
                         net (fo=3, routed)           1.208    18.685    u_cpu/u0/D[1]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.790 r  u_cpu/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.000    18.790    u_cpu/u0/IR[1]_i_1_n_0
    SLICE_X49Y29         FDCE                                         r  u_cpu/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/IR_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.631ns  (logic 4.661ns (25.020%)  route 13.969ns (74.980%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         2.636    11.566    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A0
    SLICE_X52Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.620    14.187 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.187    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X52Y30         MUXF7 (Prop_muxf7_I1_O)      0.178    14.365 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.365    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X52Y30         MUXF8 (Prop_muxf8_I1_O)      0.074    14.439 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.133    15.572    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.259    15.831 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.831    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.199    16.030 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.030    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X43Y33         MUXF8 (Prop_muxf8_I0_O)      0.085    16.115 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           0.678    16.793    u_cpu/u0/sync_bus_reg_reg[7]_0[0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.264    17.057 r  u_cpu/u0/DI_Reg[0]_i_3/O
                         net (fo=1, routed)           0.120    17.177    u_cpu/u0/DI_Reg[0]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105    17.282 r  u_cpu/u0/DI_Reg[0]_i_1/O
                         net (fo=3, routed)           1.244    18.526    u_cpu/u0/D[0]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.631 r  u_cpu/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.000    18.631    u_cpu/u0/IR[0]_i_1_n_0
    SLICE_X49Y29         FDCE                                         r  u_cpu/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_video/sprite_xy_ram[5].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.602ns  (logic 1.984ns (10.665%)  route 16.618ns (89.335%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.244    14.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/A0
    SLICE_X52Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.279 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.279    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/OD
    SLICE_X52Y35         MUXF7 (Prop_muxf7_I0_O)      0.201    14.480 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.480    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/O0
    SLICE_X52Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    14.562 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           1.032    15.594    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.259    15.853 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.853    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.206    16.059 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X44Y38         MUXF8 (Prop_muxf8_I0_O)      0.085    16.144 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           1.317    17.461    u_Core/u_rams/spo[5]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.274    17.735 r  u_Core/u_rams/sprite_xy_ram[5].inst_i_1/O
                         net (fo=3, routed)           0.868    18.602    u_Core/u_video/sprite_xy_ram[5].inst/D
    SLICE_X30Y30         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[5].inst/DP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Core/sync_bus_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (75.009%)  route 0.064ns (24.991%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  u_Core/cpu_vec_reg_reg[6]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_Core/cpu_vec_reg_reg[6]/Q
                         net (fo=2, routed)           0.064     0.210    u_cpu/u0/sync_bus_reg_reg[7][6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  u_cpu/u0/sync_bus_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    u_Core/D[6]
    SLICE_X37Y38         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/ACC_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_cpu/u0/R_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.665%)  route 0.074ns (28.335%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE                         0.000     0.000 r  u_cpu/u0/ACC_reg[4]/C
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_cpu/u0/ACC_reg[4]/Q
                         net (fo=9, routed)           0.074     0.215    u_cpu/u0/ACC_reg_n_0_[4]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.260 r  u_cpu/u0/R[4]_i_1/O
                         net (fo=1, routed)           0.000     0.260    u_cpu/u0/R[4]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  u_cpu/u0/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/watchdog_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_Core/watchdog_reset_l_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.191ns (72.099%)  route 0.074ns (27.901%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDSE                         0.000     0.000 r  u_Core/watchdog_cnt_reg[1]/C
    SLICE_X36Y34         FDSE (Prop_fdse_C_Q)         0.146     0.146 f  u_Core/watchdog_cnt_reg[1]/Q
                         net (fo=4, routed)           0.074     0.220    u_Core/watchdog_cnt[1]
    SLICE_X37Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.265 r  u_Core/watchdog_reset_l_i_1/O
                         net (fo=1, routed)           0.000     0.265    u_Core/watchdog_reset_l_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  u_Core/watchdog_reset_l_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/ACC_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_cpu/u0/Ap_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.900%)  route 0.139ns (52.100%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE                         0.000     0.000 r  u_cpu/u0/ACC_reg[3]/C
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  u_cpu/u0/ACC_reg[3]/Q
                         net (fo=10, routed)          0.139     0.267    u_cpu/u0/ACC_reg_n_0_[3]
    SLICE_X39Y33         FDPE                                         r  u_cpu/u0/Ap_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.812%)  route 0.131ns (48.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[6]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[6]/Q
                         net (fo=66, routed)          0.131     0.272    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/D
    SLICE_X38Y30         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.812%)  route 0.131ns (48.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[6]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[6]/Q
                         net (fo=66, routed)          0.131     0.272    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/D
    SLICE_X38Y30         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_52M
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.081ns (2.799%)  route 2.812ns (97.201%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  i_clk_main (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.924    21.550 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.425    22.975    clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    23.056 f  clk_gen_0/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.388    24.443    clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -0.996    clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  z80_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/hcnt[1]_i_1/O
                            (clock source 'z80_clk'  {rise@0.000ns fall@54.591ns period=109.181ns})
  Destination:            u_Core/hcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z80_clk fall edge)   54.591    54.591 f  
    P17                                               0.000    54.591 r  i_clk_main (IN)
                         net (fo=0)                   0.000    54.591    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    56.000 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    57.065    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    51.141 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    52.565    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    52.646 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    54.014    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    54.393 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.482    54.875    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    54.956 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         1.359    56.315    u_Core/lopt_2
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.353    56.668 r  u_Core/hcnt_reg[1]/Q
                         net (fo=68, routed)          0.895    57.564    u_Core/hcnt_reg[1]_0[1]
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.252    57.816 f  u_Core/hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    57.816    u_Core/plusOp[1]
    SLICE_X33Y33         FDRE                                         f  u_Core/hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/hcnt[1]_i_1/O
                            (clock source 'z80_clk'  {rise@0.000ns fall@54.591ns period=109.181ns})
  Destination:            u_Core/hcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z80_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.598    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.209    -0.247    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.221 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         0.558     0.336    u_Core/lopt_2
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.146     0.482 r  u_Core/hcnt_reg[0]/Q
                         net (fo=24, routed)          0.190     0.673    u_Core/hcnt_reg[1]_0[0]
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.715 r  u_Core/hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.715    u_Core/plusOp[1]
    SLICE_X33Y33         FDRE                                         r  u_Core/hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





