// Seed: 557900463
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri  id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd51,
    parameter id_7  = 32'd98
) (
    output uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 _id_7,
    inout logic id_8,
    output wand id_9,
    input supply0 _id_10[id_7 : -1],
    output tri1 id_11,
    input uwire id_12
    , id_15,
    input wor id_13
);
  initial
  `define pp_16 0
  parameter id_17 = -1'b0;
  assign id_15[id_7][-1'h0==1] = id_17[id_7 : id_10];
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  always id_8 <= -1'b0;
endmodule
