Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-8TOPF9L
Date:        Thu Jun 18 14:01:04 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch FPGA_code_FPGA_code_synplify.tcl
ProductType: synplify_pro




log file: "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srf

hdl_info_gen completed
# Thu Jun 18 14:01:05 2020

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr"
Running: FPGA_code in foreground

Running proj_1|FPGA_code

Running Flow: compile (Compile) on proj_1|FPGA_code
# Thu Jun 18 14:01:06 2020

Running Flow: compile_flow (Compile Process) on proj_1|FPGA_code
# Thu Jun 18 14:01:06 2020

Running: compiler (Compile Input) on proj_1|FPGA_code
# Thu Jun 18 14:01:06 2020
Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_comp.srs to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srs

compiler completed
# Thu Jun 18 14:01:10 2020

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|FPGA_code
# Thu Jun 18 14:01:10 2020

multi_srs_gen completed
# Thu Jun 18 14:01:10 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_mult.srs to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srs
Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srf
Complete: Compile Process on proj_1|FPGA_code

Running: premap (Premap) on proj_1|FPGA_code
# Thu Jun 18 14:01:10 2020

premap completed with warnings
# Thu Jun 18 14:01:12 2020

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|FPGA_code

Running Flow: map (Map) on proj_1|FPGA_code
# Thu Jun 18 14:01:12 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|FPGA_code
# Thu Jun 18 14:01:12 2020
Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_m.srm to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srm

fpga_mapper completed with warnings
# Thu Jun 18 14:01:43 2020

Return Code: 1
Run Time:00h:00m:31s
Complete: Map on proj_1|FPGA_code
Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srf
Complete: Logic Synthesis on proj_1|FPGA_code
TCL script complete: "FPGA_code_FPGA_code_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\lscc\diamond\Project\FPGA P&S\FPGA_code\proj_1.prj
batch mode default:no
