// Seed: 3500654711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  initial $display(1, 1'h0, id_5 - 1, 1'b0, id_4 + 1);
  wire id_9;
  assign #id_10 id_1 = id_6;
  always @(posedge 1) begin
    assign id_2 = 1;
  end
endmodule
module module_1 ();
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  supply0 id_3 = 1'b0;
endmodule
