
5. Printing statistics.

=== shift_register_group_18_48_14 ===

   Number of wires:                 99
   Number of wire bits:           1731
   Number of public wires:          99
   Number of public wire bits:    1731
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     shift_register_unit_18_14      48

=== shift_register_unit_18_14 ===

   Number of wires:                 19
   Number of wire bits:            291
   Number of public wires:          19
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdffe_18                      14

=== design hierarchy ===

   shift_register_group_18_48_14      1
     shift_register_unit_18_14      48

   Number of wires:               1011
   Number of wire bits:          15699
   Number of public wires:        1011
   Number of public wire bits:   15699
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                672
     $sdffe_18                     672

