
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401098 <.init>:
  401098:	stp	x29, x30, [sp, #-16]!
  40109c:	mov	x29, sp
  4010a0:	bl	401efc <ferror@plt+0xb7c>
  4010a4:	ldp	x29, x30, [sp], #16
  4010a8:	ret

Disassembly of section .plt:

00000000004010b0 <memcpy@plt-0x20>:
  4010b0:	stp	x16, x30, [sp, #-16]!
  4010b4:	adrp	x16, 417000 <warn@@Base+0x13be8>
  4010b8:	ldr	x17, [x16, #4088]
  4010bc:	add	x16, x16, #0xff8
  4010c0:	br	x17
  4010c4:	nop
  4010c8:	nop
  4010cc:	nop

00000000004010d0 <memcpy@plt>:
  4010d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4010d4:	ldr	x17, [x16]
  4010d8:	add	x16, x16, #0x0
  4010dc:	br	x17

00000000004010e0 <memmove@plt>:
  4010e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4010e4:	ldr	x17, [x16, #8]
  4010e8:	add	x16, x16, #0x8
  4010ec:	br	x17

00000000004010f0 <strtoul@plt>:
  4010f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4010f4:	ldr	x17, [x16, #16]
  4010f8:	add	x16, x16, #0x10
  4010fc:	br	x17

0000000000401100 <strlen@plt>:
  401100:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401104:	ldr	x17, [x16, #24]
  401108:	add	x16, x16, #0x18
  40110c:	br	x17

0000000000401110 <exit@plt>:
  401110:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401114:	ldr	x17, [x16, #32]
  401118:	add	x16, x16, #0x20
  40111c:	br	x17

0000000000401120 <sbrk@plt>:
  401120:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401124:	ldr	x17, [x16, #40]
  401128:	add	x16, x16, #0x28
  40112c:	br	x17

0000000000401130 <ftell@plt>:
  401130:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401134:	ldr	x17, [x16, #48]
  401138:	add	x16, x16, #0x30
  40113c:	br	x17

0000000000401140 <fputc@plt>:
  401140:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401144:	ldr	x17, [x16, #56]
  401148:	add	x16, x16, #0x38
  40114c:	br	x17

0000000000401150 <snprintf@plt>:
  401150:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401154:	ldr	x17, [x16, #64]
  401158:	add	x16, x16, #0x40
  40115c:	br	x17

0000000000401160 <fileno@plt>:
  401160:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16, #72]
  401168:	add	x16, x16, #0x48
  40116c:	br	x17

0000000000401170 <fclose@plt>:
  401170:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #80]
  401178:	add	x16, x16, #0x50
  40117c:	br	x17

0000000000401180 <fopen@plt>:
  401180:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #88]
  401188:	add	x16, x16, #0x58
  40118c:	br	x17

0000000000401190 <malloc@plt>:
  401190:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #96]
  401198:	add	x16, x16, #0x60
  40119c:	br	x17

00000000004011a0 <strncmp@plt>:
  4011a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #104]
  4011a8:	add	x16, x16, #0x68
  4011ac:	br	x17

00000000004011b0 <bindtextdomain@plt>:
  4011b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #112]
  4011b8:	add	x16, x16, #0x70
  4011bc:	br	x17

00000000004011c0 <__libc_start_main@plt>:
  4011c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #120]
  4011c8:	add	x16, x16, #0x78
  4011cc:	br	x17

00000000004011d0 <calloc@plt>:
  4011d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #128]
  4011d8:	add	x16, x16, #0x80
  4011dc:	br	x17

00000000004011e0 <strcasecmp@plt>:
  4011e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #136]
  4011e8:	add	x16, x16, #0x88
  4011ec:	br	x17

00000000004011f0 <realloc@plt>:
  4011f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #144]
  4011f8:	add	x16, x16, #0x90
  4011fc:	br	x17

0000000000401200 <rewind@plt>:
  401200:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #152]
  401208:	add	x16, x16, #0x98
  40120c:	br	x17

0000000000401210 <getc@plt>:
  401210:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #160]
  401218:	add	x16, x16, #0xa0
  40121c:	br	x17

0000000000401220 <strdup@plt>:
  401220:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #168]
  401228:	add	x16, x16, #0xa8
  40122c:	br	x17

0000000000401230 <strerror@plt>:
  401230:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #176]
  401238:	add	x16, x16, #0xb0
  40123c:	br	x17

0000000000401240 <__gmon_start__@plt>:
  401240:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #184]
  401248:	add	x16, x16, #0xb8
  40124c:	br	x17

0000000000401250 <fseek@plt>:
  401250:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #192]
  401258:	add	x16, x16, #0xc0
  40125c:	br	x17

0000000000401260 <abort@plt>:
  401260:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #200]
  401268:	add	x16, x16, #0xc8
  40126c:	br	x17

0000000000401270 <textdomain@plt>:
  401270:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #208]
  401278:	add	x16, x16, #0xd0
  40127c:	br	x17

0000000000401280 <getopt_long@plt>:
  401280:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #216]
  401288:	add	x16, x16, #0xd8
  40128c:	br	x17

0000000000401290 <strcmp@plt>:
  401290:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #224]
  401298:	add	x16, x16, #0xe0
  40129c:	br	x17

00000000004012a0 <mmap@plt>:
  4012a0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #232]
  4012a8:	add	x16, x16, #0xe8
  4012ac:	br	x17

00000000004012b0 <fread@plt>:
  4012b0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #240]
  4012b8:	add	x16, x16, #0xf0
  4012bc:	br	x17

00000000004012c0 <free@plt>:
  4012c0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #248]
  4012c8:	add	x16, x16, #0xf8
  4012cc:	br	x17

00000000004012d0 <fwrite@plt>:
  4012d0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #256]
  4012d8:	add	x16, x16, #0x100
  4012dc:	br	x17

00000000004012e0 <munmap@plt>:
  4012e0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #264]
  4012e8:	add	x16, x16, #0x108
  4012ec:	br	x17

00000000004012f0 <fflush@plt>:
  4012f0:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #272]
  4012f8:	add	x16, x16, #0x110
  4012fc:	br	x17

0000000000401300 <__fxstat@plt>:
  401300:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #280]
  401308:	add	x16, x16, #0x118
  40130c:	br	x17

0000000000401310 <dcgettext@plt>:
  401310:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #288]
  401318:	add	x16, x16, #0x120
  40131c:	br	x17

0000000000401320 <vfprintf@plt>:
  401320:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #296]
  401328:	add	x16, x16, #0x128
  40132c:	br	x17

0000000000401330 <printf@plt>:
  401330:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #304]
  401338:	add	x16, x16, #0x130
  40133c:	br	x17

0000000000401340 <__errno_location@plt>:
  401340:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #312]
  401348:	add	x16, x16, #0x138
  40134c:	br	x17

0000000000401350 <__xstat@plt>:
  401350:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #320]
  401358:	add	x16, x16, #0x140
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #328]
  401368:	add	x16, x16, #0x148
  40136c:	br	x17

0000000000401370 <setlocale@plt>:
  401370:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #336]
  401378:	add	x16, x16, #0x150
  40137c:	br	x17

0000000000401380 <ferror@plt>:
  401380:	adrp	x16, 418000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #344]
  401388:	add	x16, x16, #0x158
  40138c:	br	x17

Disassembly of section .text:

0000000000401390 <error@@Base-0x1ab0>:
  401390:	stp	x29, x30, [sp, #-368]!
  401394:	mov	x29, sp
  401398:	stp	x19, x20, [sp, #16]
  40139c:	adrp	x19, 405000 <warn@@Base+0x1be8>
  4013a0:	add	x19, x19, #0xe20
  4013a4:	stp	x21, x22, [sp, #32]
  4013a8:	adrp	x20, 405000 <warn@@Base+0x1be8>
  4013ac:	add	x20, x20, #0x430
  4013b0:	stp	x23, x24, [sp, #48]
  4013b4:	adrp	x22, 418000 <warn@@Base+0x14be8>
  4013b8:	mov	w24, #0x1                   	// #1
  4013bc:	str	x1, [sp, #208]
  4013c0:	mov	x1, x19
  4013c4:	str	w0, [sp, #220]
  4013c8:	mov	w0, #0x5                   	// #5
  4013cc:	bl	401370 <setlocale@plt>
  4013d0:	mov	w23, #0x3                   	// #3
  4013d4:	mov	x1, x19
  4013d8:	mov	w0, #0x0                   	// #0
  4013dc:	adrp	x19, 405000 <warn@@Base+0x1be8>
  4013e0:	bl	401370 <setlocale@plt>
  4013e4:	add	x19, x19, #0x420
  4013e8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4013ec:	mov	x0, x19
  4013f0:	add	x1, x1, #0x408
  4013f4:	bl	4011b0 <bindtextdomain@plt>
  4013f8:	mov	x0, x19
  4013fc:	adrp	x19, 418000 <warn@@Base+0x14be8>
  401400:	add	x19, x19, #0x170
  401404:	bl	401270 <textdomain@plt>
  401408:	add	x21, x19, #0x28
  40140c:	add	x1, sp, #0xd0
  401410:	add	x0, sp, #0xdc
  401414:	bl	404698 <warn@@Base+0x1280>
  401418:	ldr	w0, [sp, #220]
  40141c:	mov	x3, x21
  401420:	ldr	x1, [sp, #208]
  401424:	mov	x2, x20
  401428:	mov	x4, #0x0                   	// #0
  40142c:	bl	401280 <getopt_long@plt>
  401430:	cmn	w0, #0x1
  401434:	b.eq	4014c8 <ferror@plt+0x148>  // b.none
  401438:	cmp	w0, #0x99
  40143c:	b.eq	40158c <ferror@plt+0x20c>  // b.none
  401440:	b.gt	401484 <ferror@plt+0x104>
  401444:	cmp	w0, #0x96
  401448:	b.eq	4015a0 <ferror@plt+0x220>  // b.none
  40144c:	b.le	401524 <ferror@plt+0x1a4>
  401450:	cmp	w0, #0x97
  401454:	b.eq	4015e4 <ferror@plt+0x264>  // b.none
  401458:	ldr	x0, [x22, #776]
  40145c:	bl	4021c0 <ferror@plt+0xe40>
  401460:	str	w0, [x19, #24]
  401464:	tbz	w0, #31, 401418 <ferror@plt+0x98>
  401468:	mov	w21, #0x1                   	// #1
  40146c:	mov	w0, w21
  401470:	ldp	x19, x20, [sp, #16]
  401474:	ldp	x21, x22, [sp, #32]
  401478:	ldp	x23, x24, [sp, #48]
  40147c:	ldp	x29, x30, [sp], #368
  401480:	ret
  401484:	cmp	w0, #0x9c
  401488:	b.eq	401578 <ferror@plt+0x1f8>  // b.none
  40148c:	b.le	401540 <ferror@plt+0x1c0>
  401490:	cmp	w0, #0x9d
  401494:	b.ne	401cac <ferror@plt+0x92c>  // b.any
  401498:	ldr	x0, [x22, #776]
  40149c:	mov	w1, #0x0                   	// #0
  4014a0:	bl	4022f8 <ferror@plt+0xf78>
  4014a4:	tbnz	w0, #31, 401468 <ferror@plt+0xe8>
  4014a8:	ldr	w0, [sp, #220]
  4014ac:	mov	x3, x21
  4014b0:	ldr	x1, [sp, #208]
  4014b4:	mov	x2, x20
  4014b8:	mov	x4, #0x0                   	// #0
  4014bc:	bl	401280 <getopt_long@plt>
  4014c0:	cmn	w0, #0x1
  4014c4:	b.ne	401438 <ferror@plt+0xb8>  // b.any
  4014c8:	adrp	x0, 418000 <warn@@Base+0x14be8>
  4014cc:	ldr	w2, [sp, #220]
  4014d0:	stp	x25, x26, [sp, #64]
  4014d4:	ldr	w1, [x0, #784]
  4014d8:	cmp	w1, w2
  4014dc:	b.eq	401510 <ferror@plt+0x190>  // b.none
  4014e0:	adrp	x0, 418000 <warn@@Base+0x14be8>
  4014e4:	add	x26, x0, #0x330
  4014e8:	ldr	w3, [x0, #816]
  4014ec:	ldr	w0, [x26, #4]
  4014f0:	orr	w0, w0, w3
  4014f4:	cbnz	w0, 401628 <ferror@plt+0x2a8>
  4014f8:	ldp	w4, w3, [x19, #32]
  4014fc:	ldr	w0, [x19, #8]
  401500:	and	w0, w0, w4
  401504:	and	w0, w0, w3
  401508:	cmn	w0, #0x1
  40150c:	b.ne	401628 <ferror@plt+0x2a8>  // b.any
  401510:	adrp	x0, 418000 <warn@@Base+0x14be8>
  401514:	mov	w1, #0x1                   	// #1
  401518:	stp	x27, x28, [sp, #80]
  40151c:	ldr	x0, [x0, #768]
  401520:	bl	401fb8 <ferror@plt+0xc38>
  401524:	cmp	w0, #0x68
  401528:	b.eq	401c94 <ferror@plt+0x914>  // b.none
  40152c:	cmp	w0, #0x76
  401530:	b.ne	401cac <ferror@plt+0x92c>  // b.any
  401534:	ldr	x0, [x19]
  401538:	bl	402de8 <ferror@plt+0x1a68>
  40153c:	b	401418 <ferror@plt+0x98>
  401540:	cmp	w0, #0x9a
  401544:	b.ne	40155c <ferror@plt+0x1dc>  // b.any
  401548:	ldr	x0, [x22, #776]
  40154c:	bl	402260 <ferror@plt+0xee0>
  401550:	str	w0, [x19, #28]
  401554:	tbz	w0, #31, 401418 <ferror@plt+0x98>
  401558:	b	401468 <ferror@plt+0xe8>
  40155c:	cmp	w0, #0x9b
  401560:	b.ne	401cac <ferror@plt+0x92c>  // b.any
  401564:	ldr	x0, [x22, #776]
  401568:	bl	402260 <ferror@plt+0xee0>
  40156c:	str	w0, [x19, #36]
  401570:	tbz	w0, #31, 401418 <ferror@plt+0x98>
  401574:	b	401468 <ferror@plt+0xe8>
  401578:	ldr	x0, [x22, #776]
  40157c:	mov	w1, #0x1                   	// #1
  401580:	bl	4022f8 <ferror@plt+0xf78>
  401584:	tbz	w0, #31, 401418 <ferror@plt+0x98>
  401588:	b	401468 <ferror@plt+0xe8>
  40158c:	ldr	x0, [x22, #776]
  401590:	bl	4021c0 <ferror@plt+0xe40>
  401594:	str	w0, [x19, #32]
  401598:	tbz	w0, #31, 401418 <ferror@plt+0x98>
  40159c:	b	401468 <ferror@plt+0xe8>
  4015a0:	ldr	x0, [x22, #776]
  4015a4:	bl	4020d8 <ferror@plt+0xd58>
  4015a8:	str	w0, [x19, #20]
  4015ac:	tbnz	w0, #31, 401468 <ferror@plt+0xe8>
  4015b0:	cmp	w0, #0xb5
  4015b4:	mov	w1, #0x3                   	// #3
  4015b8:	b.gt	4015dc <ferror@plt+0x25c>
  4015bc:	cmp	w0, #0xb3
  4015c0:	mov	w1, #0x2                   	// #2
  4015c4:	b.gt	4015dc <ferror@plt+0x25c>
  4015c8:	cmp	w0, #0x3
  4015cc:	mov	w1, #0x1                   	// #1
  4015d0:	b.eq	4015dc <ferror@plt+0x25c>  // b.none
  4015d4:	cmp	w0, #0x6
  4015d8:	csel	w1, w23, w24, ne  // ne = any
  4015dc:	str	w1, [x19, #12]
  4015e0:	b	401418 <ferror@plt+0x98>
  4015e4:	ldr	x0, [x22, #776]
  4015e8:	bl	4020d8 <ferror@plt+0xd58>
  4015ec:	str	w0, [x19, #8]
  4015f0:	tbnz	w0, #31, 401468 <ferror@plt+0xe8>
  4015f4:	cmp	w0, #0xb5
  4015f8:	mov	w1, #0x3                   	// #3
  4015fc:	b.gt	401620 <ferror@plt+0x2a0>
  401600:	cmp	w0, #0xb3
  401604:	mov	w1, #0x2                   	// #2
  401608:	b.gt	401620 <ferror@plt+0x2a0>
  40160c:	cmp	w0, #0x3
  401610:	mov	w1, #0x1                   	// #1
  401614:	b.eq	401620 <ferror@plt+0x2a0>  // b.none
  401618:	cmp	w0, #0x6
  40161c:	csel	w1, w23, w24, ne  // ne = any
  401620:	str	w1, [x19, #16]
  401624:	b	401418 <ferror@plt+0x98>
  401628:	cmp	w1, w2
  40162c:	b.ge	401c68 <ferror@plt+0x8e8>  // b.tcont
  401630:	adrp	x22, 418000 <warn@@Base+0x14be8>
  401634:	mov	w21, #0x0                   	// #0
  401638:	add	x22, x22, #0x310
  40163c:	stp	x27, x28, [sp, #80]
  401640:	adrp	x27, 405000 <warn@@Base+0x1be8>
  401644:	b	4016ec <ferror@plt+0x36c>
  401648:	ldr	w0, [sp, #256]
  40164c:	and	w0, w0, #0xf000
  401650:	cmp	w0, #0x8, lsl #12
  401654:	b.ne	401778 <ferror@plt+0x3f8>  // b.any
  401658:	add	x1, x27, #0x3b0
  40165c:	mov	x0, x19
  401660:	bl	401180 <fopen@plt>
  401664:	mov	x28, x0
  401668:	cbz	x0, 401c30 <ferror@plt+0x8b0>
  40166c:	mov	x3, x0
  401670:	mov	x2, #0x1                   	// #1
  401674:	add	x0, sp, #0xe8
  401678:	mov	x1, #0x8                   	// #8
  40167c:	bl	4012b0 <fread@plt>
  401680:	cmp	x0, #0x1
  401684:	b.ne	40179c <ferror@plt+0x41c>  // b.any
  401688:	mov	x2, #0x3c21                	// #15393
  40168c:	ldr	x1, [sp, #232]
  401690:	movk	x2, #0x7261, lsl #16
  401694:	movk	x2, #0x6863, lsl #32
  401698:	movk	x2, #0xa3e, lsl #48
  40169c:	cmp	x1, x2
  4016a0:	b.eq	401c50 <ferror@plt+0x8d0>  // b.none
  4016a4:	mov	x2, #0x3c21                	// #15393
  4016a8:	movk	x2, #0x6874, lsl #16
  4016ac:	movk	x2, #0x6e69, lsl #32
  4016b0:	movk	x2, #0xa3e, lsl #48
  4016b4:	cmp	x1, x2
  4016b8:	b.ne	4017c8 <ferror@plt+0x448>  // b.any
  4016bc:	mov	w2, w0
  4016c0:	mov	x1, x28
  4016c4:	mov	x0, x19
  4016c8:	bl	402ab0 <ferror@plt+0x1730>
  4016cc:	mov	w20, w0
  4016d0:	mov	x0, x28
  4016d4:	bl	401170 <fclose@plt>
  4016d8:	ldr	w1, [x22]
  4016dc:	orr	w21, w21, w20
  4016e0:	ldr	w0, [sp, #220]
  4016e4:	cmp	w1, w0
  4016e8:	b.ge	40176c <ferror@plt+0x3ec>  // b.tcont
  4016ec:	ldr	x3, [sp, #208]
  4016f0:	add	w4, w1, #0x1
  4016f4:	add	x2, sp, #0xf0
  4016f8:	mov	w0, #0x0                   	// #0
  4016fc:	ldr	x19, [x3, w1, sxtw #3]
  401700:	str	w4, [x22]
  401704:	mov	x1, x19
  401708:	bl	401350 <__xstat@plt>
  40170c:	tbz	w0, #31, 401648 <ferror@plt+0x2c8>
  401710:	bl	401340 <__errno_location@plt>
  401714:	mov	x20, x0
  401718:	ldr	w0, [x0]
  40171c:	cmp	w0, #0x2
  401720:	b.eq	401c0c <ferror@plt+0x88c>  // b.none
  401724:	mov	w2, #0x5                   	// #5
  401728:	adrp	x1, 405000 <warn@@Base+0x1be8>
  40172c:	mov	x0, #0x0                   	// #0
  401730:	add	x1, x1, #0x450
  401734:	bl	401310 <dcgettext@plt>
  401738:	mov	x23, x0
  40173c:	ldr	w0, [x20]
  401740:	mov	w20, #0x1                   	// #1
  401744:	orr	w21, w21, w20
  401748:	bl	401230 <strerror@plt>
  40174c:	mov	x2, x0
  401750:	mov	x1, x19
  401754:	mov	x0, x23
  401758:	bl	402e40 <error@@Base>
  40175c:	ldr	w1, [x22]
  401760:	ldr	w0, [sp, #220]
  401764:	cmp	w1, w0
  401768:	b.lt	4016ec <ferror@plt+0x36c>  // b.tstop
  40176c:	ldp	x25, x26, [sp, #64]
  401770:	ldp	x27, x28, [sp, #80]
  401774:	b	40146c <ferror@plt+0xec>
  401778:	mov	w2, #0x5                   	// #5
  40177c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401780:	mov	x0, #0x0                   	// #0
  401784:	add	x1, x1, #0x488
  401788:	bl	401310 <dcgettext@plt>
  40178c:	mov	w20, #0x1                   	// #1
  401790:	mov	x1, x19
  401794:	bl	402e40 <error@@Base>
  401798:	b	4016d8 <ferror@plt+0x358>
  40179c:	mov	w2, #0x5                   	// #5
  4017a0:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4017a4:	mov	x0, #0x0                   	// #0
  4017a8:	add	x1, x1, #0x4a8
  4017ac:	bl	401310 <dcgettext@plt>
  4017b0:	mov	w20, #0x1                   	// #1
  4017b4:	mov	x1, x19
  4017b8:	bl	402e40 <error@@Base>
  4017bc:	mov	x0, x28
  4017c0:	bl	401170 <fclose@plt>
  4017c4:	b	4016d8 <ferror@plt+0x358>
  4017c8:	mov	x0, x28
  4017cc:	bl	401200 <rewind@plt>
  4017d0:	mov	x1, x28
  4017d4:	mov	x0, x19
  4017d8:	str	xzr, [x26, #216]
  4017dc:	bl	4023d0 <ferror@plt+0x1050>
  4017e0:	mov	w20, w0
  4017e4:	cbnz	w0, 4016d0 <ferror@plt+0x350>
  4017e8:	ldrh	w0, [x26, #64]
  4017ec:	sub	w0, w0, #0x2
  4017f0:	and	w0, w0, #0xffff
  4017f4:	cmp	w0, #0x1
  4017f8:	b.hi	4016d0 <ferror@plt+0x350>  // b.pmore
  4017fc:	ldp	w2, w0, [x26]
  401800:	orr	w0, w0, w2
  401804:	cbz	w0, 4016d0 <ferror@plt+0x350>
  401808:	ldrh	w0, [x26, #66]
  40180c:	cmp	w0, #0x3e
  401810:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  401814:	b.ne	401c74 <ferror@plt+0x8f4>  // b.any
  401818:	mov	x0, x28
  40181c:	bl	401160 <fileno@plt>
  401820:	add	x2, sp, #0xf0
  401824:	mov	w1, w0
  401828:	mov	w0, #0x0                   	// #0
  40182c:	bl	401300 <__fxstat@plt>
  401830:	tbnz	w0, #31, 401cb4 <ferror@plt+0x934>
  401834:	ldr	x23, [sp, #288]
  401838:	mov	x0, x28
  40183c:	bl	401160 <fileno@plt>
  401840:	mov	w4, w0
  401844:	mov	x1, x23
  401848:	mov	x5, #0x0                   	// #0
  40184c:	mov	w3, #0x1                   	// #1
  401850:	mov	w2, #0x3                   	// #3
  401854:	mov	x0, #0x0                   	// #0
  401858:	bl	4012a0 <mmap@plt>
  40185c:	str	x0, [sp, #168]
  401860:	cmn	x0, #0x1
  401864:	b.eq	401e04 <ferror@plt+0xa84>  // b.none
  401868:	ldr	w0, [x26, #76]
  40186c:	add	x23, x26, #0x8
  401870:	lsl	x0, x0, #6
  401874:	bl	404bb0 <warn@@Base+0x1798>
  401878:	ldrb	w1, [x23, #4]
  40187c:	str	x0, [sp, #152]
  401880:	cmp	w1, #0x1
  401884:	b.eq	401cd8 <ferror@plt+0x958>  // b.none
  401888:	ldr	x0, [x23, #24]
  40188c:	mov	w3, #0x0                   	// #0
  401890:	adrp	x25, 418000 <warn@@Base+0x14be8>
  401894:	stp	x0, x19, [sp, #96]
  401898:	str	w20, [sp, #112]
  40189c:	mov	w20, w3
  4018a0:	ldr	x19, [sp, #152]
  4018a4:	b	401980 <ferror@plt+0x600>
  4018a8:	ldr	x1, [sp, #96]
  4018ac:	mov	w0, #0x38                  	// #56
  4018b0:	ldr	x2, [x25, #1048]
  4018b4:	ubfiz	x23, x20, #6, #32
  4018b8:	umaddl	x24, w20, w0, x1
  4018bc:	mov	w1, #0x4                   	// #4
  4018c0:	ldr	x0, [sp, #168]
  4018c4:	add	w20, w20, #0x1
  4018c8:	add	x24, x0, x24
  4018cc:	mov	x0, x24
  4018d0:	blr	x2
  4018d4:	ldr	x2, [x25, #1048]
  4018d8:	mov	w1, #0x8                   	// #8
  4018dc:	str	x0, [x19, x23]
  4018e0:	add	x0, x24, #0x8
  4018e4:	add	x23, x19, x23
  4018e8:	blr	x2
  4018ec:	mov	x1, x0
  4018f0:	ldr	x2, [x25, #1048]
  4018f4:	add	x0, x24, #0x10
  4018f8:	str	x1, [x23, #16]
  4018fc:	mov	w1, #0x8                   	// #8
  401900:	blr	x2
  401904:	mov	x1, x0
  401908:	ldr	x2, [x25, #1048]
  40190c:	add	x0, x24, #0x18
  401910:	str	x1, [x23, #24]
  401914:	mov	w1, #0x8                   	// #8
  401918:	blr	x2
  40191c:	mov	x1, x0
  401920:	ldr	x2, [x25, #1048]
  401924:	add	x0, x24, #0x20
  401928:	str	x1, [x23, #32]
  40192c:	mov	w1, #0x8                   	// #8
  401930:	blr	x2
  401934:	mov	x1, x0
  401938:	ldr	x2, [x25, #1048]
  40193c:	add	x0, x24, #0x28
  401940:	str	x1, [x23, #40]
  401944:	mov	w1, #0x8                   	// #8
  401948:	blr	x2
  40194c:	mov	x1, x0
  401950:	ldr	x2, [x25, #1048]
  401954:	add	x0, x24, #0x4
  401958:	str	x1, [x23, #48]
  40195c:	mov	w1, #0x4                   	// #4
  401960:	blr	x2
  401964:	mov	x4, x0
  401968:	ldr	x2, [x25, #1048]
  40196c:	add	x0, x24, #0x30
  401970:	mov	w1, #0x8                   	// #8
  401974:	str	x4, [x23, #8]
  401978:	blr	x2
  40197c:	str	x0, [x23, #56]
  401980:	ldr	w0, [x26, #76]
  401984:	cmp	w20, w0
  401988:	b.cc	4018a8 <ferror@plt+0x528>  // b.lo, b.ul, b.last
  40198c:	ldr	w20, [sp, #112]
  401990:	ldr	x19, [sp, #104]
  401994:	adrp	x0, 405000 <warn@@Base+0x1be8>
  401998:	add	x0, x0, #0x528
  40199c:	str	wzr, [sp, #96]
  4019a0:	str	x28, [sp, #120]
  4019a4:	str	w21, [sp, #132]
  4019a8:	str	x19, [sp, #136]
  4019ac:	str	x0, [sp, #192]
  4019b0:	str	w20, [sp, #216]
  4019b4:	b	4019c4 <ferror@plt+0x644>
  4019b8:	ldr	w0, [sp, #96]
  4019bc:	add	w0, w0, #0x1
  4019c0:	str	w0, [sp, #96]
  4019c4:	ldr	w0, [x26, #76]
  4019c8:	ldr	w1, [sp, #96]
  4019cc:	cmp	w1, w0
  4019d0:	b.cs	401df4 <ferror@plt+0xa74>  // b.hs, b.nlast
  4019d4:	ldr	x0, [sp, #96]
  4019d8:	ldr	x2, [sp, #152]
  4019dc:	ubfiz	x0, x0, #6, #32
  4019e0:	add	x1, x2, x0
  4019e4:	ldr	x0, [x2, x0]
  4019e8:	cmp	x0, #0x4
  4019ec:	b.ne	4019b8 <ferror@plt+0x638>  // b.any
  4019f0:	ldr	x19, [x1, #16]
  4019f4:	adrp	x28, 418000 <warn@@Base+0x14be8>
  4019f8:	ldr	x0, [sp, #168]
  4019fc:	ldr	x21, [x1, #40]
  401a00:	add	x19, x0, x19
  401a04:	ldr	x23, [x1, #56]
  401a08:	add	x0, x19, x21
  401a0c:	mov	x20, x19
  401a10:	str	x0, [sp, #112]
  401a14:	sub	x0, x23, #0x1
  401a18:	str	x0, [sp, #144]
  401a1c:	b	401a2c <ferror@plt+0x6ac>
  401a20:	add	x0, x5, x7
  401a24:	and	x0, x0, x24
  401a28:	add	x20, x20, x0
  401a2c:	ldr	x0, [sp, #112]
  401a30:	cmp	x20, x0
  401a34:	b.cs	4019b8 <ferror@plt+0x638>  // b.hs, b.nlast
  401a38:	sub	x0, x19, x20
  401a3c:	add	x0, x0, x21
  401a40:	cmp	x0, #0xb
  401a44:	b.ls	401bc8 <ferror@plt+0x848>  // b.plast
  401a48:	ldr	x2, [x28, #1048]
  401a4c:	mov	w1, #0x4                   	// #4
  401a50:	add	x0, x20, #0x8
  401a54:	add	x25, x20, #0xc
  401a58:	blr	x2
  401a5c:	str	x0, [sp, #160]
  401a60:	ldr	x2, [x28, #1048]
  401a64:	mov	w1, #0x4                   	// #4
  401a68:	mov	x0, x20
  401a6c:	blr	x2
  401a70:	str	x0, [sp, #104]
  401a74:	sub	x1, x19, x25
  401a78:	add	x1, x1, x21
  401a7c:	cmp	x0, x1
  401a80:	b.hi	401bc8 <ferror@plt+0x848>  // b.pmore
  401a84:	ldr	x2, [x28, #1048]
  401a88:	mov	w1, #0x4                   	// #4
  401a8c:	add	x0, x20, #0x4
  401a90:	neg	x24, x23
  401a94:	blr	x2
  401a98:	mov	x5, x0
  401a9c:	ldr	x6, [sp, #104]
  401aa0:	add	x1, x23, #0xb
  401aa4:	ldr	x0, [sp, #144]
  401aa8:	add	x1, x1, x6
  401aac:	and	x1, x1, x24
  401ab0:	add	x7, x0, x1
  401ab4:	add	x2, x20, x1
  401ab8:	cbz	x5, 401ad8 <ferror@plt+0x758>
  401abc:	ldr	x0, [sp, #112]
  401ac0:	cmp	x2, x0
  401ac4:	b.cs	401bc8 <ferror@plt+0x848>  // b.hs, b.nlast
  401ac8:	sub	x1, x19, x2
  401acc:	add	x1, x1, x21
  401ad0:	cmp	x5, x1
  401ad4:	b.hi	401bc8 <ferror@plt+0x848>  // b.pmore
  401ad8:	cmp	x6, #0x4
  401adc:	b.ne	401a20 <ferror@plt+0x6a0>  // b.any
  401ae0:	ldr	x1, [sp, #192]
  401ae4:	mov	x0, x25
  401ae8:	str	x5, [sp, #104]
  401aec:	stp	x2, x7, [sp, #176]
  401af0:	bl	401290 <strcmp@plt>
  401af4:	cmp	w0, #0x0
  401af8:	ldr	x0, [sp, #160]
  401afc:	ldr	x5, [sp, #104]
  401b00:	ccmp	x0, #0x5, #0x0, eq  // eq = none
  401b04:	ldp	x2, x7, [sp, #176]
  401b08:	b.ne	401a20 <ferror@plt+0x6a0>  // b.any
  401b0c:	cmp	x5, #0x7
  401b10:	b.ls	401bc8 <ferror@plt+0x848>  // b.plast
  401b14:	udiv	x0, x5, x23
  401b18:	msub	x0, x0, x23, x5
  401b1c:	cbnz	x0, 401bc8 <ferror@plt+0x848>
  401b20:	add	x6, x2, x5
  401b24:	str	x23, [sp, #104]
  401b28:	mov	x23, x21
  401b2c:	mov	x21, x6
  401b30:	str	x19, [sp, #160]
  401b34:	mov	x19, x2
  401b38:	str	x20, [sp, #176]
  401b3c:	b	401b74 <ferror@plt+0x7f4>
  401b40:	mov	w2, #0x2                   	// #2
  401b44:	movk	w2, #0xc000, lsl #16
  401b48:	cmp	w20, w2
  401b4c:	ldr	x5, [sp, #184]
  401b50:	ldr	x7, [sp, #200]
  401b54:	b.eq	401e38 <ferror@plt+0xab8>  // b.none
  401b58:	ldr	x1, [sp, #144]
  401b5c:	add	x0, x1, x0
  401b60:	and	x0, x0, x24
  401b64:	add	x19, x25, x0
  401b68:	sub	x0, x21, x19
  401b6c:	cmp	x0, #0x7
  401b70:	b.le	401e24 <ferror@plt+0xaa4>
  401b74:	adrp	x0, 418000 <warn@@Base+0x14be8>
  401b78:	add	x0, x0, #0x418
  401b7c:	mov	w1, #0x4                   	// #4
  401b80:	str	x5, [sp, #184]
  401b84:	str	x7, [sp, #200]
  401b88:	add	x25, x19, #0x8
  401b8c:	ldr	x2, [x0]
  401b90:	mov	x0, x19
  401b94:	blr	x2
  401b98:	mov	x20, x0
  401b9c:	adrp	x1, 418000 <warn@@Base+0x14be8>
  401ba0:	add	x1, x1, #0x418
  401ba4:	add	x0, x19, #0x4
  401ba8:	ldr	x2, [x1]
  401bac:	mov	w1, #0x4                   	// #4
  401bb0:	blr	x2
  401bb4:	mov	x1, x0
  401bb8:	and	x0, x0, #0xffffffff
  401bbc:	add	x2, x25, w1, uxtw
  401bc0:	cmp	x21, x2
  401bc4:	b.cs	401b40 <ferror@plt+0x7c0>  // b.hs, b.nlast
  401bc8:	ldr	w21, [sp, #132]
  401bcc:	ldr	x28, [sp, #120]
  401bd0:	ldr	x19, [sp, #136]
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401bdc:	mov	x0, #0x0                   	// #0
  401be0:	add	x1, x1, #0x530
  401be4:	bl	401310 <dcgettext@plt>
  401be8:	mov	x1, x19
  401bec:	mov	w20, #0x1                   	// #1
  401bf0:	bl	402e40 <error@@Base>
  401bf4:	ldr	x0, [sp, #152]
  401bf8:	bl	4012c0 <free@plt>
  401bfc:	ldr	x0, [sp, #168]
  401c00:	ldr	x1, [sp, #288]
  401c04:	bl	4012e0 <munmap@plt>
  401c08:	b	4016d0 <ferror@plt+0x350>
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401c14:	mov	x0, #0x0                   	// #0
  401c18:	add	x1, x1, #0x438
  401c1c:	bl	401310 <dcgettext@plt>
  401c20:	mov	w20, #0x1                   	// #1
  401c24:	mov	x1, x19
  401c28:	bl	402e40 <error@@Base>
  401c2c:	b	4016d8 <ferror@plt+0x358>
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401c38:	add	x1, x1, #0x3b8
  401c3c:	bl	401310 <dcgettext@plt>
  401c40:	mov	x1, x19
  401c44:	mov	w20, #0x1                   	// #1
  401c48:	bl	402e40 <error@@Base>
  401c4c:	b	4016d8 <ferror@plt+0x358>
  401c50:	mov	x0, x19
  401c54:	mov	x1, x28
  401c58:	mov	w2, #0x0                   	// #0
  401c5c:	bl	402ab0 <ferror@plt+0x1730>
  401c60:	mov	w20, w0
  401c64:	b	4016d0 <ferror@plt+0x350>
  401c68:	mov	w21, #0x0                   	// #0
  401c6c:	ldp	x25, x26, [sp, #64]
  401c70:	b	40146c <ferror@plt+0xec>
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401c7c:	mov	x0, #0x0                   	// #0
  401c80:	add	x1, x1, #0x4d0
  401c84:	bl	401310 <dcgettext@plt>
  401c88:	mov	x1, x19
  401c8c:	bl	402e40 <error@@Base>
  401c90:	b	4016d0 <ferror@plt+0x350>
  401c94:	adrp	x0, 418000 <warn@@Base+0x14be8>
  401c98:	mov	w1, #0x0                   	// #0
  401c9c:	stp	x25, x26, [sp, #64]
  401ca0:	ldr	x0, [x0, #792]
  401ca4:	stp	x27, x28, [sp, #80]
  401ca8:	bl	401fb8 <ferror@plt+0xc38>
  401cac:	stp	x25, x26, [sp, #64]
  401cb0:	b	401510 <ferror@plt+0x190>
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401cbc:	mov	x0, #0x0                   	// #0
  401cc0:	add	x1, x1, #0x4f8
  401cc4:	bl	401310 <dcgettext@plt>
  401cc8:	mov	w20, #0x1                   	// #1
  401ccc:	mov	x1, x19
  401cd0:	bl	402e40 <error@@Base>
  401cd4:	b	4016d0 <ferror@plt+0x350>
  401cd8:	ldr	x6, [x23, #24]
  401cdc:	mov	w2, #0x0                   	// #0
  401ce0:	mov	w3, #0x20                  	// #32
  401ce4:	mov	w24, w2
  401ce8:	adrp	x25, 418000 <warn@@Base+0x14be8>
  401cec:	str	w20, [sp, #96]
  401cf0:	mov	x20, x6
  401cf4:	str	w21, [sp, #104]
  401cf8:	mov	x21, x19
  401cfc:	b	401dd8 <ferror@plt+0xa58>
  401d00:	ldr	x2, [x25, #1048]
  401d04:	umaddl	x19, w24, w3, x20
  401d08:	ldr	x0, [sp, #168]
  401d0c:	mov	w1, #0x4                   	// #4
  401d10:	ubfiz	x23, x24, #6, #32
  401d14:	add	w24, w24, #0x1
  401d18:	add	x19, x0, x19
  401d1c:	mov	x0, x19
  401d20:	blr	x2
  401d24:	ldr	x2, [x25, #1048]
  401d28:	mov	w1, #0x4                   	// #4
  401d2c:	ldr	x3, [sp, #152]
  401d30:	str	x0, [x3, x23]
  401d34:	add	x23, x3, x23
  401d38:	add	x0, x19, #0x4
  401d3c:	blr	x2
  401d40:	ldr	x2, [x25, #1048]
  401d44:	mov	x1, x0
  401d48:	add	x0, x19, #0x8
  401d4c:	str	x1, [x23, #16]
  401d50:	mov	w1, #0x4                   	// #4
  401d54:	blr	x2
  401d58:	mov	x1, x0
  401d5c:	ldr	x2, [x25, #1048]
  401d60:	add	x0, x19, #0xc
  401d64:	str	x1, [x23, #24]
  401d68:	mov	w1, #0x4                   	// #4
  401d6c:	blr	x2
  401d70:	mov	x1, x0
  401d74:	ldr	x2, [x25, #1048]
  401d78:	add	x0, x19, #0x10
  401d7c:	str	x1, [x23, #32]
  401d80:	mov	w1, #0x4                   	// #4
  401d84:	blr	x2
  401d88:	mov	x1, x0
  401d8c:	ldr	x2, [x25, #1048]
  401d90:	add	x0, x19, #0x14
  401d94:	str	x1, [x23, #40]
  401d98:	mov	w1, #0x4                   	// #4
  401d9c:	blr	x2
  401da0:	mov	x1, x0
  401da4:	ldr	x2, [x25, #1048]
  401da8:	add	x0, x19, #0x18
  401dac:	str	x1, [x23, #48]
  401db0:	mov	w1, #0x4                   	// #4
  401db4:	blr	x2
  401db8:	mov	x4, x0
  401dbc:	ldr	x2, [x25, #1048]
  401dc0:	add	x0, x19, #0x1c
  401dc4:	mov	w1, #0x4                   	// #4
  401dc8:	str	x4, [x23, #8]
  401dcc:	blr	x2
  401dd0:	str	x0, [x23, #56]
  401dd4:	mov	w3, #0x20                  	// #32
  401dd8:	ldr	w0, [x26, #76]
  401ddc:	cmp	w24, w0
  401de0:	b.cc	401d00 <ferror@plt+0x980>  // b.lo, b.ul, b.last
  401de4:	mov	x19, x21
  401de8:	ldr	w20, [sp, #96]
  401dec:	ldr	w21, [sp, #104]
  401df0:	b	401994 <ferror@plt+0x614>
  401df4:	ldr	w21, [sp, #132]
  401df8:	ldr	w20, [sp, #216]
  401dfc:	ldr	x28, [sp, #120]
  401e00:	b	401bf4 <ferror@plt+0x874>
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	adrp	x1, 405000 <warn@@Base+0x1be8>
  401e0c:	mov	x0, #0x0                   	// #0
  401e10:	add	x1, x1, #0x510
  401e14:	bl	401310 <dcgettext@plt>
  401e18:	mov	x1, x19
  401e1c:	bl	402e40 <error@@Base>
  401e20:	b	4016d0 <ferror@plt+0x350>
  401e24:	mov	x21, x23
  401e28:	ldr	x23, [sp, #104]
  401e2c:	ldr	x19, [sp, #160]
  401e30:	ldr	x20, [sp, #176]
  401e34:	b	401a20 <ferror@plt+0x6a0>
  401e38:	ldr	w21, [sp, #132]
  401e3c:	cmp	w1, #0x4
  401e40:	ldr	w20, [sp, #216]
  401e44:	ldr	x28, [sp, #120]
  401e48:	ldr	x19, [sp, #136]
  401e4c:	b.ne	401bd4 <ferror@plt+0x854>  // b.any
  401e50:	adrp	x0, 418000 <warn@@Base+0x14be8>
  401e54:	add	x0, x0, #0x418
  401e58:	str	x25, [sp, #96]
  401e5c:	ldr	x2, [x0]
  401e60:	mov	x0, x25
  401e64:	blr	x2
  401e68:	ldp	w2, w1, [x26]
  401e6c:	ldr	x5, [sp, #96]
  401e70:	cbz	w1, 401e9c <ferror@plt+0xb1c>
  401e74:	orr	w1, w1, w0
  401e78:	cbnz	w2, 401ea4 <ferror@plt+0xb24>
  401e7c:	cmp	w0, w1
  401e80:	b.eq	401bf4 <ferror@plt+0x874>  // b.none
  401e84:	adrp	x3, 418000 <warn@@Base+0x14be8>
  401e88:	mov	x0, x5
  401e8c:	mov	w2, #0x4                   	// #4
  401e90:	ldr	x3, [x3, #1056]
  401e94:	blr	x3
  401e98:	b	401bf4 <ferror@plt+0x874>
  401e9c:	cbz	w2, 401bf4 <ferror@plt+0x874>
  401ea0:	mov	w1, w0
  401ea4:	bic	w1, w1, w2
  401ea8:	b	401e7c <ferror@plt+0xafc>
  401eac:	mov	x29, #0x0                   	// #0
  401eb0:	mov	x30, #0x0                   	// #0
  401eb4:	mov	x5, x0
  401eb8:	ldr	x1, [sp]
  401ebc:	add	x2, sp, #0x8
  401ec0:	mov	x6, sp
  401ec4:	movz	x0, #0x0, lsl #48
  401ec8:	movk	x0, #0x0, lsl #32
  401ecc:	movk	x0, #0x40, lsl #16
  401ed0:	movk	x0, #0x1390
  401ed4:	movz	x3, #0x0, lsl #48
  401ed8:	movk	x3, #0x0, lsl #32
  401edc:	movk	x3, #0x40, lsl #16
  401ee0:	movk	x3, #0x4cb8
  401ee4:	movz	x4, #0x0, lsl #48
  401ee8:	movk	x4, #0x0, lsl #32
  401eec:	movk	x4, #0x40, lsl #16
  401ef0:	movk	x4, #0x4d38
  401ef4:	bl	4011c0 <__libc_start_main@plt>
  401ef8:	bl	401260 <abort@plt>
  401efc:	adrp	x0, 417000 <warn@@Base+0x13be8>
  401f00:	ldr	x0, [x0, #4064]
  401f04:	cbz	x0, 401f0c <ferror@plt+0xb8c>
  401f08:	b	401240 <__gmon_start__@plt>
  401f0c:	ret
  401f10:	adrp	x0, 418000 <warn@@Base+0x14be8>
  401f14:	add	x0, x0, #0x300
  401f18:	adrp	x1, 418000 <warn@@Base+0x14be8>
  401f1c:	add	x1, x1, #0x300
  401f20:	cmp	x1, x0
  401f24:	b.eq	401f3c <ferror@plt+0xbbc>  // b.none
  401f28:	adrp	x1, 404000 <warn@@Base+0xbe8>
  401f2c:	ldr	x1, [x1, #3416]
  401f30:	cbz	x1, 401f3c <ferror@plt+0xbbc>
  401f34:	mov	x16, x1
  401f38:	br	x16
  401f3c:	ret
  401f40:	adrp	x0, 418000 <warn@@Base+0x14be8>
  401f44:	add	x0, x0, #0x300
  401f48:	adrp	x1, 418000 <warn@@Base+0x14be8>
  401f4c:	add	x1, x1, #0x300
  401f50:	sub	x1, x1, x0
  401f54:	lsr	x2, x1, #63
  401f58:	add	x1, x2, x1, asr #3
  401f5c:	cmp	xzr, x1, asr #1
  401f60:	asr	x1, x1, #1
  401f64:	b.eq	401f7c <ferror@plt+0xbfc>  // b.none
  401f68:	adrp	x2, 404000 <warn@@Base+0xbe8>
  401f6c:	ldr	x2, [x2, #3424]
  401f70:	cbz	x2, 401f7c <ferror@plt+0xbfc>
  401f74:	mov	x16, x2
  401f78:	br	x16
  401f7c:	ret
  401f80:	stp	x29, x30, [sp, #-32]!
  401f84:	mov	x29, sp
  401f88:	str	x19, [sp, #16]
  401f8c:	adrp	x19, 418000 <warn@@Base+0x14be8>
  401f90:	ldrb	w0, [x19, #808]
  401f94:	cbnz	w0, 401fa4 <ferror@plt+0xc24>
  401f98:	bl	401f10 <ferror@plt+0xb90>
  401f9c:	mov	w0, #0x1                   	// #1
  401fa0:	strb	w0, [x19, #808]
  401fa4:	ldr	x19, [sp, #16]
  401fa8:	ldp	x29, x30, [sp], #32
  401fac:	ret
  401fb0:	b	401f40 <ferror@plt+0xbc0>
  401fb4:	nop
  401fb8:	stp	x29, x30, [sp, #-48]!
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	mov	x29, sp
  401fc4:	str	x21, [sp, #32]
  401fc8:	adrp	x21, 418000 <warn@@Base+0x14be8>
  401fcc:	stp	x19, x20, [sp, #16]
  401fd0:	mov	x19, x0
  401fd4:	mov	w20, w1
  401fd8:	mov	x0, #0x0                   	// #0
  401fdc:	adrp	x1, 404000 <warn@@Base+0xbe8>
  401fe0:	add	x1, x1, #0xd68
  401fe4:	bl	401310 <dcgettext@plt>
  401fe8:	ldr	x2, [x21, #368]
  401fec:	mov	x1, x0
  401ff0:	mov	x0, x19
  401ff4:	bl	401360 <fprintf@plt>
  401ff8:	mov	w2, #0x5                   	// #5
  401ffc:	adrp	x1, 404000 <warn@@Base+0xbe8>
  402000:	mov	x0, #0x0                   	// #0
  402004:	add	x1, x1, #0xd90
  402008:	bl	401310 <dcgettext@plt>
  40200c:	mov	x1, x0
  402010:	mov	x0, x19
  402014:	bl	401360 <fprintf@plt>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 404000 <warn@@Base+0xbe8>
  402020:	mov	x0, #0x0                   	// #0
  402024:	add	x1, x1, #0xdb8
  402028:	bl	401310 <dcgettext@plt>
  40202c:	mov	x1, x0
  402030:	mov	x0, x19
  402034:	bl	401360 <fprintf@plt>
  402038:	mov	w2, #0x5                   	// #5
  40203c:	adrp	x1, 404000 <warn@@Base+0xbe8>
  402040:	mov	x0, #0x0                   	// #0
  402044:	add	x1, x1, #0xdd0
  402048:	bl	401310 <dcgettext@plt>
  40204c:	mov	x1, x0
  402050:	mov	x0, x19
  402054:	bl	401360 <fprintf@plt>
  402058:	mov	w2, #0x5                   	// #5
  40205c:	adrp	x1, 404000 <warn@@Base+0xbe8>
  402060:	mov	x0, #0x0                   	// #0
  402064:	add	x1, x1, #0xf48
  402068:	bl	401310 <dcgettext@plt>
  40206c:	mov	x1, x0
  402070:	mov	x0, x19
  402074:	bl	401360 <fprintf@plt>
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402080:	mov	x0, #0x0                   	// #0
  402084:	add	x1, x1, #0x8
  402088:	bl	401310 <dcgettext@plt>
  40208c:	mov	x1, x0
  402090:	ldr	x2, [x21, #368]
  402094:	mov	x0, x19
  402098:	bl	401360 <fprintf@plt>
  40209c:	cbz	w20, 4020a8 <ferror@plt+0xd28>
  4020a0:	mov	w0, w20
  4020a4:	bl	401110 <exit@plt>
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4020b0:	mov	x0, #0x0                   	// #0
  4020b4:	add	x1, x1, #0x80
  4020b8:	bl	401310 <dcgettext@plt>
  4020bc:	mov	x1, x0
  4020c0:	adrp	x2, 405000 <warn@@Base+0x1be8>
  4020c4:	mov	x0, x19
  4020c8:	add	x2, x2, #0x98
  4020cc:	bl	401360 <fprintf@plt>
  4020d0:	b	4020a0 <ferror@plt+0xd20>
  4020d4:	nop
  4020d8:	stp	x29, x30, [sp, #-32]!
  4020dc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4020e0:	add	x1, x1, #0xc0
  4020e4:	mov	x29, sp
  4020e8:	stp	x19, x20, [sp, #16]
  4020ec:	mov	x19, x0
  4020f0:	mov	w20, #0x3                   	// #3
  4020f4:	bl	4011e0 <strcasecmp@plt>
  4020f8:	cbz	w0, 402188 <ferror@plt+0xe08>
  4020fc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402100:	mov	x0, x19
  402104:	add	x1, x1, #0xc8
  402108:	mov	w20, #0x6                   	// #6
  40210c:	bl	4011e0 <strcasecmp@plt>
  402110:	cbz	w0, 402188 <ferror@plt+0xe08>
  402114:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402118:	mov	x0, x19
  40211c:	add	x1, x1, #0xd0
  402120:	mov	w20, #0xb4                  	// #180
  402124:	bl	4011e0 <strcasecmp@plt>
  402128:	cbz	w0, 402188 <ferror@plt+0xe08>
  40212c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402130:	mov	x0, x19
  402134:	add	x1, x1, #0xd8
  402138:	mov	w20, #0xb5                  	// #181
  40213c:	bl	4011e0 <strcasecmp@plt>
  402140:	cbz	w0, 402188 <ferror@plt+0xe08>
  402144:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402148:	mov	x0, x19
  40214c:	add	x1, x1, #0xe0
  402150:	mov	w20, #0x3e                  	// #62
  402154:	bl	4011e0 <strcasecmp@plt>
  402158:	cbz	w0, 402188 <ferror@plt+0xe08>
  40215c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402160:	mov	x0, x19
  402164:	add	x1, x1, #0xe8
  402168:	bl	4011e0 <strcasecmp@plt>
  40216c:	cbz	w0, 402188 <ferror@plt+0xe08>
  402170:	mov	x0, x19
  402174:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402178:	add	x1, x1, #0xf0
  40217c:	bl	4011e0 <strcasecmp@plt>
  402180:	mov	w20, w0
  402184:	cbnz	w0, 402198 <ferror@plt+0xe18>
  402188:	mov	w0, w20
  40218c:	ldp	x19, x20, [sp, #16]
  402190:	ldp	x29, x30, [sp], #32
  402194:	ret
  402198:	mov	w2, #0x5                   	// #5
  40219c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4021a0:	mov	x0, #0x0                   	// #0
  4021a4:	add	x1, x1, #0xf8
  4021a8:	bl	401310 <dcgettext@plt>
  4021ac:	mov	w20, #0xffffffff            	// #-1
  4021b0:	mov	x1, x19
  4021b4:	bl	402e40 <error@@Base>
  4021b8:	b	402188 <ferror@plt+0xe08>
  4021bc:	nop
  4021c0:	stp	x29, x30, [sp, #-32]!
  4021c4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4021c8:	add	x1, x1, #0x118
  4021cc:	mov	x29, sp
  4021d0:	str	x19, [sp, #16]
  4021d4:	mov	x19, x0
  4021d8:	bl	4011e0 <strcasecmp@plt>
  4021dc:	mov	w1, #0x1                   	// #1
  4021e0:	cbz	w0, 40222c <ferror@plt+0xeac>
  4021e4:	mov	x0, x19
  4021e8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4021ec:	add	x1, x1, #0x120
  4021f0:	bl	4011e0 <strcasecmp@plt>
  4021f4:	mov	w1, #0x2                   	// #2
  4021f8:	cbz	w0, 40222c <ferror@plt+0xeac>
  4021fc:	mov	x0, x19
  402200:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402204:	add	x1, x1, #0x128
  402208:	bl	4011e0 <strcasecmp@plt>
  40220c:	mov	w1, #0x3                   	// #3
  402210:	cbz	w0, 40222c <ferror@plt+0xeac>
  402214:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402218:	add	x1, x1, #0xf0
  40221c:	mov	x0, x19
  402220:	bl	4011e0 <strcasecmp@plt>
  402224:	mov	w1, w0
  402228:	cbnz	w0, 40223c <ferror@plt+0xebc>
  40222c:	mov	w0, w1
  402230:	ldr	x19, [sp, #16]
  402234:	ldp	x29, x30, [sp], #32
  402238:	ret
  40223c:	mov	w2, #0x5                   	// #5
  402240:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402244:	mov	x0, #0x0                   	// #0
  402248:	add	x1, x1, #0x130
  40224c:	bl	401310 <dcgettext@plt>
  402250:	mov	x1, x19
  402254:	bl	402e40 <error@@Base>
  402258:	mov	w1, #0xffffffff            	// #-1
  40225c:	b	40222c <ferror@plt+0xeac>
  402260:	stp	x29, x30, [sp, #-48]!
  402264:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402268:	add	x1, x1, #0xf0
  40226c:	mov	x29, sp
  402270:	stp	x21, x22, [sp, #32]
  402274:	adrp	x22, 405000 <warn@@Base+0x1be8>
  402278:	add	x22, x22, #0x668
  40227c:	mov	x21, x0
  402280:	stp	x19, x20, [sp, #16]
  402284:	mov	x20, x22
  402288:	mov	w19, #0x0                   	// #0
  40228c:	b	402294 <ferror@plt+0xf14>
  402290:	ldr	x1, [x20, #8]
  402294:	mov	x0, x21
  402298:	bl	4011e0 <strcasecmp@plt>
  40229c:	cbz	w0, 4022e0 <ferror@plt+0xf60>
  4022a0:	add	w19, w19, #0x1
  4022a4:	add	x20, x20, #0x10
  4022a8:	cmp	w19, #0x10
  4022ac:	b.ne	402290 <ferror@plt+0xf10>  // b.any
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4022b8:	mov	x0, #0x0                   	// #0
  4022bc:	add	x1, x1, #0x148
  4022c0:	bl	401310 <dcgettext@plt>
  4022c4:	mov	x1, x21
  4022c8:	bl	402e40 <error@@Base>
  4022cc:	mov	w0, #0xffffffff            	// #-1
  4022d0:	ldp	x19, x20, [sp, #16]
  4022d4:	ldp	x21, x22, [sp, #32]
  4022d8:	ldp	x29, x30, [sp], #48
  4022dc:	ret
  4022e0:	ubfiz	x19, x19, #4, #32
  4022e4:	ldr	w0, [x22, x19]
  4022e8:	ldp	x19, x20, [sp, #16]
  4022ec:	ldp	x21, x22, [sp, #32]
  4022f0:	ldp	x29, x30, [sp], #48
  4022f4:	ret
  4022f8:	stp	x29, x30, [sp, #-32]!
  4022fc:	mov	x29, sp
  402300:	stp	x19, x20, [sp, #16]
  402304:	mov	w20, w1
  402308:	mov	x19, x0
  40230c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402310:	add	x1, x1, #0x160
  402314:	bl	4011e0 <strcasecmp@plt>
  402318:	cbz	w0, 40236c <ferror@plt+0xfec>
  40231c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402320:	mov	x0, x19
  402324:	add	x1, x1, #0x168
  402328:	bl	4011e0 <strcasecmp@plt>
  40232c:	cbnz	w0, 4023a8 <ferror@plt+0x1028>
  402330:	adrp	x2, 418000 <warn@@Base+0x14be8>
  402334:	add	x3, x2, #0x330
  402338:	mov	w6, #0xfffffffd            	// #-3
  40233c:	mov	w0, #0x2                   	// #2
  402340:	ldr	w5, [x2, #816]
  402344:	ldr	w4, [x3, #4]
  402348:	cbnz	w20, 402388 <ferror@plt+0x1008>
  40234c:	orr	w0, w0, w5
  402350:	and	w1, w4, w6
  402354:	str	w0, [x2, #816]
  402358:	mov	w0, #0x0                   	// #0
  40235c:	str	w1, [x3, #4]
  402360:	ldp	x19, x20, [sp, #16]
  402364:	ldp	x29, x30, [sp], #32
  402368:	ret
  40236c:	adrp	x2, 418000 <warn@@Base+0x14be8>
  402370:	add	x3, x2, #0x330
  402374:	mov	w6, #0xfffffffe            	// #-2
  402378:	mov	w0, #0x1                   	// #1
  40237c:	ldr	w5, [x2, #816]
  402380:	ldr	w4, [x3, #4]
  402384:	cbz	w20, 40234c <ferror@plt+0xfcc>
  402388:	orr	w1, w0, w4
  40238c:	str	w1, [x3, #4]
  402390:	and	w5, w5, w6
  402394:	mov	w0, #0x0                   	// #0
  402398:	str	w5, [x2, #816]
  40239c:	ldp	x19, x20, [sp, #16]
  4023a0:	ldp	x29, x30, [sp], #32
  4023a4:	ret
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	add	x1, x1, #0x170
  4023b8:	bl	401310 <dcgettext@plt>
  4023bc:	mov	x1, x19
  4023c0:	bl	402e40 <error@@Base>
  4023c4:	mov	w0, #0xffffffff            	// #-1
  4023c8:	b	402360 <ferror@plt+0xfe0>
  4023cc:	nop
  4023d0:	stp	x29, x30, [sp, #-96]!
  4023d4:	mov	x29, sp
  4023d8:	stp	x19, x20, [sp, #16]
  4023dc:	adrp	x19, 418000 <warn@@Base+0x14be8>
  4023e0:	add	x19, x19, #0x330
  4023e4:	add	x20, x19, #0x8
  4023e8:	stp	x21, x22, [sp, #32]
  4023ec:	mov	x21, x1
  4023f0:	mov	x22, x0
  4023f4:	mov	x0, x1
  4023f8:	stp	x23, x24, [sp, #48]
  4023fc:	bl	401130 <ftell@plt>
  402400:	mov	x3, x21
  402404:	mov	x23, x0
  402408:	mov	x2, #0x1                   	// #1
  40240c:	mov	x0, x20
  402410:	mov	x1, #0x10                  	// #16
  402414:	bl	4012b0 <fread@plt>
  402418:	cmp	x0, #0x1
  40241c:	b.eq	402454 <ferror@plt+0x10d4>  // b.none
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402428:	mov	x0, #0x0                   	// #0
  40242c:	add	x1, x1, #0x190
  402430:	bl	401310 <dcgettext@plt>
  402434:	mov	x1, x22
  402438:	bl	402e40 <error@@Base>
  40243c:	mov	w0, #0x1                   	// #1
  402440:	ldp	x19, x20, [sp, #16]
  402444:	ldp	x21, x22, [sp, #32]
  402448:	ldp	x23, x24, [sp, #48]
  40244c:	ldp	x29, x30, [sp], #96
  402450:	ret
  402454:	ldr	w1, [x19, #8]
  402458:	mov	w0, #0x457f                	// #17791
  40245c:	movk	w0, #0x464c, lsl #16
  402460:	cmp	w1, w0
  402464:	b.ne	402420 <ferror@plt+0x10a0>  // b.any
  402468:	stp	x25, x26, [sp, #64]
  40246c:	adrp	x20, 418000 <warn@@Base+0x14be8>
  402470:	adrp	x26, 418000 <warn@@Base+0x14be8>
  402474:	ldrb	w0, [x19, #13]
  402478:	cmp	w0, #0x2
  40247c:	b.eq	4024e0 <ferror@plt+0x1160>  // b.none
  402480:	adrp	x1, 403000 <error@@Base+0x1c0>
  402484:	adrp	x0, 403000 <error@@Base+0x1c0>
  402488:	add	x1, x1, #0x658
  40248c:	add	x0, x0, #0x4e8
  402490:	str	x1, [x20, #1048]
  402494:	str	x0, [x26, #1056]
  402498:	ldrb	w25, [x19, #12]
  40249c:	add	x24, x19, #0x8
  4024a0:	cmp	w25, #0x1
  4024a4:	b.eq	4024fc <ferror@plt+0x117c>  // b.none
  4024a8:	cmp	w25, #0x2
  4024ac:	b.ne	40251c <ferror@plt+0x119c>  // b.any
  4024b0:	str	x27, [sp, #80]
  4024b4:	add	x27, x19, #0xa8
  4024b8:	mov	x3, x21
  4024bc:	mov	x0, x27
  4024c0:	mov	x2, #0x1                   	// #1
  4024c4:	mov	x1, #0x30                  	// #48
  4024c8:	bl	4012b0 <fread@plt>
  4024cc:	cmp	x0, #0x1
  4024d0:	b.eq	402790 <ferror@plt+0x1410>  // b.none
  4024d4:	ldp	x25, x26, [sp, #64]
  4024d8:	ldr	x27, [sp, #80]
  4024dc:	b	402420 <ferror@plt+0x10a0>
  4024e0:	adrp	x1, 402000 <ferror@plt+0xc80>
  4024e4:	adrp	x0, 403000 <error@@Base+0x1c0>
  4024e8:	add	x1, x1, #0xf10
  4024ec:	add	x0, x0, #0x5a8
  4024f0:	str	x1, [x20, #1048]
  4024f4:	str	x0, [x26, #1056]
  4024f8:	b	402498 <ferror@plt+0x1118>
  4024fc:	add	x25, x19, #0x70
  402500:	mov	x3, x21
  402504:	mov	x0, x25
  402508:	mov	x2, #0x1                   	// #1
  40250c:	mov	x1, #0x24                  	// #36
  402510:	bl	4012b0 <fread@plt>
  402514:	cmp	x0, #0x1
  402518:	b.eq	402524 <ferror@plt+0x11a4>  // b.none
  40251c:	ldp	x25, x26, [sp, #64]
  402520:	b	402420 <ferror@plt+0x10a0>
  402524:	ldr	x2, [x20, #1048]
  402528:	mov	w1, #0x2                   	// #2
  40252c:	mov	x0, x25
  402530:	blr	x2
  402534:	strh	w0, [x24, #56]
  402538:	ldr	x2, [x20, #1048]
  40253c:	mov	w1, #0x2                   	// #2
  402540:	add	x0, x19, #0x72
  402544:	blr	x2
  402548:	strh	w0, [x24, #58]
  40254c:	ldr	x2, [x20, #1048]
  402550:	mov	w1, #0x4                   	// #4
  402554:	add	x0, x19, #0x74
  402558:	blr	x2
  40255c:	str	x0, [x24, #40]
  402560:	ldr	x2, [x20, #1048]
  402564:	mov	w1, #0x4                   	// #4
  402568:	add	x0, x19, #0x78
  40256c:	blr	x2
  402570:	str	x0, [x24, #16]
  402574:	ldr	x2, [x20, #1048]
  402578:	mov	w1, #0x4                   	// #4
  40257c:	add	x0, x19, #0x7c
  402580:	blr	x2
  402584:	str	x0, [x24, #24]
  402588:	ldr	x2, [x20, #1048]
  40258c:	mov	w1, #0x4                   	// #4
  402590:	add	x0, x19, #0x80
  402594:	blr	x2
  402598:	str	x0, [x24, #32]
  40259c:	ldr	x2, [x20, #1048]
  4025a0:	mov	w1, #0x4                   	// #4
  4025a4:	add	x0, x19, #0x84
  4025a8:	blr	x2
  4025ac:	str	x0, [x24, #48]
  4025b0:	ldr	x2, [x20, #1048]
  4025b4:	mov	w1, #0x2                   	// #2
  4025b8:	add	x0, x19, #0x88
  4025bc:	blr	x2
  4025c0:	str	w0, [x24, #60]
  4025c4:	ldr	x2, [x20, #1048]
  4025c8:	mov	w1, #0x2                   	// #2
  4025cc:	add	x0, x19, #0x8a
  4025d0:	blr	x2
  4025d4:	str	w0, [x24, #64]
  4025d8:	ldr	x2, [x20, #1048]
  4025dc:	mov	w1, #0x2                   	// #2
  4025e0:	add	x0, x19, #0x8c
  4025e4:	blr	x2
  4025e8:	str	w0, [x24, #68]
  4025ec:	ldr	x2, [x20, #1048]
  4025f0:	mov	w1, #0x2                   	// #2
  4025f4:	add	x0, x19, #0x8e
  4025f8:	blr	x2
  4025fc:	str	w0, [x24, #72]
  402600:	ldr	x2, [x20, #1048]
  402604:	mov	w1, #0x2                   	// #2
  402608:	add	x0, x19, #0x90
  40260c:	blr	x2
  402610:	str	w0, [x24, #76]
  402614:	ldr	x2, [x20, #1048]
  402618:	add	x0, x19, #0x92
  40261c:	mov	w1, #0x2                   	// #2
  402620:	blr	x2
  402624:	str	w0, [x24, #80]
  402628:	ldp	x2, x3, [x19, #8]
  40262c:	stp	x2, x3, [x19, #96]
  402630:	mov	x1, x23
  402634:	mov	x0, x21
  402638:	mov	w2, #0x0                   	// #0
  40263c:	bl	401250 <fseek@plt>
  402640:	cbnz	w0, 4028e4 <ferror@plt+0x1564>
  402644:	ldrb	w0, [x19, #14]
  402648:	add	x23, x19, #0x8
  40264c:	cmp	w0, #0x1
  402650:	b.ne	4028a4 <ferror@plt+0x1524>  // b.any
  402654:	adrp	x20, 418000 <warn@@Base+0x14be8>
  402658:	add	x20, x20, #0x170
  40265c:	ldrh	w24, [x23, #58]
  402660:	ldr	w1, [x20, #8]
  402664:	cmp	w24, w1
  402668:	b.eq	402904 <ferror@plt+0x1584>  // b.none
  40266c:	ldr	w25, [x20, #12]
  402670:	ldrb	w23, [x23, #4]
  402674:	cmn	w25, #0x1
  402678:	b.eq	402920 <ferror@plt+0x15a0>  // b.none
  40267c:	cmp	w25, #0x3
  402680:	cset	w0, ne  // ne = any
  402684:	cmp	w23, w25
  402688:	csel	w0, w0, wzr, ne  // ne = any
  40268c:	cbnz	w0, 4029d4 <ferror@plt+0x1654>
  402690:	ldr	w25, [x20, #16]
  402694:	cmp	w23, w25
  402698:	ccmp	w25, #0x3, #0x4, ne  // ne = any
  40269c:	b.ne	402a14 <ferror@plt+0x1694>  // b.any
  4026a0:	ldr	w25, [x20, #20]
  4026a4:	cmp	w24, w25
  4026a8:	ccmn	w25, #0x1, #0x4, ne  // ne = any
  4026ac:	b.ne	402a24 <ferror@plt+0x16a4>  // b.any
  4026b0:	ldr	w24, [x20, #24]
  4026b4:	add	x0, x19, #0x8
  4026b8:	ldrh	w25, [x19, #64]
  4026bc:	cmp	w25, w24
  4026c0:	ccmn	w24, #0x1, #0x4, ne  // ne = any
  4026c4:	b.ne	402a54 <ferror@plt+0x16d4>  // b.any
  4026c8:	ldr	w24, [x20, #28]
  4026cc:	ldrb	w25, [x0, #7]
  4026d0:	cmp	w25, w24
  4026d4:	ccmn	w24, #0x1, #0x4, ne  // ne = any
  4026d8:	b.ne	402a98 <ferror@plt+0x1718>  // b.any
  4026dc:	cmp	w23, #0x1
  4026e0:	b.ne	402954 <ferror@plt+0x15d4>  // b.any
  4026e4:	cmn	w1, #0x1
  4026e8:	b.eq	402700 <ferror@plt+0x1380>  // b.none
  4026ec:	ldr	x3, [x26, #1056]
  4026f0:	sxtw	x1, w1
  4026f4:	add	x0, x19, #0x72
  4026f8:	mov	w2, #0x2                   	// #2
  4026fc:	blr	x3
  402700:	ldr	w1, [x20, #32]
  402704:	cmn	w1, #0x1
  402708:	b.eq	402720 <ferror@plt+0x13a0>  // b.none
  40270c:	ldr	x3, [x26, #1056]
  402710:	sxtw	x1, w1
  402714:	add	x0, x19, #0x70
  402718:	mov	w2, #0x2                   	// #2
  40271c:	blr	x3
  402720:	ldr	w0, [x20, #36]
  402724:	cmn	w0, #0x1
  402728:	b.eq	402730 <ferror@plt+0x13b0>  // b.none
  40272c:	strb	w0, [x19, #103]
  402730:	mov	x3, x21
  402734:	add	x0, x19, #0x60
  402738:	mov	x2, #0x1                   	// #1
  40273c:	mov	x1, #0x34                  	// #52
  402740:	bl	4012d0 <fwrite@plt>
  402744:	cmp	x0, #0x1
  402748:	cset	w0, eq  // eq = none
  40274c:	cbnz	w0, 402904 <ferror@plt+0x1584>
  402750:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402754:	add	x1, x1, #0x2e0
  402758:	mov	w2, #0x5                   	// #5
  40275c:	mov	x0, #0x0                   	// #0
  402760:	bl	401310 <dcgettext@plt>
  402764:	mov	x19, x0
  402768:	bl	401340 <__errno_location@plt>
  40276c:	ldr	w0, [x0]
  402770:	bl	401230 <strerror@plt>
  402774:	mov	x2, x0
  402778:	mov	x1, x22
  40277c:	mov	x0, x19
  402780:	bl	402e40 <error@@Base>
  402784:	mov	w0, #0x1                   	// #1
  402788:	ldp	x25, x26, [sp, #64]
  40278c:	b	402440 <ferror@plt+0x10c0>
  402790:	ldr	x2, [x20, #1048]
  402794:	mov	x0, x27
  402798:	mov	w1, w25
  40279c:	blr	x2
  4027a0:	strh	w0, [x24, #56]
  4027a4:	ldr	x2, [x20, #1048]
  4027a8:	mov	w1, w25
  4027ac:	add	x0, x19, #0xaa
  4027b0:	blr	x2
  4027b4:	strh	w0, [x24, #58]
  4027b8:	ldr	x2, [x20, #1048]
  4027bc:	mov	w1, #0x4                   	// #4
  4027c0:	add	x0, x19, #0xac
  4027c4:	blr	x2
  4027c8:	str	x0, [x24, #40]
  4027cc:	ldr	x2, [x20, #1048]
  4027d0:	mov	w1, #0x8                   	// #8
  4027d4:	add	x0, x19, #0xb0
  4027d8:	blr	x2
  4027dc:	str	x0, [x24, #16]
  4027e0:	ldr	x2, [x20, #1048]
  4027e4:	mov	w1, #0x8                   	// #8
  4027e8:	add	x0, x19, #0xb8
  4027ec:	blr	x2
  4027f0:	str	x0, [x24, #24]
  4027f4:	ldr	x2, [x20, #1048]
  4027f8:	mov	w1, #0x8                   	// #8
  4027fc:	add	x0, x19, #0xc0
  402800:	blr	x2
  402804:	str	x0, [x24, #32]
  402808:	ldr	x2, [x20, #1048]
  40280c:	mov	w1, #0x4                   	// #4
  402810:	add	x0, x19, #0xc8
  402814:	blr	x2
  402818:	str	x0, [x24, #48]
  40281c:	ldr	x2, [x20, #1048]
  402820:	mov	w1, w25
  402824:	add	x0, x19, #0xcc
  402828:	blr	x2
  40282c:	str	w0, [x24, #60]
  402830:	ldr	x2, [x20, #1048]
  402834:	mov	w1, w25
  402838:	add	x0, x19, #0xce
  40283c:	blr	x2
  402840:	str	w0, [x24, #64]
  402844:	ldr	x2, [x20, #1048]
  402848:	mov	w1, w25
  40284c:	add	x0, x19, #0xd0
  402850:	blr	x2
  402854:	str	w0, [x24, #68]
  402858:	ldr	x2, [x20, #1048]
  40285c:	mov	w1, w25
  402860:	add	x0, x19, #0xd2
  402864:	blr	x2
  402868:	str	w0, [x24, #72]
  40286c:	ldr	x2, [x20, #1048]
  402870:	mov	w1, w25
  402874:	add	x0, x19, #0xd4
  402878:	blr	x2
  40287c:	str	w0, [x24, #76]
  402880:	ldr	x2, [x20, #1048]
  402884:	mov	w1, w25
  402888:	add	x0, x19, #0xd6
  40288c:	blr	x2
  402890:	ldp	x2, x3, [x19, #8]
  402894:	stp	x2, x3, [x19, #152]
  402898:	ldr	x27, [sp, #80]
  40289c:	str	w0, [x24, #80]
  4028a0:	b	402630 <ferror@plt+0x12b0>
  4028a4:	mov	w2, #0x5                   	// #5
  4028a8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	add	x1, x1, #0x1d8
  4028b4:	bl	401310 <dcgettext@plt>
  4028b8:	ldrb	w2, [x23, #6]
  4028bc:	mov	x1, x22
  4028c0:	mov	w3, #0x1                   	// #1
  4028c4:	bl	402e40 <error@@Base>
  4028c8:	mov	w0, #0x1                   	// #1
  4028cc:	ldp	x19, x20, [sp, #16]
  4028d0:	ldp	x21, x22, [sp, #32]
  4028d4:	ldp	x23, x24, [sp, #48]
  4028d8:	ldp	x25, x26, [sp, #64]
  4028dc:	ldp	x29, x30, [sp], #96
  4028e0:	ret
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	add	x1, x1, #0x1b0
  4028f4:	bl	401310 <dcgettext@plt>
  4028f8:	mov	x1, x22
  4028fc:	bl	402e40 <error@@Base>
  402900:	b	402644 <ferror@plt+0x12c4>
  402904:	mov	w0, #0x0                   	// #0
  402908:	ldp	x19, x20, [sp, #16]
  40290c:	ldp	x21, x22, [sp, #32]
  402910:	ldp	x23, x24, [sp, #48]
  402914:	ldp	x25, x26, [sp, #64]
  402918:	ldp	x29, x30, [sp], #96
  40291c:	ret
  402920:	cmp	w24, #0xb5
  402924:	b.hi	4029c8 <ferror@plt+0x1648>  // b.pmore
  402928:	cmp	w24, #0xb3
  40292c:	b.hi	402a84 <ferror@plt+0x1704>  // b.pmore
  402930:	cmp	w24, #0x3
  402934:	b.eq	402940 <ferror@plt+0x15c0>  // b.none
  402938:	cmp	w24, #0x6
  40293c:	b.ne	4029c8 <ferror@plt+0x1648>  // b.any
  402940:	cmp	w23, #0x1
  402944:	mov	w25, #0x1                   	// #1
  402948:	cset	w0, ne  // ne = any
  40294c:	str	w25, [x20, #12]
  402950:	b	40268c <ferror@plt+0x130c>
  402954:	cmp	w23, #0x2
  402958:	b.ne	402aa8 <ferror@plt+0x1728>  // b.any
  40295c:	cmn	w1, #0x1
  402960:	b.eq	402978 <ferror@plt+0x15f8>  // b.none
  402964:	ldr	x3, [x26, #1056]
  402968:	mov	w2, w23
  40296c:	sxtw	x1, w1
  402970:	add	x0, x19, #0xaa
  402974:	blr	x3
  402978:	ldr	w1, [x20, #32]
  40297c:	cmn	w1, #0x1
  402980:	b.eq	402998 <ferror@plt+0x1618>  // b.none
  402984:	ldr	x3, [x26, #1056]
  402988:	sxtw	x1, w1
  40298c:	add	x0, x19, #0xa8
  402990:	mov	w2, #0x2                   	// #2
  402994:	blr	x3
  402998:	ldr	w0, [x20, #36]
  40299c:	cmn	w0, #0x1
  4029a0:	b.eq	4029a8 <ferror@plt+0x1628>  // b.none
  4029a4:	strb	w0, [x19, #159]
  4029a8:	mov	x3, x21
  4029ac:	add	x0, x19, #0x98
  4029b0:	mov	x2, #0x1                   	// #1
  4029b4:	mov	x1, #0x40                  	// #64
  4029b8:	bl	4012d0 <fwrite@plt>
  4029bc:	cmp	x0, #0x1
  4029c0:	cset	w0, eq  // eq = none
  4029c4:	b	40274c <ferror@plt+0x13cc>
  4029c8:	mov	w0, #0x3                   	// #3
  4029cc:	str	w0, [x20, #12]
  4029d0:	b	402690 <ferror@plt+0x1310>
  4029d4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4029d8:	add	x1, x1, #0x208
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	bl	401310 <dcgettext@plt>
  4029e8:	mov	w3, w25
  4029ec:	mov	w2, w23
  4029f0:	mov	x1, x22
  4029f4:	bl	402e40 <error@@Base>
  4029f8:	mov	w0, #0x1                   	// #1
  4029fc:	ldp	x19, x20, [sp, #16]
  402a00:	ldp	x21, x22, [sp, #32]
  402a04:	ldp	x23, x24, [sp, #48]
  402a08:	ldp	x25, x26, [sp, #64]
  402a0c:	ldp	x29, x30, [sp], #96
  402a10:	ret
  402a14:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	add	x1, x1, #0x238
  402a20:	b	4029e0 <ferror@plt+0x1660>
  402a24:	mov	w2, #0x5                   	// #5
  402a28:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402a2c:	mov	x0, #0x0                   	// #0
  402a30:	add	x1, x1, #0x268
  402a34:	bl	401310 <dcgettext@plt>
  402a38:	mov	w3, w25
  402a3c:	mov	w2, w24
  402a40:	mov	x1, x22
  402a44:	bl	402e40 <error@@Base>
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	ldp	x25, x26, [sp, #64]
  402a50:	b	402440 <ferror@plt+0x10c0>
  402a54:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402a58:	add	x1, x1, #0x290
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	bl	401310 <dcgettext@plt>
  402a68:	mov	w2, w25
  402a6c:	mov	w3, w24
  402a70:	mov	x1, x22
  402a74:	bl	402e40 <error@@Base>
  402a78:	mov	w0, #0x1                   	// #1
  402a7c:	ldp	x25, x26, [sp, #64]
  402a80:	b	402440 <ferror@plt+0x10c0>
  402a84:	cmp	w23, #0x2
  402a88:	mov	w25, #0x2                   	// #2
  402a8c:	cset	w0, ne  // ne = any
  402a90:	str	w25, [x20, #12]
  402a94:	b	40268c <ferror@plt+0x130c>
  402a98:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402a9c:	mov	w2, #0x5                   	// #5
  402aa0:	add	x1, x1, #0x2b8
  402aa4:	b	402a60 <ferror@plt+0x16e0>
  402aa8:	str	x27, [sp, #80]
  402aac:	bl	401260 <abort@plt>
  402ab0:	stp	x29, x30, [sp, #-400]!
  402ab4:	mov	w3, w2
  402ab8:	mov	w4, #0x0                   	// #0
  402abc:	mov	x29, sp
  402ac0:	stp	x19, x20, [sp, #16]
  402ac4:	mov	x20, x1
  402ac8:	stp	x21, x22, [sp, #32]
  402acc:	stp	x23, x24, [sp, #48]
  402ad0:	mov	x24, x0
  402ad4:	mov	w23, w2
  402ad8:	mov	x2, x1
  402adc:	mov	x1, x0
  402ae0:	add	x0, sp, #0x60
  402ae4:	stp	x25, x26, [sp, #64]
  402ae8:	add	x26, sp, #0xf8
  402aec:	stp	xzr, xzr, [sp, #96]
  402af0:	stp	xzr, xzr, [sp, #120]
  402af4:	str	xzr, [sp, #144]
  402af8:	stp	xzr, xzr, [sp, #248]
  402afc:	stp	xzr, xzr, [sp, #272]
  402b00:	str	xzr, [sp, #296]
  402b04:	bl	403a40 <warn@@Base+0x628>
  402b08:	cbnz	w0, 402cb0 <ferror@plt+0x1930>
  402b0c:	adrp	x22, 418000 <warn@@Base+0x14be8>
  402b10:	adrp	x25, 405000 <warn@@Base+0x1be8>
  402b14:	mov	w21, w0
  402b18:	add	x22, x22, #0x330
  402b1c:	add	x25, x25, #0x3b0
  402b20:	stp	x27, x28, [sp, #80]
  402b24:	b	402b8c <ferror@plt+0x180c>
  402b28:	add	x26, sp, #0xf8
  402b2c:	str	x0, [x22, #216]
  402b30:	mov	x1, x26
  402b34:	add	x0, sp, #0x60
  402b38:	bl	403ef0 <warn@@Base+0xad8>
  402b3c:	mov	x28, x0
  402b40:	cbz	x0, 402c08 <ferror@plt+0x1888>
  402b44:	bl	401100 <strlen@plt>
  402b48:	mov	x27, x0
  402b4c:	mov	x2, x28
  402b50:	mov	x1, x26
  402b54:	add	x0, sp, #0x60
  402b58:	bl	404158 <warn@@Base+0xd40>
  402b5c:	mov	x19, x0
  402b60:	cbz	x0, 402c08 <ferror@plt+0x1888>
  402b64:	cbnz	w23, 402c2c <ferror@plt+0x18ac>
  402b68:	ldr	x2, [sp, #168]
  402b6c:	mov	x1, x20
  402b70:	ldr	x3, [x22, #216]
  402b74:	add	x2, x2, x3
  402b78:	str	x2, [sp, #168]
  402b7c:	bl	4023d0 <ferror@plt+0x1050>
  402b80:	orr	w21, w21, w0
  402b84:	mov	x0, x19
  402b88:	bl	4012c0 <free@plt>
  402b8c:	ldr	x1, [sp, #168]
  402b90:	mov	x0, x20
  402b94:	mov	w2, #0x0                   	// #0
  402b98:	bl	401250 <fseek@plt>
  402b9c:	cbnz	w0, 402cec <ferror@plt+0x196c>
  402ba0:	mov	x3, x20
  402ba4:	add	x0, sp, #0xb8
  402ba8:	mov	x2, #0x3c                  	// #60
  402bac:	mov	x1, #0x1                   	// #1
  402bb0:	bl	4012b0 <fread@plt>
  402bb4:	cmp	x0, #0x3c
  402bb8:	b.ne	402d2c <ferror@plt+0x19ac>  // b.any
  402bbc:	ldrh	w0, [sp, #242]
  402bc0:	cmp	w0, #0xa60
  402bc4:	b.ne	402d3c <ferror@plt+0x19bc>  // b.any
  402bc8:	ldr	x3, [sp, #168]
  402bcc:	add	x0, sp, #0xe8
  402bd0:	mov	w2, #0xa                   	// #10
  402bd4:	mov	x1, #0x0                   	// #0
  402bd8:	add	x3, x3, #0x3c
  402bdc:	str	x3, [sp, #168]
  402be0:	bl	4010f0 <strtoul@plt>
  402be4:	tbz	w0, #0, 402b28 <ferror@plt+0x17a8>
  402be8:	add	x3, x0, #0x1
  402bec:	add	x26, sp, #0xf8
  402bf0:	add	x0, sp, #0x60
  402bf4:	mov	x1, x26
  402bf8:	str	x3, [x22, #216]
  402bfc:	bl	403ef0 <warn@@Base+0xad8>
  402c00:	mov	x28, x0
  402c04:	cbnz	x0, 402b44 <ferror@plt+0x17c4>
  402c08:	mov	w2, #0x5                   	// #5
  402c0c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402c10:	add	x1, x1, #0x390
  402c14:	bl	401310 <dcgettext@plt>
  402c18:	mov	x1, x24
  402c1c:	mov	w21, #0x1                   	// #1
  402c20:	bl	402e40 <error@@Base>
  402c24:	ldp	x27, x28, [sp, #80]
  402c28:	b	402cb4 <ferror@plt+0x1934>
  402c2c:	ldr	x1, [sp, #160]
  402c30:	cbz	x1, 402c5c <ferror@plt+0x18dc>
  402c34:	ldr	x0, [sp, #256]
  402c38:	add	x1, x1, #0x3c
  402c3c:	mov	w2, #0x0                   	// #0
  402c40:	bl	401250 <fseek@plt>
  402c44:	cbnz	w0, 402d68 <ferror@plt+0x19e8>
  402c48:	ldr	x1, [sp, #256]
  402c4c:	mov	x0, x19
  402c50:	bl	4023d0 <ferror@plt+0x1050>
  402c54:	orr	w21, w21, w0
  402c58:	b	402b84 <ferror@plt+0x1804>
  402c5c:	mov	x1, x28
  402c60:	mov	x2, x27
  402c64:	mov	x0, x24
  402c68:	bl	403930 <warn@@Base+0x518>
  402c6c:	mov	x28, x0
  402c70:	cbz	x0, 402ca8 <ferror@plt+0x1928>
  402c74:	mov	x1, x25
  402c78:	bl	401180 <fopen@plt>
  402c7c:	mov	x27, x0
  402c80:	cbz	x0, 402db8 <ferror@plt+0x1a38>
  402c84:	mov	x1, x0
  402c88:	mov	x0, x19
  402c8c:	bl	4023d0 <ferror@plt+0x1050>
  402c90:	orr	w21, w21, w0
  402c94:	mov	x0, x27
  402c98:	bl	401170 <fclose@plt>
  402c9c:	mov	x0, x28
  402ca0:	bl	4012c0 <free@plt>
  402ca4:	b	402b84 <ferror@plt+0x1804>
  402ca8:	ldp	x27, x28, [sp, #80]
  402cac:	nop
  402cb0:	mov	w21, #0x1                   	// #1
  402cb4:	ldr	x0, [sp, #256]
  402cb8:	cbz	x0, 402cc0 <ferror@plt+0x1940>
  402cbc:	bl	401170 <fclose@plt>
  402cc0:	mov	x0, x26
  402cc4:	bl	403d30 <warn@@Base+0x918>
  402cc8:	add	x0, sp, #0x60
  402ccc:	bl	403d30 <warn@@Base+0x918>
  402cd0:	mov	w0, w21
  402cd4:	ldp	x19, x20, [sp, #16]
  402cd8:	ldp	x21, x22, [sp, #32]
  402cdc:	ldp	x23, x24, [sp, #48]
  402ce0:	ldp	x25, x26, [sp, #64]
  402ce4:	ldp	x29, x30, [sp], #400
  402ce8:	ret
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402cf4:	mov	x0, #0x0                   	// #0
  402cf8:	add	x1, x1, #0x308
  402cfc:	bl	401310 <dcgettext@plt>
  402d00:	mov	w21, #0x1                   	// #1
  402d04:	mov	x1, x24
  402d08:	bl	402e40 <error@@Base>
  402d0c:	mov	w0, w21
  402d10:	ldp	x19, x20, [sp, #16]
  402d14:	ldp	x21, x22, [sp, #32]
  402d18:	ldp	x23, x24, [sp, #48]
  402d1c:	ldp	x25, x26, [sp, #64]
  402d20:	ldp	x27, x28, [sp, #80]
  402d24:	ldp	x29, x30, [sp], #400
  402d28:	ret
  402d2c:	add	x26, sp, #0xf8
  402d30:	cbnz	x0, 402d90 <ferror@plt+0x1a10>
  402d34:	ldp	x27, x28, [sp, #80]
  402d38:	b	402cb4 <ferror@plt+0x1934>
  402d3c:	mov	w2, #0x5                   	// #5
  402d40:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402d44:	mov	x0, #0x0                   	// #0
  402d48:	add	x1, x1, #0x360
  402d4c:	bl	401310 <dcgettext@plt>
  402d50:	add	x26, sp, #0xf8
  402d54:	ldr	x1, [sp, #96]
  402d58:	mov	w21, #0x1                   	// #1
  402d5c:	bl	402e40 <error@@Base>
  402d60:	ldp	x27, x28, [sp, #80]
  402d64:	b	402cb4 <ferror@plt+0x1934>
  402d68:	mov	w2, #0x5                   	// #5
  402d6c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402d70:	mov	x0, #0x0                   	// #0
  402d74:	add	x1, x1, #0x3e0
  402d78:	bl	401310 <dcgettext@plt>
  402d7c:	mov	w21, w23
  402d80:	ldr	x1, [sp, #248]
  402d84:	bl	402e40 <error@@Base>
  402d88:	ldp	x27, x28, [sp, #80]
  402d8c:	b	402cb4 <ferror@plt+0x1934>
  402d90:	mov	w2, #0x5                   	// #5
  402d94:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402d98:	mov	x0, #0x0                   	// #0
  402d9c:	add	x1, x1, #0x338
  402da0:	bl	401310 <dcgettext@plt>
  402da4:	mov	w21, #0x1                   	// #1
  402da8:	mov	x1, x24
  402dac:	bl	402e40 <error@@Base>
  402db0:	ldp	x27, x28, [sp, #80]
  402db4:	b	402cb4 <ferror@plt+0x1934>
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402dc0:	add	x1, x1, #0x3b8
  402dc4:	bl	401310 <dcgettext@plt>
  402dc8:	mov	x1, x28
  402dcc:	bl	402e40 <error@@Base>
  402dd0:	mov	x0, x28
  402dd4:	mov	w21, w23
  402dd8:	bl	4012c0 <free@plt>
  402ddc:	ldp	x27, x28, [sp, #80]
  402de0:	b	402cb4 <ferror@plt+0x1934>
  402de4:	nop
  402de8:	stp	x29, x30, [sp, #-16]!
  402dec:	mov	x1, x0
  402df0:	adrp	x2, 405000 <warn@@Base+0x1be8>
  402df4:	mov	x29, sp
  402df8:	add	x2, x2, #0x768
  402dfc:	adrp	x0, 405000 <warn@@Base+0x1be8>
  402e00:	add	x0, x0, #0x780
  402e04:	bl	401330 <printf@plt>
  402e08:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402e0c:	add	x1, x1, #0x790
  402e10:	mov	w2, #0x5                   	// #5
  402e14:	mov	x0, #0x0                   	// #0
  402e18:	bl	401310 <dcgettext@plt>
  402e1c:	bl	401330 <printf@plt>
  402e20:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402e24:	add	x1, x1, #0x7c8
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	mov	x0, #0x0                   	// #0
  402e30:	bl	401310 <dcgettext@plt>
  402e34:	bl	401330 <printf@plt>
  402e38:	mov	w0, #0x0                   	// #0
  402e3c:	bl	401110 <exit@plt>

0000000000402e40 <error@@Base>:
  402e40:	stp	x29, x30, [sp, #-304]!
  402e44:	adrp	x8, 418000 <warn@@Base+0x14be8>
  402e48:	mov	x29, sp
  402e4c:	stp	x19, x20, [sp, #16]
  402e50:	mov	x19, x0
  402e54:	adrp	x20, 418000 <warn@@Base+0x14be8>
  402e58:	ldr	x0, [x8, #792]
  402e5c:	str	x21, [sp, #32]
  402e60:	str	q0, [sp, #112]
  402e64:	str	q1, [sp, #128]
  402e68:	str	q2, [sp, #144]
  402e6c:	str	q3, [sp, #160]
  402e70:	str	q4, [sp, #176]
  402e74:	str	q5, [sp, #192]
  402e78:	str	q6, [sp, #208]
  402e7c:	str	q7, [sp, #224]
  402e80:	stp	x1, x2, [sp, #248]
  402e84:	stp	x3, x4, [sp, #264]
  402e88:	stp	x5, x6, [sp, #280]
  402e8c:	str	x7, [sp, #296]
  402e90:	bl	4012f0 <fflush@plt>
  402e94:	add	x5, sp, #0xf0
  402e98:	add	x6, sp, #0x130
  402e9c:	mov	w3, #0xffffff80            	// #-128
  402ea0:	mov	w4, #0xffffffc8            	// #-56
  402ea4:	ldr	x21, [x20, #768]
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	adrp	x1, 405000 <warn@@Base+0x1be8>
  402eb0:	mov	x0, #0x0                   	// #0
  402eb4:	add	x1, x1, #0x890
  402eb8:	stp	x6, x6, [sp, #80]
  402ebc:	str	x5, [sp, #96]
  402ec0:	stp	w4, w3, [sp, #104]
  402ec4:	bl	401310 <dcgettext@plt>
  402ec8:	adrp	x2, 418000 <warn@@Base+0x14be8>
  402ecc:	mov	x1, x0
  402ed0:	mov	x0, x21
  402ed4:	ldr	x2, [x2, #368]
  402ed8:	bl	401360 <fprintf@plt>
  402edc:	ldp	x6, x7, [sp, #80]
  402ee0:	mov	x1, x19
  402ee4:	ldp	x4, x5, [sp, #96]
  402ee8:	add	x2, sp, #0x30
  402eec:	ldr	x0, [x20, #768]
  402ef0:	stp	x6, x7, [sp, #48]
  402ef4:	stp	x4, x5, [sp, #64]
  402ef8:	bl	401320 <vfprintf@plt>
  402efc:	ldp	x19, x20, [sp, #16]
  402f00:	ldr	x21, [sp, #32]
  402f04:	ldp	x29, x30, [sp], #304
  402f08:	ret
  402f0c:	nop
  402f10:	cmp	w1, #0x5
  402f14:	b.eq	402fd0 <error@@Base+0x190>  // b.none
  402f18:	stp	x29, x30, [sp, #-32]!
  402f1c:	mov	x29, sp
  402f20:	str	x19, [sp, #16]
  402f24:	mov	w19, w1
  402f28:	b.gt	402f64 <error@@Base+0x124>
  402f2c:	cmp	w1, #0x3
  402f30:	b.eq	403000 <error@@Base+0x1c0>  // b.none
  402f34:	cmp	w1, #0x4
  402f38:	b.eq	403024 <error@@Base+0x1e4>  // b.none
  402f3c:	cmp	w1, #0x1
  402f40:	b.eq	403038 <error@@Base+0x1f8>  // b.none
  402f44:	cmp	w1, #0x2
  402f48:	b.ne	403094 <error@@Base+0x254>  // b.any
  402f4c:	ldrh	w0, [x0]
  402f50:	ldr	x19, [sp, #16]
  402f54:	rev16	w0, w0
  402f58:	and	x0, x0, #0xffff
  402f5c:	ldp	x29, x30, [sp], #32
  402f60:	ret
  402f64:	cmp	w1, #0x7
  402f68:	b.eq	403048 <error@@Base+0x208>  // b.none
  402f6c:	cmp	w1, #0x8
  402f70:	b.ne	402f88 <error@@Base+0x148>  // b.any
  402f74:	ldr	x0, [x0]
  402f78:	ldr	x19, [sp, #16]
  402f7c:	rev	x0, x0
  402f80:	ldp	x29, x30, [sp], #32
  402f84:	ret
  402f88:	cmp	w1, #0x6
  402f8c:	b.ne	403094 <error@@Base+0x254>  // b.any
  402f90:	ldrb	w5, [x0, #3]
  402f94:	ldrb	w4, [x0, #1]
  402f98:	ldrb	w1, [x0, #4]
  402f9c:	ldrb	w3, [x0, #2]
  402fa0:	lsl	x5, x5, #16
  402fa4:	ldrb	w2, [x0]
  402fa8:	lsl	x4, x4, #32
  402fac:	ldrb	w6, [x0, #5]
  402fb0:	orr	x0, x5, x1, lsl #8
  402fb4:	orr	x3, x4, x3, lsl #24
  402fb8:	orr	x0, x0, x3
  402fbc:	orr	x1, x6, x2, lsl #40
  402fc0:	orr	x0, x0, x1
  402fc4:	ldr	x19, [sp, #16]
  402fc8:	ldp	x29, x30, [sp], #32
  402fcc:	ret
  402fd0:	ldrb	w4, [x0, #2]
  402fd4:	ldrb	w3, [x0]
  402fd8:	ldrb	w1, [x0, #3]
  402fdc:	ldrb	w2, [x0, #1]
  402fe0:	lsl	x4, x4, #16
  402fe4:	lsl	x3, x3, #32
  402fe8:	ldrb	w5, [x0, #4]
  402fec:	orr	x0, x4, x1, lsl #8
  402ff0:	orr	x1, x3, x2, lsl #24
  402ff4:	orr	x0, x0, x1
  402ff8:	orr	x0, x0, x5
  402ffc:	ret
  403000:	ldrb	w2, [x0]
  403004:	ldrb	w1, [x0, #1]
  403008:	ldrb	w3, [x0, #2]
  40300c:	lsl	x0, x2, #16
  403010:	orr	x0, x0, x1, lsl #8
  403014:	orr	x0, x0, x3
  403018:	ldr	x19, [sp, #16]
  40301c:	ldp	x29, x30, [sp], #32
  403020:	ret
  403024:	ldr	w0, [x0]
  403028:	ldr	x19, [sp, #16]
  40302c:	rev	w0, w0
  403030:	ldp	x29, x30, [sp], #32
  403034:	ret
  403038:	ldrb	w0, [x0]
  40303c:	ldr	x19, [sp, #16]
  403040:	ldp	x29, x30, [sp], #32
  403044:	ret
  403048:	ldrb	w6, [x0, #4]
  40304c:	ldrb	w5, [x0, #2]
  403050:	ldrb	w1, [x0, #5]
  403054:	ldrb	w4, [x0, #3]
  403058:	lsl	x6, x6, #16
  40305c:	ldrb	w3, [x0]
  403060:	lsl	x5, x5, #32
  403064:	ldrb	w2, [x0, #1]
  403068:	orr	x1, x6, x1, lsl #8
  40306c:	orr	x4, x5, x4, lsl #24
  403070:	ldrb	w5, [x0, #6]
  403074:	lsl	x3, x3, #48
  403078:	orr	x0, x1, x4
  40307c:	orr	x1, x3, x2, lsl #40
  403080:	orr	x0, x0, x1
  403084:	orr	x0, x0, x5
  403088:	ldr	x19, [sp, #16]
  40308c:	ldp	x29, x30, [sp], #32
  403090:	ret
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 405000 <warn@@Base+0x1be8>
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	add	x1, x1, #0x8a0
  4030a4:	bl	401310 <dcgettext@plt>
  4030a8:	mov	w1, w19
  4030ac:	bl	402e40 <error@@Base>
  4030b0:	bl	401260 <abort@plt>
  4030b4:	nop
  4030b8:	stp	x29, x30, [sp, #-96]!
  4030bc:	mov	x29, sp
  4030c0:	stp	x19, x20, [sp, #16]
  4030c4:	mov	x19, x0
  4030c8:	add	x0, x0, #0x88
  4030cc:	stp	x21, x22, [sp, #32]
  4030d0:	mov	w21, w1
  4030d4:	mov	w22, w2
  4030d8:	ldrb	w20, [x19, #146]
  4030dc:	mov	w2, #0xa                   	// #10
  4030e0:	strb	wzr, [x19, #146]
  4030e4:	mov	x1, #0x0                   	// #0
  4030e8:	bl	4010f0 <strtoul@plt>
  4030ec:	strb	w20, [x19, #146]
  4030f0:	mov	x20, x0
  4030f4:	tbnz	x0, #63, 403240 <error@@Base+0x400>
  4030f8:	add	x20, x0, #0x1
  4030fc:	ldr	x0, [x19, #72]
  403100:	and	x20, x20, #0xfffffffffffffffe
  403104:	add	x0, x0, #0x3c
  403108:	add	x0, x0, x20
  40310c:	str	x0, [x19, #72]
  403110:	cbz	w22, 4031ac <error@@Base+0x36c>
  403114:	cmp	x20, w21, uxtw
  403118:	mov	w22, w21
  40311c:	b.cc	4031f8 <error@@Base+0x3b8>  // b.lo, b.ul, b.last
  403120:	ldr	x3, [x19, #8]
  403124:	add	x0, sp, #0x58
  403128:	mov	x2, x22
  40312c:	mov	x1, #0x1                   	// #1
  403130:	bl	4012b0 <fread@plt>
  403134:	cmp	x22, x0
  403138:	b.ne	40321c <error@@Base+0x3dc>  // b.any
  40313c:	mov	w1, w21
  403140:	add	x0, sp, #0x58
  403144:	stp	x23, x24, [sp, #48]
  403148:	bl	402f10 <error@@Base+0xd0>
  40314c:	mov	x23, x0
  403150:	mul	x0, x22, x0
  403154:	str	x23, [x19, #16]
  403158:	sub	x20, x20, x22
  40315c:	cmp	x23, x0
  403160:	csel	x1, x23, x0, cs  // cs = hs, nlast
  403164:	cmp	x1, x20
  403168:	b.ls	403274 <error@@Base+0x434>  // b.plast
  40316c:	mov	w2, #0x5                   	// #5
  403170:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403174:	mov	x0, #0x0                   	// #0
  403178:	add	x1, x1, #0x960
  40317c:	bl	401310 <dcgettext@plt>
  403180:	ldr	x1, [x19]
  403184:	mov	x4, x20
  403188:	ldr	x2, [x19, #16]
  40318c:	mov	w3, w21
  403190:	bl	402e40 <error@@Base>
  403194:	ldp	x23, x24, [sp, #48]
  403198:	mov	w0, #0x0                   	// #0
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	ldp	x21, x22, [sp, #32]
  4031a4:	ldp	x29, x30, [sp], #96
  4031a8:	ret
  4031ac:	ldr	x0, [x19, #8]
  4031b0:	mov	x1, x20
  4031b4:	mov	w2, #0x1                   	// #1
  4031b8:	bl	401250 <fseek@plt>
  4031bc:	cbnz	w0, 403334 <error@@Base+0x4f4>
  4031c0:	ldr	x3, [x19, #8]
  4031c4:	mov	x1, #0x1                   	// #1
  4031c8:	add	x0, x19, #0x58
  4031cc:	mov	x2, #0x3c                  	// #60
  4031d0:	bl	4012b0 <fread@plt>
  4031d4:	mov	x1, x0
  4031d8:	cmp	x1, #0x3c
  4031dc:	mov	w0, #0x1                   	// #1
  4031e0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4031e4:	b.eq	40319c <error@@Base+0x35c>  // b.none
  4031e8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	add	x1, x1, #0xaf0
  4031f4:	b	403340 <error@@Base+0x500>
  4031f8:	mov	w2, #0x5                   	// #5
  4031fc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403200:	mov	x0, #0x0                   	// #0
  403204:	add	x1, x1, #0x918
  403208:	bl	401310 <dcgettext@plt>
  40320c:	ldr	x1, [x19]
  403210:	bl	402e40 <error@@Base>
  403214:	mov	w0, #0x0                   	// #0
  403218:	b	40319c <error@@Base+0x35c>
  40321c:	mov	w2, #0x5                   	// #5
  403220:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403224:	mov	x0, #0x0                   	// #0
  403228:	add	x1, x1, #0x938
  40322c:	bl	401310 <dcgettext@plt>
  403230:	ldr	x1, [x19]
  403234:	bl	402e40 <error@@Base>
  403238:	mov	w0, #0x0                   	// #0
  40323c:	b	40319c <error@@Base+0x35c>
  403240:	mov	w2, #0x5                   	// #5
  403244:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403248:	mov	x0, #0x0                   	// #0
  40324c:	add	x1, x1, #0x8c0
  403250:	bl	401310 <dcgettext@plt>
  403254:	ldr	x1, [x19]
  403258:	mov	x2, x20
  40325c:	bl	402e40 <error@@Base>
  403260:	mov	w0, #0x0                   	// #0
  403264:	ldp	x19, x20, [sp, #16]
  403268:	ldp	x21, x22, [sp, #32]
  40326c:	ldp	x29, x30, [sp], #96
  403270:	ret
  403274:	stp	x25, x26, [sp, #64]
  403278:	bl	401190 <malloc@plt>
  40327c:	mov	x26, x0
  403280:	cbz	x0, 4033d8 <error@@Base+0x598>
  403284:	ldr	x3, [x19, #8]
  403288:	mov	x2, x23
  40328c:	mov	x1, x22
  403290:	bl	4012b0 <fread@plt>
  403294:	ldr	x23, [x19, #16]
  403298:	cmp	x23, x0
  40329c:	b.ne	403358 <error@@Base+0x518>  // b.any
  4032a0:	lsl	x0, x23, #3
  4032a4:	bl	401190 <malloc@plt>
  4032a8:	str	x0, [x19, #24]
  4032ac:	msub	x20, x22, x23, x20
  4032b0:	mov	x25, x0
  4032b4:	cbz	x0, 4033e4 <error@@Base+0x5a4>
  4032b8:	cbz	x23, 4032f0 <error@@Base+0x4b0>
  4032bc:	mov	x24, x26
  4032c0:	mov	x23, #0x0                   	// #0
  4032c4:	b	4032cc <error@@Base+0x48c>
  4032c8:	ldr	x25, [x19, #24]
  4032cc:	mov	x0, x24
  4032d0:	mov	w1, w21
  4032d4:	bl	402f10 <error@@Base+0xd0>
  4032d8:	str	x0, [x25, x23, lsl #3]
  4032dc:	add	x23, x23, #0x1
  4032e0:	add	x24, x24, x22
  4032e4:	ldr	x0, [x19, #16]
  4032e8:	cmp	x0, x23
  4032ec:	b.hi	4032c8 <error@@Base+0x488>  // b.pmore
  4032f0:	mov	x0, x26
  4032f4:	bl	4012c0 <free@plt>
  4032f8:	cbz	x20, 40338c <error@@Base+0x54c>
  4032fc:	mov	x0, x20
  403300:	bl	401190 <malloc@plt>
  403304:	str	x0, [x19, #32]
  403308:	cbz	x0, 4033b4 <error@@Base+0x574>
  40330c:	ldr	x3, [x19, #8]
  403310:	str	x20, [x19, #40]
  403314:	mov	x2, x20
  403318:	mov	x1, #0x1                   	// #1
  40331c:	bl	4012b0 <fread@plt>
  403320:	cmp	x20, x0
  403324:	b.ne	4033a0 <error@@Base+0x560>  // b.any
  403328:	ldp	x23, x24, [sp, #48]
  40332c:	ldp	x25, x26, [sp, #64]
  403330:	b	4031c0 <error@@Base+0x380>
  403334:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403338:	add	x1, x1, #0x8e8
  40333c:	mov	w2, #0x5                   	// #5
  403340:	mov	x0, #0x0                   	// #0
  403344:	bl	401310 <dcgettext@plt>
  403348:	ldr	x1, [x19]
  40334c:	bl	402e40 <error@@Base>
  403350:	mov	w0, #0x0                   	// #0
  403354:	b	40319c <error@@Base+0x35c>
  403358:	mov	x0, x26
  40335c:	bl	4012c0 <free@plt>
  403360:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403364:	add	x1, x1, #0x938
  403368:	mov	w2, #0x5                   	// #5
  40336c:	mov	x0, #0x0                   	// #0
  403370:	bl	401310 <dcgettext@plt>
  403374:	ldr	x1, [x19]
  403378:	bl	402e40 <error@@Base>
  40337c:	mov	w0, #0x0                   	// #0
  403380:	ldp	x23, x24, [sp, #48]
  403384:	ldp	x25, x26, [sp, #64]
  403388:	b	40319c <error@@Base+0x35c>
  40338c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403390:	mov	w2, #0x5                   	// #5
  403394:	add	x1, x1, #0xa50
  403398:	mov	x0, #0x0                   	// #0
  40339c:	b	403370 <error@@Base+0x530>
  4033a0:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	add	x1, x1, #0xac0
  4033ac:	mov	x0, #0x0                   	// #0
  4033b0:	b	403370 <error@@Base+0x530>
  4033b4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4033b8:	add	x1, x1, #0xa80
  4033bc:	mov	w2, #0x5                   	// #5
  4033c0:	bl	401310 <dcgettext@plt>
  4033c4:	bl	402e40 <error@@Base>
  4033c8:	mov	w0, #0x0                   	// #0
  4033cc:	ldp	x23, x24, [sp, #48]
  4033d0:	ldp	x25, x26, [sp, #64]
  4033d4:	b	40319c <error@@Base+0x35c>
  4033d8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4033dc:	add	x1, x1, #0x9c8
  4033e0:	b	4033bc <error@@Base+0x57c>
  4033e4:	mov	x0, x26
  4033e8:	bl	4012c0 <free@plt>
  4033ec:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4033f0:	add	x1, x1, #0xa08
  4033f4:	mov	w2, #0x5                   	// #5
  4033f8:	mov	x0, #0x0                   	// #0
  4033fc:	bl	401310 <dcgettext@plt>
  403400:	bl	402e40 <error@@Base>
  403404:	mov	w0, #0x0                   	// #0
  403408:	ldp	x23, x24, [sp, #48]
  40340c:	ldp	x25, x26, [sp, #64]
  403410:	b	40319c <error@@Base+0x35c>
  403414:	nop

0000000000403418 <warn@@Base>:
  403418:	stp	x29, x30, [sp, #-304]!
  40341c:	adrp	x8, 418000 <warn@@Base+0x14be8>
  403420:	mov	x29, sp
  403424:	stp	x19, x20, [sp, #16]
  403428:	mov	x19, x0
  40342c:	adrp	x20, 418000 <warn@@Base+0x14be8>
  403430:	ldr	x0, [x8, #792]
  403434:	str	x21, [sp, #32]
  403438:	str	q0, [sp, #112]
  40343c:	str	q1, [sp, #128]
  403440:	str	q2, [sp, #144]
  403444:	str	q3, [sp, #160]
  403448:	str	q4, [sp, #176]
  40344c:	str	q5, [sp, #192]
  403450:	str	q6, [sp, #208]
  403454:	str	q7, [sp, #224]
  403458:	stp	x1, x2, [sp, #248]
  40345c:	stp	x3, x4, [sp, #264]
  403460:	stp	x5, x6, [sp, #280]
  403464:	str	x7, [sp, #296]
  403468:	bl	4012f0 <fflush@plt>
  40346c:	add	x5, sp, #0xf0
  403470:	add	x6, sp, #0x130
  403474:	mov	w3, #0xffffff80            	// #-128
  403478:	mov	w4, #0xffffffc8            	// #-56
  40347c:	ldr	x21, [x20, #768]
  403480:	mov	w2, #0x5                   	// #5
  403484:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403488:	mov	x0, #0x0                   	// #0
  40348c:	add	x1, x1, #0xb30
  403490:	stp	x6, x6, [sp, #80]
  403494:	str	x5, [sp, #96]
  403498:	stp	w4, w3, [sp, #104]
  40349c:	bl	401310 <dcgettext@plt>
  4034a0:	adrp	x2, 418000 <warn@@Base+0x14be8>
  4034a4:	mov	x1, x0
  4034a8:	mov	x0, x21
  4034ac:	ldr	x2, [x2, #368]
  4034b0:	bl	401360 <fprintf@plt>
  4034b4:	ldp	x6, x7, [sp, #80]
  4034b8:	mov	x1, x19
  4034bc:	ldp	x4, x5, [sp, #96]
  4034c0:	add	x2, sp, #0x30
  4034c4:	ldr	x0, [x20, #768]
  4034c8:	stp	x6, x7, [sp, #48]
  4034cc:	stp	x4, x5, [sp, #64]
  4034d0:	bl	401320 <vfprintf@plt>
  4034d4:	ldp	x19, x20, [sp, #16]
  4034d8:	ldr	x21, [sp, #32]
  4034dc:	ldp	x29, x30, [sp], #304
  4034e0:	ret
  4034e4:	nop
  4034e8:	cmp	w2, #0x3
  4034ec:	b.eq	403570 <warn@@Base+0x158>  // b.none
  4034f0:	stp	x29, x30, [sp, #-32]!
  4034f4:	mov	x29, sp
  4034f8:	str	x19, [sp, #16]
  4034fc:	mov	w19, w2
  403500:	b.gt	40352c <warn@@Base+0x114>
  403504:	cmp	w2, #0x1
  403508:	b.eq	40351c <warn@@Base+0x104>  // b.none
  40350c:	cmp	w2, #0x2
  403510:	b.ne	403588 <warn@@Base+0x170>  // b.any
  403514:	lsr	x2, x1, #8
  403518:	strb	w2, [x0, #1]
  40351c:	strb	w1, [x0]
  403520:	ldr	x19, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	cmp	w2, #0x4
  403530:	b.eq	40355c <warn@@Base+0x144>  // b.none
  403534:	cmp	w2, #0x8
  403538:	b.ne	403588 <warn@@Base+0x170>  // b.any
  40353c:	lsr	x2, x1, #56
  403540:	lsr	x3, x1, #48
  403544:	lsr	x4, x1, #40
  403548:	lsr	x5, x1, #32
  40354c:	strb	w5, [x0, #4]
  403550:	strb	w4, [x0, #5]
  403554:	strb	w3, [x0, #6]
  403558:	strb	w2, [x0, #7]
  40355c:	lsr	x2, x1, #24
  403560:	strb	w2, [x0, #3]
  403564:	lsr	x2, x1, #16
  403568:	strb	w2, [x0, #2]
  40356c:	b	403514 <warn@@Base+0xfc>
  403570:	lsr	x2, x1, #16
  403574:	strb	w1, [x0]
  403578:	strb	w2, [x0, #2]
  40357c:	lsr	x2, x1, #8
  403580:	strb	w2, [x0, #1]
  403584:	ret
  403588:	mov	w2, #0x5                   	// #5
  40358c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403590:	mov	x0, #0x0                   	// #0
  403594:	add	x1, x1, #0x8a0
  403598:	bl	401310 <dcgettext@plt>
  40359c:	mov	w1, w19
  4035a0:	bl	402e40 <error@@Base>
  4035a4:	bl	401260 <abort@plt>
  4035a8:	cmp	w2, #0x3
  4035ac:	b.eq	40361c <warn@@Base+0x204>  // b.none
  4035b0:	stp	x29, x30, [sp, #-32]!
  4035b4:	mov	x29, sp
  4035b8:	str	x19, [sp, #16]
  4035bc:	mov	w19, w2
  4035c0:	b.gt	4035ec <warn@@Base+0x1d4>
  4035c4:	cmp	w2, #0x1
  4035c8:	b.eq	4035dc <warn@@Base+0x1c4>  // b.none
  4035cc:	cmp	w2, #0x2
  4035d0:	b.ne	403634 <warn@@Base+0x21c>  // b.any
  4035d4:	strb	w1, [x0, #1]
  4035d8:	lsr	x1, x1, #8
  4035dc:	strb	w1, [x0]
  4035e0:	ldr	x19, [sp, #16]
  4035e4:	ldp	x29, x30, [sp], #32
  4035e8:	ret
  4035ec:	cmp	w2, #0x4
  4035f0:	b.eq	403608 <warn@@Base+0x1f0>  // b.none
  4035f4:	cmp	w2, #0x8
  4035f8:	b.ne	403634 <warn@@Base+0x21c>  // b.any
  4035fc:	rev	w2, w1
  403600:	lsr	x1, x1, #32
  403604:	str	w2, [x0, #4]
  403608:	strb	w1, [x0, #3]
  40360c:	lsr	x1, x1, #8
  403610:	strb	w1, [x0, #2]
  403614:	lsr	x1, x1, #8
  403618:	b	4035d4 <warn@@Base+0x1bc>
  40361c:	strb	w1, [x0, #2]
  403620:	lsr	x1, x1, #8
  403624:	strb	w1, [x0, #1]
  403628:	lsr	x1, x1, #8
  40362c:	strb	w1, [x0]
  403630:	ret
  403634:	mov	w2, #0x5                   	// #5
  403638:	adrp	x1, 405000 <warn@@Base+0x1be8>
  40363c:	mov	x0, #0x0                   	// #0
  403640:	add	x1, x1, #0x8a0
  403644:	bl	401310 <dcgettext@plt>
  403648:	mov	w1, w19
  40364c:	bl	402e40 <error@@Base>
  403650:	bl	401260 <abort@plt>
  403654:	nop
  403658:	cmp	w1, #0x5
  40365c:	b.eq	40370c <warn@@Base+0x2f4>  // b.none
  403660:	stp	x29, x30, [sp, #-32]!
  403664:	mov	x29, sp
  403668:	str	x19, [sp, #16]
  40366c:	mov	w19, w1
  403670:	b.gt	4036a4 <warn@@Base+0x28c>
  403674:	cmp	w1, #0x3
  403678:	b.eq	40373c <warn@@Base+0x324>  // b.none
  40367c:	cmp	w1, #0x4
  403680:	b.eq	403760 <warn@@Base+0x348>  // b.none
  403684:	cmp	w1, #0x1
  403688:	b.eq	403770 <warn@@Base+0x358>  // b.none
  40368c:	cmp	w1, #0x2
  403690:	b.ne	4037cc <warn@@Base+0x3b4>  // b.any
  403694:	ldrh	w0, [x0]
  403698:	ldr	x19, [sp, #16]
  40369c:	ldp	x29, x30, [sp], #32
  4036a0:	ret
  4036a4:	cmp	w1, #0x7
  4036a8:	b.eq	403780 <warn@@Base+0x368>  // b.none
  4036ac:	cmp	w1, #0x8
  4036b0:	b.ne	4036c4 <warn@@Base+0x2ac>  // b.any
  4036b4:	ldr	x0, [x0]
  4036b8:	ldr	x19, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	ret
  4036c4:	cmp	w1, #0x6
  4036c8:	b.ne	4037cc <warn@@Base+0x3b4>  // b.any
  4036cc:	ldrb	w5, [x0, #2]
  4036d0:	ldrb	w4, [x0, #4]
  4036d4:	ldrb	w1, [x0, #1]
  4036d8:	ldrb	w3, [x0, #3]
  4036dc:	lsl	x5, x5, #16
  4036e0:	ldrb	w2, [x0, #5]
  4036e4:	lsl	x4, x4, #32
  4036e8:	ldrb	w6, [x0]
  4036ec:	orr	x0, x5, x1, lsl #8
  4036f0:	orr	x3, x4, x3, lsl #24
  4036f4:	orr	x0, x0, x3
  4036f8:	orr	x1, x6, x2, lsl #40
  4036fc:	orr	x0, x0, x1
  403700:	ldr	x19, [sp, #16]
  403704:	ldp	x29, x30, [sp], #32
  403708:	ret
  40370c:	ldrb	w4, [x0, #2]
  403710:	ldrb	w3, [x0, #4]
  403714:	ldrb	w1, [x0, #1]
  403718:	ldrb	w2, [x0, #3]
  40371c:	lsl	x4, x4, #16
  403720:	lsl	x3, x3, #32
  403724:	ldrb	w5, [x0]
  403728:	orr	x0, x4, x1, lsl #8
  40372c:	orr	x1, x3, x2, lsl #24
  403730:	orr	x0, x0, x1
  403734:	orr	x0, x0, x5
  403738:	ret
  40373c:	ldrb	w2, [x0, #2]
  403740:	ldrb	w1, [x0, #1]
  403744:	ldrb	w3, [x0]
  403748:	lsl	x0, x2, #16
  40374c:	orr	x0, x0, x1, lsl #8
  403750:	orr	x0, x0, x3
  403754:	ldr	x19, [sp, #16]
  403758:	ldp	x29, x30, [sp], #32
  40375c:	ret
  403760:	ldr	w0, [x0]
  403764:	ldr	x19, [sp, #16]
  403768:	ldp	x29, x30, [sp], #32
  40376c:	ret
  403770:	ldrb	w0, [x0]
  403774:	ldr	x19, [sp, #16]
  403778:	ldp	x29, x30, [sp], #32
  40377c:	ret
  403780:	ldrb	w6, [x0, #2]
  403784:	ldrb	w5, [x0, #4]
  403788:	ldrb	w1, [x0, #1]
  40378c:	ldrb	w4, [x0, #3]
  403790:	lsl	x6, x6, #16
  403794:	ldrb	w3, [x0, #6]
  403798:	lsl	x5, x5, #32
  40379c:	ldrb	w2, [x0, #5]
  4037a0:	orr	x1, x6, x1, lsl #8
  4037a4:	orr	x4, x5, x4, lsl #24
  4037a8:	ldrb	w5, [x0]
  4037ac:	lsl	x3, x3, #48
  4037b0:	orr	x0, x1, x4
  4037b4:	orr	x1, x3, x2, lsl #40
  4037b8:	orr	x0, x0, x1
  4037bc:	orr	x0, x0, x5
  4037c0:	ldr	x19, [sp, #16]
  4037c4:	ldp	x29, x30, [sp], #32
  4037c8:	ret
  4037cc:	mov	w2, #0x5                   	// #5
  4037d0:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4037d4:	mov	x0, #0x0                   	// #0
  4037d8:	add	x1, x1, #0x8a0
  4037dc:	bl	401310 <dcgettext@plt>
  4037e0:	mov	w1, w19
  4037e4:	bl	402e40 <error@@Base>
  4037e8:	bl	401260 <abort@plt>
  4037ec:	nop
  4037f0:	stp	x29, x30, [sp, #-32]!
  4037f4:	adrp	x2, 418000 <warn@@Base+0x14be8>
  4037f8:	mov	x29, sp
  4037fc:	ldr	x2, [x2, #1048]
  403800:	str	x19, [sp, #16]
  403804:	mov	w19, w1
  403808:	blr	x2
  40380c:	cmp	w19, #0x3
  403810:	b.eq	403880 <warn@@Base+0x468>  // b.none
  403814:	b.le	403848 <warn@@Base+0x430>
  403818:	cmp	w19, #0x4
  40381c:	b.ne	403838 <warn@@Base+0x420>  // b.any
  403820:	eor	x0, x0, #0x80000000
  403824:	mov	x1, #0xffffffff80000000    	// #-2147483648
  403828:	add	x0, x0, x1
  40382c:	ldr	x19, [sp, #16]
  403830:	ldp	x29, x30, [sp], #32
  403834:	ret
  403838:	sub	w19, w19, #0x5
  40383c:	cmp	w19, #0x3
  403840:	b.ls	40382c <warn@@Base+0x414>  // b.plast
  403844:	bl	401260 <abort@plt>
  403848:	cmp	w19, #0x1
  40384c:	b.ne	403864 <warn@@Base+0x44c>  // b.any
  403850:	eor	x0, x0, #0x80
  403854:	sub	x0, x0, #0x80
  403858:	ldr	x19, [sp, #16]
  40385c:	ldp	x29, x30, [sp], #32
  403860:	ret
  403864:	cmp	w19, #0x2
  403868:	b.ne	403844 <warn@@Base+0x42c>  // b.any
  40386c:	eor	x0, x0, #0x8000
  403870:	sub	x0, x0, #0x8, lsl #12
  403874:	ldr	x19, [sp, #16]
  403878:	ldp	x29, x30, [sp], #32
  40387c:	ret
  403880:	eor	x0, x0, #0x800000
  403884:	sub	x0, x0, #0x800, lsl #12
  403888:	ldr	x19, [sp, #16]
  40388c:	ldp	x29, x30, [sp], #32
  403890:	ret
  403894:	nop
  403898:	stp	x29, x30, [sp, #-48]!
  40389c:	adrp	x3, 418000 <warn@@Base+0x14be8>
  4038a0:	mov	x29, sp
  4038a4:	ldr	x4, [x3, #1048]
  4038a8:	stp	x19, x20, [sp, #16]
  4038ac:	adrp	x3, 402000 <ferror@plt+0xc80>
  4038b0:	stp	x21, x22, [sp, #32]
  4038b4:	add	x3, x3, #0xf10
  4038b8:	mov	x21, x1
  4038bc:	mov	x20, x2
  4038c0:	cmp	x4, x3
  4038c4:	add	x22, x0, #0x4
  4038c8:	b.eq	403900 <warn@@Base+0x4e8>  // b.none
  4038cc:	mov	x19, x0
  4038d0:	mov	w1, #0x4                   	// #4
  4038d4:	mov	x0, x22
  4038d8:	bl	403658 <warn@@Base+0x240>
  4038dc:	str	x0, [x21]
  4038e0:	mov	w1, #0x4                   	// #4
  4038e4:	mov	x0, x19
  4038e8:	bl	403658 <warn@@Base+0x240>
  4038ec:	str	x0, [x20]
  4038f0:	ldp	x19, x20, [sp, #16]
  4038f4:	ldp	x21, x22, [sp, #32]
  4038f8:	ldp	x29, x30, [sp], #48
  4038fc:	ret
  403900:	mov	w1, #0x4                   	// #4
  403904:	bl	402f10 <error@@Base+0xd0>
  403908:	str	x0, [x21]
  40390c:	mov	w1, #0x4                   	// #4
  403910:	mov	x0, x22
  403914:	bl	402f10 <error@@Base+0xd0>
  403918:	str	x0, [x20]
  40391c:	ldp	x19, x20, [sp, #16]
  403920:	ldp	x21, x22, [sp, #32]
  403924:	ldp	x29, x30, [sp], #48
  403928:	ret
  40392c:	nop
  403930:	stp	x29, x30, [sp, #-64]!
  403934:	mov	x29, sp
  403938:	stp	x23, x24, [sp, #48]
  40393c:	mov	x23, x1
  403940:	stp	x19, x20, [sp, #16]
  403944:	mov	x20, x2
  403948:	stp	x21, x22, [sp, #32]
  40394c:	mov	x22, x0
  403950:	bl	404a90 <warn@@Base+0x1678>
  403954:	ldrb	w1, [x23]
  403958:	cmp	w1, #0x2f
  40395c:	ccmp	x22, x0, #0x4, ne  // ne = any
  403960:	b.ne	4039a4 <warn@@Base+0x58c>  // b.any
  403964:	adds	x0, x20, #0x1
  403968:	mov	x21, #0x0                   	// #0
  40396c:	b.eq	40398c <warn@@Base+0x574>  // b.none
  403970:	bl	401190 <malloc@plt>
  403974:	mov	x21, x0
  403978:	cbz	x0, 403a28 <warn@@Base+0x610>
  40397c:	mov	x1, x23
  403980:	mov	x2, x20
  403984:	bl	4010d0 <memcpy@plt>
  403988:	strb	wzr, [x21, x20]
  40398c:	mov	x0, x21
  403990:	ldp	x19, x20, [sp, #16]
  403994:	ldp	x21, x22, [sp, #32]
  403998:	ldp	x23, x24, [sp, #48]
  40399c:	ldp	x29, x30, [sp], #64
  4039a0:	ret
  4039a4:	sub	x19, x0, x22
  4039a8:	cmp	x19, x20
  4039ac:	add	x24, x19, x20
  4039b0:	csel	x1, x19, x20, cs  // cs = hs, nlast
  4039b4:	add	x0, x24, #0x1
  4039b8:	cmp	x0, x1
  4039bc:	b.cc	403a04 <warn@@Base+0x5ec>  // b.lo, b.ul, b.last
  4039c0:	bl	401190 <malloc@plt>
  4039c4:	mov	x21, x0
  4039c8:	cbz	x0, 403a28 <warn@@Base+0x610>
  4039cc:	mov	x1, x22
  4039d0:	mov	x2, x19
  4039d4:	bl	4010d0 <memcpy@plt>
  4039d8:	mov	x2, x20
  4039dc:	mov	x1, x23
  4039e0:	add	x0, x21, x19
  4039e4:	bl	4010d0 <memcpy@plt>
  4039e8:	strb	wzr, [x21, x24]
  4039ec:	mov	x0, x21
  4039f0:	ldp	x19, x20, [sp, #16]
  4039f4:	ldp	x21, x22, [sp, #32]
  4039f8:	ldp	x23, x24, [sp, #48]
  4039fc:	ldp	x29, x30, [sp], #64
  403a00:	ret
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	add	x1, x1, #0xb50
  403a14:	bl	401310 <dcgettext@plt>
  403a18:	mov	x21, #0x0                   	// #0
  403a1c:	mov	x1, x20
  403a20:	bl	402e40 <error@@Base>
  403a24:	b	40398c <warn@@Base+0x574>
  403a28:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403a2c:	add	x1, x1, #0xb40
  403a30:	mov	w2, #0x5                   	// #5
  403a34:	bl	401310 <dcgettext@plt>
  403a38:	bl	402e40 <error@@Base>
  403a3c:	b	40398c <warn@@Base+0x574>
  403a40:	stp	x29, x30, [sp, #-80]!
  403a44:	mov	x29, sp
  403a48:	stp	x19, x20, [sp, #16]
  403a4c:	mov	x19, x0
  403a50:	mov	x20, x2
  403a54:	mov	x0, x1
  403a58:	stp	x21, x22, [sp, #32]
  403a5c:	mov	x22, x1
  403a60:	mov	w21, w3
  403a64:	stp	x23, x24, [sp, #48]
  403a68:	mov	x24, #0x8                   	// #8
  403a6c:	mov	w23, w4
  403a70:	bl	401220 <strdup@plt>
  403a74:	stp	x0, x20, [x19]
  403a78:	mov	x1, x24
  403a7c:	mov	x0, x20
  403a80:	stp	xzr, xzr, [x19, #16]
  403a84:	mov	w2, #0x0                   	// #0
  403a88:	stp	xzr, xzr, [x19, #32]
  403a8c:	stp	xzr, xzr, [x19, #48]
  403a90:	stp	xzr, x24, [x19, #64]
  403a94:	stp	w21, wzr, [x19, #80]
  403a98:	bl	401250 <fseek@plt>
  403a9c:	cbnz	w0, 403bb8 <warn@@Base+0x7a0>
  403aa0:	str	x25, [sp, #64]
  403aa4:	add	x25, x19, #0x58
  403aa8:	mov	w21, w0
  403aac:	mov	x3, x20
  403ab0:	mov	x0, x25
  403ab4:	mov	x2, #0x3c                  	// #60
  403ab8:	mov	x1, #0x1                   	// #1
  403abc:	bl	4012b0 <fread@plt>
  403ac0:	cmp	x0, #0x3c
  403ac4:	b.eq	403ae8 <warn@@Base+0x6d0>  // b.none
  403ac8:	cbnz	x0, 403bf0 <warn@@Base+0x7d8>
  403acc:	ldr	x25, [sp, #64]
  403ad0:	mov	w0, w21
  403ad4:	ldp	x19, x20, [sp, #16]
  403ad8:	ldp	x21, x22, [sp, #32]
  403adc:	ldp	x23, x24, [sp, #48]
  403ae0:	ldp	x29, x30, [sp], #80
  403ae4:	ret
  403ae8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403aec:	mov	x0, x25
  403af0:	add	x1, x1, #0xbb8
  403af4:	mov	x2, #0x10                  	// #16
  403af8:	bl	4011a0 <strncmp@plt>
  403afc:	cbz	w0, 403c2c <warn@@Base+0x814>
  403b00:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403b04:	mov	x0, x25
  403b08:	add	x1, x1, #0xbd0
  403b0c:	mov	x2, #0x10                  	// #16
  403b10:	bl	4011a0 <strncmp@plt>
  403b14:	cbz	w0, 403c78 <warn@@Base+0x860>
  403b18:	cbnz	w23, 403c98 <warn@@Base+0x880>
  403b1c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403b20:	mov	x0, x25
  403b24:	add	x1, x1, #0xc08
  403b28:	mov	x2, #0x10                  	// #16
  403b2c:	bl	4011a0 <strncmp@plt>
  403b30:	cbnz	w0, 403acc <warn@@Base+0x6b4>
  403b34:	ldrb	w23, [x19, #146]
  403b38:	add	x0, x19, #0x88
  403b3c:	strb	wzr, [x19, #146]
  403b40:	mov	w2, #0xa                   	// #10
  403b44:	mov	x1, #0x0                   	// #0
  403b48:	bl	4010f0 <strtoul@plt>
  403b4c:	str	x0, [x19, #56]
  403b50:	strb	w23, [x19, #146]
  403b54:	mov	x21, x0
  403b58:	cmp	x0, #0x7
  403b5c:	b.ls	403c4c <warn@@Base+0x834>  // b.plast
  403b60:	tbnz	x0, #63, 403cb8 <warn@@Base+0x8a0>
  403b64:	ldr	x1, [x19, #72]
  403b68:	add	x0, x0, #0x1
  403b6c:	add	x1, x1, #0x3c
  403b70:	add	x1, x1, x21
  403b74:	str	x1, [x19, #72]
  403b78:	bl	401190 <malloc@plt>
  403b7c:	str	x0, [x19, #48]
  403b80:	cbz	x0, 403d0c <warn@@Base+0x8f4>
  403b84:	mov	x1, x21
  403b88:	mov	x3, x20
  403b8c:	mov	x2, #0x1                   	// #1
  403b90:	bl	4012b0 <fread@plt>
  403b94:	cmp	x0, #0x1
  403b98:	b.ne	403cc8 <warn@@Base+0x8b0>  // b.any
  403b9c:	ldr	x0, [x19, #56]
  403ba0:	tbnz	w0, #0, 403cfc <warn@@Base+0x8e4>
  403ba4:	ldr	x1, [x19, #48]
  403ba8:	mov	w21, #0x0                   	// #0
  403bac:	strb	wzr, [x1, x0]
  403bb0:	ldr	x25, [sp, #64]
  403bb4:	b	403ad0 <warn@@Base+0x6b8>
  403bb8:	mov	w2, #0x5                   	// #5
  403bbc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403bc0:	mov	x0, #0x0                   	// #0
  403bc4:	add	x1, x1, #0xb88
  403bc8:	bl	401310 <dcgettext@plt>
  403bcc:	mov	w21, #0x1                   	// #1
  403bd0:	mov	x1, x22
  403bd4:	bl	402e40 <error@@Base>
  403bd8:	mov	w0, w21
  403bdc:	ldp	x19, x20, [sp, #16]
  403be0:	ldp	x21, x22, [sp, #32]
  403be4:	ldp	x23, x24, [sp, #48]
  403be8:	ldp	x29, x30, [sp], #80
  403bec:	ret
  403bf0:	mov	w2, #0x5                   	// #5
  403bf4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403bf8:	mov	x0, #0x0                   	// #0
  403bfc:	add	x1, x1, #0x338
  403c00:	bl	401310 <dcgettext@plt>
  403c04:	mov	w21, #0x1                   	// #1
  403c08:	mov	x1, x22
  403c0c:	bl	402e40 <error@@Base>
  403c10:	mov	w0, w21
  403c14:	ldp	x19, x20, [sp, #16]
  403c18:	ldp	x21, x22, [sp, #32]
  403c1c:	ldp	x23, x24, [sp, #48]
  403c20:	ldr	x25, [sp, #64]
  403c24:	ldp	x29, x30, [sp], #80
  403c28:	ret
  403c2c:	mov	w2, w23
  403c30:	mov	x0, x19
  403c34:	mov	w1, #0x4                   	// #4
  403c38:	bl	4030b8 <error@@Base+0x278>
  403c3c:	cbnz	w0, 403b1c <warn@@Base+0x704>
  403c40:	mov	w21, #0x1                   	// #1
  403c44:	ldr	x25, [sp, #64]
  403c48:	b	403ad0 <warn@@Base+0x6b8>
  403c4c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403c50:	add	x1, x1, #0xc20
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	mov	x0, #0x0                   	// #0
  403c5c:	bl	401310 <dcgettext@plt>
  403c60:	ldr	x2, [x19, #56]
  403c64:	mov	x1, x22
  403c68:	mov	w21, #0x1                   	// #1
  403c6c:	bl	402e40 <error@@Base>
  403c70:	ldr	x25, [sp, #64]
  403c74:	b	403ad0 <warn@@Base+0x6b8>
  403c78:	mov	w0, #0x1                   	// #1
  403c7c:	str	w0, [x19, #84]
  403c80:	mov	w2, w23
  403c84:	mov	w1, w24
  403c88:	mov	x0, x19
  403c8c:	bl	4030b8 <error@@Base+0x278>
  403c90:	cbnz	w0, 403b1c <warn@@Base+0x704>
  403c94:	b	403c40 <warn@@Base+0x828>
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403ca0:	mov	x0, #0x0                   	// #0
  403ca4:	add	x1, x1, #0xbe8
  403ca8:	bl	401310 <dcgettext@plt>
  403cac:	mov	x1, x22
  403cb0:	bl	401330 <printf@plt>
  403cb4:	b	403b1c <warn@@Base+0x704>
  403cb8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403cbc:	mov	w2, #0x5                   	// #5
  403cc0:	add	x1, x1, #0xc50
  403cc4:	b	403c58 <warn@@Base+0x840>
  403cc8:	ldr	x0, [x19, #48]
  403ccc:	mov	w21, #0x1                   	// #1
  403cd0:	bl	4012c0 <free@plt>
  403cd4:	str	xzr, [x19, #48]
  403cd8:	mov	w2, #0x5                   	// #5
  403cdc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403ce0:	mov	x0, #0x0                   	// #0
  403ce4:	add	x1, x1, #0xcb8
  403ce8:	bl	401310 <dcgettext@plt>
  403cec:	mov	x1, x22
  403cf0:	bl	402e40 <error@@Base>
  403cf4:	ldr	x25, [sp, #64]
  403cf8:	b	403ad0 <warn@@Base+0x6b8>
  403cfc:	mov	x0, x20
  403d00:	bl	401210 <getc@plt>
  403d04:	ldr	x0, [x19, #56]
  403d08:	b	403ba4 <warn@@Base+0x78c>
  403d0c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403d10:	add	x1, x1, #0xc80
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	mov	w21, #0x1                   	// #1
  403d1c:	bl	401310 <dcgettext@plt>
  403d20:	bl	402e40 <error@@Base>
  403d24:	ldr	x25, [sp, #64]
  403d28:	b	403ad0 <warn@@Base+0x6b8>
  403d2c:	nop
  403d30:	stp	x29, x30, [sp, #-32]!
  403d34:	mov	x29, sp
  403d38:	str	x19, [sp, #16]
  403d3c:	mov	x19, x0
  403d40:	ldr	x0, [x0]
  403d44:	cbz	x0, 403d4c <warn@@Base+0x934>
  403d48:	bl	4012c0 <free@plt>
  403d4c:	ldr	x0, [x19, #24]
  403d50:	cbz	x0, 403d58 <warn@@Base+0x940>
  403d54:	bl	4012c0 <free@plt>
  403d58:	ldr	x0, [x19, #32]
  403d5c:	cbz	x0, 403d64 <warn@@Base+0x94c>
  403d60:	bl	4012c0 <free@plt>
  403d64:	ldr	x0, [x19, #48]
  403d68:	cbz	x0, 403d78 <warn@@Base+0x960>
  403d6c:	ldr	x19, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #32
  403d74:	b	4012c0 <free@plt>
  403d78:	ldr	x19, [sp, #16]
  403d7c:	ldp	x29, x30, [sp], #32
  403d80:	ret
  403d84:	nop
  403d88:	stp	x29, x30, [sp, #-32]!
  403d8c:	mov	x29, sp
  403d90:	stp	x19, x20, [sp, #16]
  403d94:	mov	x19, x0
  403d98:	mov	x20, x1
  403d9c:	ldr	x0, [x0]
  403da0:	cbz	x0, 403dac <warn@@Base+0x994>
  403da4:	bl	401290 <strcmp@plt>
  403da8:	cbz	w0, 403df8 <warn@@Base+0x9e0>
  403dac:	ldr	x0, [x19, #8]
  403db0:	cbz	x0, 403db8 <warn@@Base+0x9a0>
  403db4:	bl	401170 <fclose@plt>
  403db8:	mov	x0, x19
  403dbc:	bl	403d30 <warn@@Base+0x918>
  403dc0:	mov	x0, x20
  403dc4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403dc8:	add	x1, x1, #0xcf0
  403dcc:	bl	401180 <fopen@plt>
  403dd0:	mov	x2, x0
  403dd4:	cbz	x0, 403df4 <warn@@Base+0x9dc>
  403dd8:	mov	x1, x20
  403ddc:	mov	x0, x19
  403de0:	ldp	x19, x20, [sp, #16]
  403de4:	mov	w4, #0x0                   	// #0
  403de8:	ldp	x29, x30, [sp], #32
  403dec:	mov	w3, #0x0                   	// #0
  403df0:	b	403a40 <warn@@Base+0x628>
  403df4:	mov	w0, #0x1                   	// #1
  403df8:	ldp	x19, x20, [sp, #16]
  403dfc:	ldp	x29, x30, [sp], #32
  403e00:	ret
  403e04:	nop
  403e08:	stp	x29, x30, [sp, #-32]!
  403e0c:	mov	x29, sp
  403e10:	stp	x19, x20, [sp, #16]
  403e14:	mov	x19, x0
  403e18:	mov	x20, x2
  403e1c:	ldr	x0, [x0, #8]
  403e20:	mov	w2, #0x0                   	// #0
  403e24:	bl	401250 <fseek@plt>
  403e28:	cbnz	w0, 403e68 <warn@@Base+0xa50>
  403e2c:	ldr	x3, [x19, #8]
  403e30:	add	x0, x19, #0x58
  403e34:	mov	x2, #0x3c                  	// #60
  403e38:	mov	x1, #0x1                   	// #1
  403e3c:	bl	4012b0 <fread@plt>
  403e40:	cmp	x0, #0x3c
  403e44:	b.ne	403e94 <warn@@Base+0xa7c>  // b.any
  403e48:	ldrh	w0, [x19, #146]
  403e4c:	cmp	w0, #0xa60
  403e50:	b.ne	403ec0 <warn@@Base+0xaa8>  // b.any
  403e54:	mov	x1, x20
  403e58:	mov	x0, x19
  403e5c:	ldp	x19, x20, [sp, #16]
  403e60:	ldp	x29, x30, [sp], #32
  403e64:	b	403ef0 <warn@@Base+0xad8>
  403e68:	mov	w2, #0x5                   	// #5
  403e6c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403e70:	mov	x0, #0x0                   	// #0
  403e74:	add	x1, x1, #0xcf8
  403e78:	bl	401310 <dcgettext@plt>
  403e7c:	ldr	x1, [x19]
  403e80:	bl	402e40 <error@@Base>
  403e84:	mov	x0, #0x0                   	// #0
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x29, x30, [sp], #32
  403e90:	ret
  403e94:	mov	w2, #0x5                   	// #5
  403e98:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403e9c:	mov	x0, #0x0                   	// #0
  403ea0:	add	x1, x1, #0x338
  403ea4:	bl	401310 <dcgettext@plt>
  403ea8:	ldr	x1, [x19]
  403eac:	bl	402e40 <error@@Base>
  403eb0:	mov	x0, #0x0                   	// #0
  403eb4:	ldp	x19, x20, [sp, #16]
  403eb8:	ldp	x29, x30, [sp], #32
  403ebc:	ret
  403ec0:	mov	w2, #0x5                   	// #5
  403ec4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403ec8:	mov	x0, #0x0                   	// #0
  403ecc:	add	x1, x1, #0x360
  403ed0:	bl	401310 <dcgettext@plt>
  403ed4:	ldr	x1, [x19]
  403ed8:	bl	402e40 <error@@Base>
  403edc:	mov	x0, #0x0                   	// #0
  403ee0:	ldp	x19, x20, [sp, #16]
  403ee4:	ldp	x29, x30, [sp], #32
  403ee8:	ret
  403eec:	nop
  403ef0:	stp	x29, x30, [sp, #-64]!
  403ef4:	add	x3, x0, #0x58
  403ef8:	mov	x2, #0x0                   	// #0
  403efc:	mov	x29, sp
  403f00:	stp	x19, x20, [sp, #16]
  403f04:	mov	x20, x0
  403f08:	ldrb	w0, [x0, #88]
  403f0c:	cmp	w0, #0x2f
  403f10:	b.ne	403f24 <warn@@Base+0xb0c>  // b.any
  403f14:	b	403f58 <warn@@Base+0xb40>
  403f18:	ldrb	w1, [x3, x2]
  403f1c:	cmp	w1, #0x2f
  403f20:	b.eq	403f98 <warn@@Base+0xb80>  // b.none
  403f24:	add	x2, x2, #0x1
  403f28:	cmp	x2, #0x10
  403f2c:	b.ne	403f18 <warn@@Base+0xb00>  // b.any
  403f30:	mov	x0, #0x11                  	// #17
  403f34:	bl	404bb0 <warn@@Base+0x1798>
  403f38:	mov	x19, x0
  403f3c:	ldp	x0, x1, [x20, #88]
  403f40:	stp	x0, x1, [x19]
  403f44:	strb	wzr, [x19, #16]
  403f48:	mov	x0, x19
  403f4c:	ldp	x19, x20, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #64
  403f54:	ret
  403f58:	ldr	x0, [x20, #48]
  403f5c:	mov	x19, x1
  403f60:	cbz	x0, 403f6c <warn@@Base+0xb54>
  403f64:	ldr	x0, [x20, #56]
  403f68:	cbnz	x0, 403fb4 <warn@@Base+0xb9c>
  403f6c:	adrp	x1, 405000 <warn@@Base+0x1be8>
  403f70:	add	x1, x1, #0xd20
  403f74:	mov	w2, #0x5                   	// #5
  403f78:	mov	x19, #0x0                   	// #0
  403f7c:	mov	x0, #0x0                   	// #0
  403f80:	bl	401310 <dcgettext@plt>
  403f84:	bl	402e40 <error@@Base>
  403f88:	mov	x0, x19
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldp	x29, x30, [sp], #64
  403f94:	ret
  403f98:	add	x2, x20, x2
  403f9c:	mov	x19, x3
  403fa0:	mov	x0, x19
  403fa4:	strb	wzr, [x2, #88]
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldp	x29, x30, [sp], #64
  403fb0:	ret
  403fb4:	stp	x21, x22, [sp, #32]
  403fb8:	add	x1, sp, #0x38
  403fbc:	add	x0, x20, #0x59
  403fc0:	ldrb	w22, [x20, #146]
  403fc4:	mov	w2, #0xa                   	// #10
  403fc8:	str	xzr, [x20, #64]
  403fcc:	strb	wzr, [x20, #146]
  403fd0:	bl	4010f0 <strtoul@plt>
  403fd4:	mov	x21, x0
  403fd8:	ldr	w1, [x20, #80]
  403fdc:	cbz	w1, 403ff4 <warn@@Base+0xbdc>
  403fe0:	ldr	x0, [sp, #56]
  403fe4:	cbz	x0, 403ff4 <warn@@Base+0xbdc>
  403fe8:	ldrb	w1, [x0]
  403fec:	cmp	w1, #0x3a
  403ff0:	b.eq	40410c <warn@@Base+0xcf4>  // b.none
  403ff4:	ldr	x4, [x20, #56]
  403ff8:	strb	w22, [x20, #146]
  403ffc:	cmp	x21, x4
  404000:	b.hi	40412c <warn@@Base+0xd14>  // b.pmore
  404004:	mov	x2, x21
  404008:	ldr	x1, [x20, #48]
  40400c:	b.cc	404020 <warn@@Base+0xc08>  // b.lo, b.ul, b.last
  404010:	b	404030 <warn@@Base+0xc18>
  404014:	add	x2, x2, #0x1
  404018:	cmp	x4, x2
  40401c:	b.eq	404124 <warn@@Base+0xd0c>  // b.none
  404020:	ldrb	w3, [x1, x2]
  404024:	cmp	w3, #0x0
  404028:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  40402c:	b.ne	404014 <warn@@Base+0xbfc>  // b.any
  404030:	cbz	x2, 404050 <warn@@Base+0xc38>
  404034:	sub	x0, x2, #0x1
  404038:	ldrb	w3, [x1, x0]
  40403c:	cmp	w3, #0x2f
  404040:	b.eq	4040d8 <warn@@Base+0xcc0>  // b.none
  404044:	cmp	x2, x4
  404048:	csel	x2, x2, x4, ls  // ls = plast
  40404c:	add	x1, x1, x2
  404050:	strb	wzr, [x1]
  404054:	ldr	w0, [x20, #80]
  404058:	cbz	w0, 4040c8 <warn@@Base+0xcb0>
  40405c:	ldr	x0, [x20, #64]
  404060:	cbz	x0, 4040c8 <warn@@Base+0xcb0>
  404064:	cmp	x21, x2
  404068:	b.cs	4040e8 <warn@@Base+0xcd0>  // b.hs, b.nlast
  40406c:	ldr	x0, [x20]
  404070:	sub	x2, x2, x21
  404074:	ldr	x1, [x20, #48]
  404078:	add	x1, x1, x21
  40407c:	bl	403930 <warn@@Base+0x518>
  404080:	mov	x22, x0
  404084:	cbz	x0, 4040c0 <warn@@Base+0xca8>
  404088:	mov	x1, x0
  40408c:	mov	x0, x19
  404090:	bl	403d88 <warn@@Base+0x970>
  404094:	cbnz	w0, 4040c0 <warn@@Base+0xca8>
  404098:	ldr	x1, [x20, #64]
  40409c:	mov	x0, x19
  4040a0:	mov	x2, #0x0                   	// #0
  4040a4:	bl	403e08 <warn@@Base+0x9f0>
  4040a8:	mov	x19, x0
  4040ac:	cbz	x0, 4040c0 <warn@@Base+0xca8>
  4040b0:	mov	x0, x22
  4040b4:	bl	4012c0 <free@plt>
  4040b8:	ldp	x21, x22, [sp, #32]
  4040bc:	b	403f48 <warn@@Base+0xb30>
  4040c0:	mov	x0, x22
  4040c4:	bl	4012c0 <free@plt>
  4040c8:	ldr	x3, [x20, #48]
  4040cc:	add	x19, x3, x21
  4040d0:	ldp	x21, x22, [sp, #32]
  4040d4:	b	403f48 <warn@@Base+0xb30>
  4040d8:	cmp	x4, x0
  4040dc:	csel	x2, x4, x0, ls  // ls = plast
  4040e0:	add	x1, x1, x2
  4040e4:	b	404050 <warn@@Base+0xc38>
  4040e8:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4040ec:	add	x1, x1, #0xda0
  4040f0:	mov	w2, #0x5                   	// #5
  4040f4:	mov	x0, #0x0                   	// #0
  4040f8:	mov	x19, #0x0                   	// #0
  4040fc:	bl	401310 <dcgettext@plt>
  404100:	bl	402e40 <error@@Base>
  404104:	ldp	x21, x22, [sp, #32]
  404108:	b	403f48 <warn@@Base+0xb30>
  40410c:	add	x0, x0, #0x1
  404110:	mov	w2, #0xa                   	// #10
  404114:	mov	x1, #0x0                   	// #0
  404118:	bl	4010f0 <strtoul@plt>
  40411c:	str	x0, [x20, #64]
  404120:	b	403ff4 <warn@@Base+0xbdc>
  404124:	mov	x2, x4
  404128:	b	404030 <warn@@Base+0xc18>
  40412c:	mov	w2, #0x5                   	// #5
  404130:	adrp	x1, 405000 <warn@@Base+0x1be8>
  404134:	mov	x0, #0x0                   	// #0
  404138:	add	x1, x1, #0xd60
  40413c:	bl	401310 <dcgettext@plt>
  404140:	mov	x19, #0x0                   	// #0
  404144:	mov	x1, x21
  404148:	bl	402e40 <error@@Base>
  40414c:	ldp	x21, x22, [sp, #32]
  404150:	b	403f48 <warn@@Base+0xb30>
  404154:	nop
  404158:	stp	x29, x30, [sp, #-64]!
  40415c:	mov	x29, sp
  404160:	stp	x19, x20, [sp, #16]
  404164:	mov	x20, x0
  404168:	mov	x0, #0x0                   	// #0
  40416c:	stp	x21, x22, [sp, #32]
  404170:	mov	x21, x2
  404174:	mov	w2, #0x5                   	// #5
  404178:	stp	x23, x24, [sp, #48]
  40417c:	mov	x23, x1
  404180:	adrp	x1, 405000 <warn@@Base+0x1be8>
  404184:	add	x1, x1, #0xdc8
  404188:	bl	401310 <dcgettext@plt>
  40418c:	ldr	x24, [x20]
  404190:	mov	x22, x0
  404194:	mov	x0, x24
  404198:	bl	401100 <strlen@plt>
  40419c:	mov	x19, x0
  4041a0:	mov	x0, x21
  4041a4:	bl	401100 <strlen@plt>
  4041a8:	add	x5, x19, x0
  4041ac:	ldr	w2, [x20, #80]
  4041b0:	add	x19, x5, #0x3
  4041b4:	cbz	w2, 404200 <warn@@Base+0xde8>
  4041b8:	ldr	x0, [x20, #64]
  4041bc:	cbnz	x0, 404240 <warn@@Base+0xe28>
  4041c0:	mov	x0, x19
  4041c4:	bl	401190 <malloc@plt>
  4041c8:	mov	x20, x0
  4041cc:	cbz	x0, 4042c4 <warn@@Base+0xeac>
  4041d0:	mov	x4, x21
  4041d4:	mov	x3, x24
  4041d8:	mov	x1, x19
  4041dc:	adrp	x2, 405000 <warn@@Base+0x1be8>
  4041e0:	add	x2, x2, #0xdf0
  4041e4:	bl	401150 <snprintf@plt>
  4041e8:	mov	x0, x20
  4041ec:	ldp	x19, x20, [sp, #16]
  4041f0:	ldp	x21, x22, [sp, #32]
  4041f4:	ldp	x23, x24, [sp, #48]
  4041f8:	ldp	x29, x30, [sp], #64
  4041fc:	ret
  404200:	mov	x0, x19
  404204:	bl	401190 <malloc@plt>
  404208:	mov	x20, x0
  40420c:	cbz	x0, 4042c4 <warn@@Base+0xeac>
  404210:	adrp	x2, 405000 <warn@@Base+0x1be8>
  404214:	mov	x4, x21
  404218:	mov	x3, x24
  40421c:	mov	x1, x19
  404220:	add	x2, x2, #0xde8
  404224:	bl	401150 <snprintf@plt>
  404228:	mov	x0, x20
  40422c:	ldp	x19, x20, [sp, #16]
  404230:	ldp	x21, x22, [sp, #32]
  404234:	ldp	x23, x24, [sp, #48]
  404238:	ldp	x29, x30, [sp], #64
  40423c:	ret
  404240:	ldr	x23, [x23]
  404244:	add	x19, x5, #0x5
  404248:	cbz	x23, 40429c <warn@@Base+0xe84>
  40424c:	mov	x0, x23
  404250:	bl	401100 <strlen@plt>
  404254:	add	x19, x0, x19
  404258:	mov	x0, x19
  40425c:	bl	401190 <malloc@plt>
  404260:	mov	x20, x0
  404264:	cbz	x0, 4042c4 <warn@@Base+0xeac>
  404268:	mov	x5, x21
  40426c:	mov	x4, x23
  404270:	mov	x3, x24
  404274:	mov	x1, x19
  404278:	adrp	x2, 405000 <warn@@Base+0x1be8>
  40427c:	add	x2, x2, #0xdd8
  404280:	bl	401150 <snprintf@plt>
  404284:	mov	x0, x20
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x21, x22, [sp, #32]
  404290:	ldp	x23, x24, [sp, #48]
  404294:	ldp	x29, x30, [sp], #64
  404298:	ret
  40429c:	mov	x0, x22
  4042a0:	bl	401100 <strlen@plt>
  4042a4:	add	x19, x19, x0
  4042a8:	mov	x0, x19
  4042ac:	bl	401190 <malloc@plt>
  4042b0:	mov	x20, x0
  4042b4:	cbz	x0, 4042c4 <warn@@Base+0xeac>
  4042b8:	mov	x5, x21
  4042bc:	mov	x4, x22
  4042c0:	b	404270 <warn@@Base+0xe58>
  4042c4:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4042c8:	add	x1, x1, #0xb40
  4042cc:	mov	w2, #0x5                   	// #5
  4042d0:	mov	x20, #0x0                   	// #0
  4042d4:	mov	x0, #0x0                   	// #0
  4042d8:	bl	401310 <dcgettext@plt>
  4042dc:	bl	402e40 <error@@Base>
  4042e0:	b	404228 <warn@@Base+0xe10>
  4042e4:	nop
  4042e8:	stp	x29, x30, [sp, #-48]!
  4042ec:	mov	x29, sp
  4042f0:	str	x21, [sp, #32]
  4042f4:	cbz	x0, 404390 <warn@@Base+0xf78>
  4042f8:	stp	x19, x20, [sp, #16]
  4042fc:	mov	x20, x0
  404300:	ldr	x0, [x0]
  404304:	cbz	x0, 404370 <warn@@Base+0xf58>
  404308:	sub	x3, x20, #0x8
  40430c:	mov	x1, #0x1                   	// #1
  404310:	mov	w0, w1
  404314:	add	x1, x1, #0x1
  404318:	ldr	x2, [x3, x1, lsl #3]
  40431c:	cbnz	x2, 404310 <warn@@Base+0xef8>
  404320:	add	w0, w0, #0x1
  404324:	sbfiz	x0, x0, #3, #32
  404328:	bl	404bb0 <warn@@Base+0x1798>
  40432c:	mov	x21, x0
  404330:	ldr	x0, [x20]
  404334:	cbz	x0, 404388 <warn@@Base+0xf70>
  404338:	mov	x19, #0x0                   	// #0
  40433c:	nop
  404340:	bl	404c80 <warn@@Base+0x1868>
  404344:	str	x0, [x21, x19]
  404348:	add	x19, x19, #0x8
  40434c:	ldr	x0, [x20, x19]
  404350:	cbnz	x0, 404340 <warn@@Base+0xf28>
  404354:	add	x19, x21, x19
  404358:	str	xzr, [x19]
  40435c:	ldp	x19, x20, [sp, #16]
  404360:	mov	x0, x21
  404364:	ldr	x21, [sp, #32]
  404368:	ldp	x29, x30, [sp], #48
  40436c:	ret
  404370:	mov	x0, #0x8                   	// #8
  404374:	bl	404bb0 <warn@@Base+0x1798>
  404378:	mov	x21, x0
  40437c:	ldr	x0, [x20]
  404380:	cbnz	x0, 404338 <warn@@Base+0xf20>
  404384:	nop
  404388:	mov	x19, x21
  40438c:	b	404358 <warn@@Base+0xf40>
  404390:	mov	x21, #0x0                   	// #0
  404394:	b	404360 <warn@@Base+0xf48>
  404398:	cbz	x0, 4043d4 <warn@@Base+0xfbc>
  40439c:	stp	x29, x30, [sp, #-32]!
  4043a0:	mov	x29, sp
  4043a4:	stp	x19, x20, [sp, #16]
  4043a8:	mov	x20, x0
  4043ac:	ldr	x0, [x0]
  4043b0:	cbz	x0, 4043c4 <warn@@Base+0xfac>
  4043b4:	mov	x19, x20
  4043b8:	bl	4012c0 <free@plt>
  4043bc:	ldr	x0, [x19, #8]!
  4043c0:	cbnz	x0, 4043b8 <warn@@Base+0xfa0>
  4043c4:	mov	x0, x20
  4043c8:	ldp	x19, x20, [sp, #16]
  4043cc:	ldp	x29, x30, [sp], #32
  4043d0:	b	4012c0 <free@plt>
  4043d4:	ret
  4043d8:	stp	x29, x30, [sp, #-112]!
  4043dc:	mov	x29, sp
  4043e0:	stp	x25, x26, [sp, #64]
  4043e4:	mov	x25, #0x0                   	// #0
  4043e8:	cbz	x0, 40450c <warn@@Base+0x10f4>
  4043ec:	stp	x19, x20, [sp, #16]
  4043f0:	mov	x19, x0
  4043f4:	adrp	x20, 406000 <warn@@Base+0x2be8>
  4043f8:	add	x20, x20, #0x60
  4043fc:	stp	x21, x22, [sp, #32]
  404400:	mov	x26, #0x0                   	// #0
  404404:	stp	x23, x24, [sp, #48]
  404408:	mov	x25, #0x0                   	// #0
  40440c:	mov	w21, #0x0                   	// #0
  404410:	stp	x27, x28, [sp, #80]
  404414:	bl	401100 <strlen@plt>
  404418:	add	x0, x0, #0x1
  40441c:	bl	404bb0 <warn@@Base+0x1798>
  404420:	mov	x22, x0
  404424:	mov	w27, #0x0                   	// #0
  404428:	mov	w24, #0x0                   	// #0
  40442c:	mov	w23, #0x0                   	// #0
  404430:	ldrb	w0, [x19]
  404434:	ldrh	w0, [x20, x0, lsl #1]
  404438:	tbz	w0, #6, 40444c <warn@@Base+0x1034>
  40443c:	nop
  404440:	ldrb	w1, [x19, #1]!
  404444:	ldrh	w1, [x20, x1, lsl #1]
  404448:	tbnz	w1, #6, 404440 <warn@@Base+0x1028>
  40444c:	lsl	x2, x26, #3
  404450:	cbz	w27, 404464 <warn@@Base+0x104c>
  404454:	sub	w0, w27, #0x1
  404458:	add	x28, x25, x2
  40445c:	cmp	w0, w26
  404460:	b.gt	40448c <warn@@Base+0x1074>
  404464:	str	x2, [sp, #104]
  404468:	cbz	x25, 404594 <warn@@Base+0x117c>
  40446c:	lsl	w27, w27, #1
  404470:	mov	x0, x25
  404474:	sbfiz	x1, x27, #3, #32
  404478:	bl	404c38 <warn@@Base+0x1820>
  40447c:	ldr	x2, [sp, #104]
  404480:	mov	x25, x0
  404484:	add	x28, x25, x2
  404488:	str	xzr, [x25, x2]
  40448c:	ldrb	w1, [x19]
  404490:	mov	x2, x22
  404494:	cbz	w1, 4044c0 <warn@@Base+0x10a8>
  404498:	ldrh	w3, [x20, w1, sxtw #1]
  40449c:	tbz	w3, #6, 4044ac <warn@@Base+0x1094>
  4044a0:	orr	w3, w24, w23
  4044a4:	orr	w3, w3, w21
  4044a8:	cbz	w3, 40451c <warn@@Base+0x1104>
  4044ac:	cbz	w21, 40452c <warn@@Base+0x1114>
  4044b0:	mov	w21, #0x0                   	// #0
  4044b4:	strb	w1, [x2], #1
  4044b8:	ldrb	w1, [x19, #1]!
  4044bc:	cbnz	w1, 404498 <warn@@Base+0x1080>
  4044c0:	strb	wzr, [x2]
  4044c4:	mov	x0, x22
  4044c8:	bl	404c80 <warn@@Base+0x1868>
  4044cc:	stp	x0, xzr, [x28]
  4044d0:	ldrb	w1, [x19]
  4044d4:	ldrh	w0, [x20, w1, sxtw #1]
  4044d8:	tbz	w0, #6, 4044ec <warn@@Base+0x10d4>
  4044dc:	nop
  4044e0:	ldrb	w1, [x19, #1]!
  4044e4:	ldrh	w2, [x20, w1, sxtw #1]
  4044e8:	tbnz	w2, #6, 4044e0 <warn@@Base+0x10c8>
  4044ec:	add	x26, x26, #0x1
  4044f0:	cbnz	w1, 404430 <warn@@Base+0x1018>
  4044f4:	mov	x0, x22
  4044f8:	bl	4012c0 <free@plt>
  4044fc:	ldp	x19, x20, [sp, #16]
  404500:	ldp	x21, x22, [sp, #32]
  404504:	ldp	x23, x24, [sp, #48]
  404508:	ldp	x27, x28, [sp, #80]
  40450c:	mov	x0, x25
  404510:	ldp	x25, x26, [sp, #64]
  404514:	ldp	x29, x30, [sp], #112
  404518:	ret
  40451c:	mov	w24, #0x0                   	// #0
  404520:	mov	w23, #0x0                   	// #0
  404524:	mov	w21, #0x0                   	// #0
  404528:	b	4044c0 <warn@@Base+0x10a8>
  40452c:	cmp	w1, #0x5c
  404530:	b.eq	404550 <warn@@Base+0x1138>  // b.none
  404534:	cbz	w23, 404558 <warn@@Base+0x1140>
  404538:	cmp	w1, #0x27
  40453c:	b.eq	404548 <warn@@Base+0x1130>  // b.none
  404540:	strb	w1, [x2], #1
  404544:	b	4044b8 <warn@@Base+0x10a0>
  404548:	mov	w23, #0x0                   	// #0
  40454c:	b	4044b8 <warn@@Base+0x10a0>
  404550:	mov	w21, #0x1                   	// #1
  404554:	b	4044b8 <warn@@Base+0x10a0>
  404558:	cbz	w24, 404570 <warn@@Base+0x1158>
  40455c:	mov	w21, w23
  404560:	cmp	w1, #0x22
  404564:	b.ne	404540 <warn@@Base+0x1128>  // b.any
  404568:	mov	w24, #0x0                   	// #0
  40456c:	b	4044b8 <warn@@Base+0x10a0>
  404570:	mov	w21, w24
  404574:	cmp	w1, #0x27
  404578:	mov	w23, #0x1                   	// #1
  40457c:	b.eq	4044b8 <warn@@Base+0x10a0>  // b.none
  404580:	cmp	w1, #0x22
  404584:	b.eq	4045ac <warn@@Base+0x1194>  // b.none
  404588:	mov	w23, w24
  40458c:	strb	w1, [x2], #1
  404590:	b	4044b8 <warn@@Base+0x10a0>
  404594:	mov	x0, #0x40                  	// #64
  404598:	bl	404bb0 <warn@@Base+0x1798>
  40459c:	mov	w27, #0x8                   	// #8
  4045a0:	mov	x25, x0
  4045a4:	ldr	x2, [sp, #104]
  4045a8:	b	404484 <warn@@Base+0x106c>
  4045ac:	mov	w23, w24
  4045b0:	mov	w24, #0x1                   	// #1
  4045b4:	b	4044b8 <warn@@Base+0x10a0>
  4045b8:	cbz	x1, 404690 <warn@@Base+0x1278>
  4045bc:	stp	x29, x30, [sp, #-80]!
  4045c0:	mov	x29, sp
  4045c4:	stp	x21, x22, [sp, #32]
  4045c8:	ldr	x21, [x0]
  4045cc:	stp	x23, x24, [sp, #48]
  4045d0:	mov	x24, x0
  4045d4:	cbz	x21, 404688 <warn@@Base+0x1270>
  4045d8:	adrp	x22, 406000 <warn@@Base+0x2be8>
  4045dc:	add	x22, x22, #0x60
  4045e0:	stp	x19, x20, [sp, #16]
  4045e4:	mov	x20, x1
  4045e8:	mov	w23, #0x22                  	// #34
  4045ec:	str	x25, [sp, #64]
  4045f0:	mov	w25, #0x27                  	// #39
  4045f4:	ldrb	w19, [x21]
  4045f8:	cbnz	w19, 404608 <warn@@Base+0x11f0>
  4045fc:	b	404664 <warn@@Base+0x124c>
  404600:	ldrb	w19, [x21, #1]!
  404604:	cbz	w19, 404664 <warn@@Base+0x124c>
  404608:	ldrh	w2, [x22, w19, sxtw #1]
  40460c:	mov	x1, x20
  404610:	mov	w0, #0x5c                  	// #92
  404614:	tbnz	w2, #6, 404628 <warn@@Base+0x1210>
  404618:	cmp	w19, w0
  40461c:	ccmp	w19, w25, #0x4, ne  // ne = any
  404620:	ccmp	w19, w23, #0x4, ne  // ne = any
  404624:	b.ne	404634 <warn@@Base+0x121c>  // b.any
  404628:	bl	401140 <fputc@plt>
  40462c:	cmn	w0, #0x1
  404630:	b.eq	404648 <warn@@Base+0x1230>  // b.none
  404634:	mov	w0, w19
  404638:	mov	x1, x20
  40463c:	bl	401140 <fputc@plt>
  404640:	cmn	w0, #0x1
  404644:	b.ne	404600 <warn@@Base+0x11e8>  // b.any
  404648:	ldp	x19, x20, [sp, #16]
  40464c:	mov	w0, #0x1                   	// #1
  404650:	ldr	x25, [sp, #64]
  404654:	ldp	x21, x22, [sp, #32]
  404658:	ldp	x23, x24, [sp, #48]
  40465c:	ldp	x29, x30, [sp], #80
  404660:	ret
  404664:	mov	x1, x20
  404668:	mov	w0, #0xa                   	// #10
  40466c:	bl	401140 <fputc@plt>
  404670:	cmn	w0, #0x1
  404674:	b.eq	404648 <warn@@Base+0x1230>  // b.none
  404678:	ldr	x21, [x24, #8]!
  40467c:	cbnz	x21, 4045f4 <warn@@Base+0x11dc>
  404680:	ldp	x19, x20, [sp, #16]
  404684:	ldr	x25, [sp, #64]
  404688:	mov	w0, #0x0                   	// #0
  40468c:	b	404654 <warn@@Base+0x123c>
  404690:	mov	w0, #0x1                   	// #1
  404694:	ret
  404698:	stp	x29, x30, [sp, #-288]!
  40469c:	mov	x29, sp
  4046a0:	ldr	w3, [x0]
  4046a4:	stp	x23, x24, [sp, #48]
  4046a8:	mov	x24, x0
  4046ac:	cmp	w3, #0x1
  4046b0:	ldr	x0, [x1]
  4046b4:	str	x0, [sp, #152]
  4046b8:	b.le	404808 <warn@@Base+0x13f0>
  4046bc:	mov	w23, #0x0                   	// #0
  4046c0:	stp	x19, x20, [sp, #16]
  4046c4:	mov	w20, #0x7d0                 	// #2000
  4046c8:	stp	x21, x22, [sp, #32]
  4046cc:	mov	x21, x1
  4046d0:	stp	x25, x26, [sp, #64]
  4046d4:	adrp	x25, 405000 <warn@@Base+0x1be8>
  4046d8:	adrp	x26, 406000 <warn@@Base+0x2be8>
  4046dc:	add	x25, x25, #0xe58
  4046e0:	add	x1, x26, #0x60
  4046e4:	stp	x27, x28, [sp, #80]
  4046e8:	mov	w28, #0x1                   	// #1
  4046ec:	str	x1, [sp, #96]
  4046f0:	b	4047d0 <warn@@Base+0x13b8>
  4046f4:	subs	w20, w20, #0x1
  4046f8:	b.eq	404994 <warn@@Base+0x157c>  // b.none
  4046fc:	add	x27, x1, #0x1
  404700:	add	x2, sp, #0xa0
  404704:	mov	x1, x27
  404708:	mov	w0, #0x0                   	// #0
  40470c:	bl	401350 <__xstat@plt>
  404710:	tbnz	w0, #31, 404814 <warn@@Base+0x13fc>
  404714:	ldr	w0, [sp, #176]
  404718:	and	w0, w0, #0xf000
  40471c:	cmp	w0, #0x4, lsl #12
  404720:	b.eq	4049b4 <warn@@Base+0x159c>  // b.none
  404724:	mov	x0, x27
  404728:	mov	x1, x25
  40472c:	bl	401180 <fopen@plt>
  404730:	mov	x27, x0
  404734:	cbz	x0, 404814 <warn@@Base+0x13fc>
  404738:	mov	w2, #0x2                   	// #2
  40473c:	mov	x1, #0x0                   	// #0
  404740:	bl	401250 <fseek@plt>
  404744:	cmn	w0, #0x1
  404748:	b.eq	4047b0 <warn@@Base+0x1398>  // b.none
  40474c:	mov	x0, x27
  404750:	bl	401130 <ftell@plt>
  404754:	mov	x26, x0
  404758:	cmn	x0, #0x1
  40475c:	b.eq	4047b0 <warn@@Base+0x1398>  // b.none
  404760:	mov	x0, x27
  404764:	mov	w2, #0x0                   	// #0
  404768:	mov	x1, #0x0                   	// #0
  40476c:	bl	401250 <fseek@plt>
  404770:	cmn	w0, #0x1
  404774:	b.eq	4047b0 <warn@@Base+0x1398>  // b.none
  404778:	add	x0, x26, #0x1
  40477c:	bl	404bb0 <warn@@Base+0x1798>
  404780:	mov	x1, #0x1                   	// #1
  404784:	mov	x3, x27
  404788:	mov	x2, x26
  40478c:	str	x0, [sp, #104]
  404790:	bl	4012b0 <fread@plt>
  404794:	mov	x1, x0
  404798:	cmp	x26, x0
  40479c:	b.eq	404824 <warn@@Base+0x140c>  // b.none
  4047a0:	mov	x0, x27
  4047a4:	str	x1, [sp, #112]
  4047a8:	bl	401380 <ferror@plt>
  4047ac:	cbz	w0, 404820 <warn@@Base+0x1408>
  4047b0:	mov	x0, x27
  4047b4:	bl	401170 <fclose@plt>
  4047b8:	ldr	w3, [x24]
  4047bc:	mov	w23, w28
  4047c0:	add	w28, w28, #0x1
  4047c4:	cmp	w3, w28
  4047c8:	b.le	4047f8 <warn@@Base+0x13e0>
  4047cc:	ldr	x0, [x21]
  4047d0:	sxtw	x19, w28
  4047d4:	sbfiz	x22, x28, #3, #32
  4047d8:	ldr	x1, [x0, x19, lsl #3]
  4047dc:	ldrb	w2, [x1]
  4047e0:	cmp	w2, #0x40
  4047e4:	b.eq	4046f4 <warn@@Base+0x12dc>  // b.none
  4047e8:	mov	w23, w28
  4047ec:	add	w28, w28, #0x1
  4047f0:	cmp	w3, w28
  4047f4:	b.gt	4047cc <warn@@Base+0x13b4>
  4047f8:	ldp	x19, x20, [sp, #16]
  4047fc:	ldp	x21, x22, [sp, #32]
  404800:	ldp	x25, x26, [sp, #64]
  404804:	ldp	x27, x28, [sp, #80]
  404808:	ldp	x23, x24, [sp, #48]
  40480c:	ldp	x29, x30, [sp], #288
  404810:	ret
  404814:	ldr	w3, [x24]
  404818:	mov	w23, w28
  40481c:	b	4047ec <warn@@Base+0x13d4>
  404820:	ldr	x1, [sp, #112]
  404824:	ldr	x0, [sp, #104]
  404828:	strb	wzr, [x0, x1]
  40482c:	mov	x1, x0
  404830:	ldrb	w0, [x0]
  404834:	cbnz	w0, 404844 <warn@@Base+0x142c>
  404838:	b	404938 <warn@@Base+0x1520>
  40483c:	ldrb	w0, [x1, #1]!
  404840:	cbz	w0, 404938 <warn@@Base+0x1520>
  404844:	ldr	x2, [sp, #96]
  404848:	ldrh	w0, [x2, w0, sxtw #1]
  40484c:	tbnz	w0, #6, 40483c <warn@@Base+0x1424>
  404850:	ldr	x0, [sp, #104]
  404854:	bl	4043d8 <warn@@Base+0xfc0>
  404858:	mov	x5, x0
  40485c:	ldr	x9, [x21]
  404860:	ldr	x0, [sp, #152]
  404864:	cmp	x9, x0
  404868:	b.eq	4049d8 <warn@@Base+0x15c0>  // b.none
  40486c:	ldr	x1, [x5]
  404870:	cbz	x1, 404980 <warn@@Base+0x1568>
  404874:	mov	x1, #0x0                   	// #0
  404878:	add	x1, x1, #0x1
  40487c:	lsl	x6, x1, #3
  404880:	ldr	x2, [x5, x1, lsl #3]
  404884:	cbnz	x2, 404878 <warn@@Base+0x1460>
  404888:	add	x7, x19, x1
  40488c:	mov	w8, w1
  404890:	lsl	x7, x7, #3
  404894:	ldr	x0, [x9, x19, lsl #3]
  404898:	stp	x5, x1, [sp, #112]
  40489c:	stp	x6, x7, [sp, #128]
  4048a0:	str	w8, [sp, #148]
  4048a4:	bl	4012c0 <free@plt>
  4048a8:	ldrsw	x2, [x24]
  4048ac:	ldr	x1, [sp, #120]
  4048b0:	add	x2, x2, #0x1
  4048b4:	ldr	x0, [x21]
  4048b8:	add	x1, x2, x1
  4048bc:	lsl	x1, x1, #3
  4048c0:	bl	404c38 <warn@@Base+0x1820>
  4048c4:	mov	x1, x0
  4048c8:	ldr	w2, [x24]
  4048cc:	add	x4, x22, #0x8
  4048d0:	ldr	x7, [sp, #136]
  4048d4:	sub	w2, w2, w28
  4048d8:	str	x1, [x21]
  4048dc:	add	x1, x1, x4
  4048e0:	add	x0, x0, x7
  4048e4:	sbfiz	x2, x2, #3, #32
  4048e8:	bl	4010e0 <memmove@plt>
  4048ec:	mov	w28, w23
  4048f0:	ldr	x5, [sp, #112]
  4048f4:	ldr	x6, [sp, #128]
  4048f8:	mov	x1, x5
  4048fc:	ldr	x0, [x21]
  404900:	mov	x2, x6
  404904:	add	x0, x0, x22
  404908:	bl	4010d0 <memcpy@plt>
  40490c:	ldr	w1, [x24]
  404910:	ldr	w8, [sp, #148]
  404914:	sub	w1, w1, #0x1
  404918:	ldr	x5, [sp, #112]
  40491c:	add	w1, w1, w8
  404920:	str	w1, [x24]
  404924:	mov	x0, x5
  404928:	bl	4012c0 <free@plt>
  40492c:	ldr	x0, [sp, #104]
  404930:	bl	4012c0 <free@plt>
  404934:	b	4047b0 <warn@@Base+0x1398>
  404938:	mov	x0, #0x8                   	// #8
  40493c:	bl	404bb0 <warn@@Base+0x1798>
  404940:	mov	x5, x0
  404944:	ldr	x9, [x21]
  404948:	ldr	x0, [sp, #152]
  40494c:	str	xzr, [x5]
  404950:	cmp	x0, x9
  404954:	b.ne	404980 <warn@@Base+0x1568>  // b.any
  404958:	str	x5, [sp, #112]
  40495c:	bl	4042e8 <warn@@Base+0xed0>
  404960:	mov	x7, x22
  404964:	mov	x9, x0
  404968:	mov	w8, #0x0                   	// #0
  40496c:	mov	x1, #0x0                   	// #0
  404970:	mov	x6, #0x0                   	// #0
  404974:	str	x0, [x21]
  404978:	ldr	x5, [sp, #112]
  40497c:	b	404894 <warn@@Base+0x147c>
  404980:	mov	x7, x22
  404984:	mov	w8, #0x0                   	// #0
  404988:	mov	x1, #0x0                   	// #0
  40498c:	mov	x6, #0x0                   	// #0
  404990:	b	404894 <warn@@Base+0x147c>
  404994:	adrp	x3, 418000 <warn@@Base+0x14be8>
  404998:	adrp	x1, 405000 <warn@@Base+0x1be8>
  40499c:	ldr	x2, [x0]
  4049a0:	add	x1, x1, #0xdf8
  4049a4:	ldr	x0, [x3, #768]
  4049a8:	bl	401360 <fprintf@plt>
  4049ac:	mov	w0, #0x1                   	// #1
  4049b0:	bl	404ac0 <warn@@Base+0x16a8>
  4049b4:	ldr	x2, [x21]
  4049b8:	adrp	x0, 418000 <warn@@Base+0x14be8>
  4049bc:	adrp	x1, 405000 <warn@@Base+0x1be8>
  4049c0:	add	x1, x1, #0xe28
  4049c4:	ldr	x0, [x0, #768]
  4049c8:	ldr	x2, [x2]
  4049cc:	bl	401360 <fprintf@plt>
  4049d0:	mov	w0, #0x1                   	// #1
  4049d4:	bl	404ac0 <warn@@Base+0x16a8>
  4049d8:	ldr	x1, [x5]
  4049dc:	stp	x1, x5, [sp, #112]
  4049e0:	ldr	x0, [sp, #152]
  4049e4:	bl	4042e8 <warn@@Base+0xed0>
  4049e8:	mov	x9, x0
  4049ec:	str	x0, [x21]
  4049f0:	ldp	x1, x5, [sp, #112]
  4049f4:	b	404870 <warn@@Base+0x1458>
  4049f8:	mov	x1, x0
  4049fc:	cbz	x0, 404a28 <warn@@Base+0x1610>
  404a00:	ldr	x2, [x1]
  404a04:	mov	w0, #0x0                   	// #0
  404a08:	cbz	x2, 404a24 <warn@@Base+0x160c>
  404a0c:	sub	x1, x1, #0x8
  404a10:	mov	x2, #0x1                   	// #1
  404a14:	mov	w0, w2
  404a18:	add	x2, x2, #0x1
  404a1c:	ldr	x3, [x1, x2, lsl #3]
  404a20:	cbnz	x3, 404a14 <warn@@Base+0x15fc>
  404a24:	ret
  404a28:	mov	w0, #0x0                   	// #0
  404a2c:	ret
  404a30:	mov	x1, x0
  404a34:	adrp	x2, 406000 <warn@@Base+0x2be8>
  404a38:	add	x0, x2, #0x60
  404a3c:	mov	w3, #0x88                  	// #136
  404a40:	ldrb	w2, [x1]
  404a44:	ldrh	w0, [x0, w2, sxtw #1]
  404a48:	tst	w3, w0
  404a4c:	b.eq	404a5c <warn@@Base+0x1644>  // b.none
  404a50:	ldrb	w0, [x1, #1]
  404a54:	cmp	w0, #0x3a
  404a58:	b.eq	404a84 <warn@@Base+0x166c>  // b.none
  404a5c:	mov	x0, x1
  404a60:	cbz	w2, 404a80 <warn@@Base+0x1668>
  404a64:	mov	w3, #0x5c                  	// #92
  404a68:	add	x1, x1, #0x1
  404a6c:	cmp	w2, #0x2f
  404a70:	ccmp	w2, w3, #0x4, ne  // ne = any
  404a74:	csel	x0, x0, x1, ne  // ne = any
  404a78:	ldrb	w2, [x1]
  404a7c:	cbnz	w2, 404a68 <warn@@Base+0x1650>
  404a80:	ret
  404a84:	ldrb	w2, [x1, #2]
  404a88:	add	x1, x1, #0x2
  404a8c:	b	404a5c <warn@@Base+0x1644>
  404a90:	ldrb	w2, [x0]
  404a94:	mov	x1, x0
  404a98:	cbz	w2, 404ab4 <warn@@Base+0x169c>
  404a9c:	nop
  404aa0:	add	x1, x1, #0x1
  404aa4:	cmp	w2, #0x2f
  404aa8:	csel	x0, x0, x1, ne  // ne = any
  404aac:	ldrb	w2, [x1]
  404ab0:	cbnz	w2, 404aa0 <warn@@Base+0x1688>
  404ab4:	ret
  404ab8:	b	404a90 <warn@@Base+0x1678>
  404abc:	nop
  404ac0:	stp	x29, x30, [sp, #-32]!
  404ac4:	adrp	x1, 418000 <warn@@Base+0x14be8>
  404ac8:	mov	x29, sp
  404acc:	str	x19, [sp, #16]
  404ad0:	mov	w19, w0
  404ad4:	ldr	x0, [x1, #1064]
  404ad8:	cbz	x0, 404ae0 <warn@@Base+0x16c8>
  404adc:	blr	x0
  404ae0:	mov	w0, w19
  404ae4:	bl	401110 <exit@plt>
  404ae8:	stp	x29, x30, [sp, #-32]!
  404aec:	adrp	x2, 418000 <warn@@Base+0x14be8>
  404af0:	mov	x29, sp
  404af4:	str	x19, [sp, #16]
  404af8:	adrp	x19, 418000 <warn@@Base+0x14be8>
  404afc:	str	x0, [x2, #760]
  404b00:	ldr	x1, [x19, #1040]
  404b04:	cbz	x1, 404b14 <warn@@Base+0x16fc>
  404b08:	ldr	x19, [sp, #16]
  404b0c:	ldp	x29, x30, [sp], #32
  404b10:	ret
  404b14:	mov	x0, #0x0                   	// #0
  404b18:	bl	401120 <sbrk@plt>
  404b1c:	str	x0, [x19, #1040]
  404b20:	ldr	x19, [sp, #16]
  404b24:	ldp	x29, x30, [sp], #32
  404b28:	ret
  404b2c:	nop
  404b30:	stp	x29, x30, [sp, #-32]!
  404b34:	adrp	x1, 418000 <warn@@Base+0x14be8>
  404b38:	mov	x29, sp
  404b3c:	stp	x19, x20, [sp, #16]
  404b40:	mov	x19, x0
  404b44:	mov	x0, #0x0                   	// #0
  404b48:	ldr	x20, [x1, #1040]
  404b4c:	cbz	x20, 404b9c <warn@@Base+0x1784>
  404b50:	bl	401120 <sbrk@plt>
  404b54:	sub	x5, x0, x20
  404b58:	adrp	x1, 418000 <warn@@Base+0x14be8>
  404b5c:	adrp	x0, 418000 <warn@@Base+0x14be8>
  404b60:	adrp	x6, 405000 <warn@@Base+0x1be8>
  404b64:	adrp	x3, 406000 <warn@@Base+0x2be8>
  404b68:	ldr	x2, [x1, #760]
  404b6c:	add	x6, x6, #0xe20
  404b70:	ldr	x0, [x0, #768]
  404b74:	add	x3, x3, #0x260
  404b78:	ldrb	w1, [x2]
  404b7c:	mov	x4, x19
  404b80:	cmp	w1, #0x0
  404b84:	adrp	x1, 406000 <warn@@Base+0x2be8>
  404b88:	csel	x3, x3, x6, ne  // ne = any
  404b8c:	add	x1, x1, #0x268
  404b90:	bl	401360 <fprintf@plt>
  404b94:	mov	w0, #0x1                   	// #1
  404b98:	bl	404ac0 <warn@@Base+0x16a8>
  404b9c:	bl	401120 <sbrk@plt>
  404ba0:	adrp	x5, 418000 <warn@@Base+0x14be8>
  404ba4:	add	x5, x5, #0x320
  404ba8:	sub	x5, x0, x5
  404bac:	b	404b58 <warn@@Base+0x1740>
  404bb0:	stp	x29, x30, [sp, #-32]!
  404bb4:	cmp	x0, #0x0
  404bb8:	mov	x29, sp
  404bbc:	str	x19, [sp, #16]
  404bc0:	csinc	x19, x0, xzr, ne  // ne = any
  404bc4:	mov	x0, x19
  404bc8:	bl	401190 <malloc@plt>
  404bcc:	cbz	x0, 404bdc <warn@@Base+0x17c4>
  404bd0:	ldr	x19, [sp, #16]
  404bd4:	ldp	x29, x30, [sp], #32
  404bd8:	ret
  404bdc:	mov	x0, x19
  404be0:	bl	404b30 <warn@@Base+0x1718>
  404be4:	nop
  404be8:	stp	x29, x30, [sp, #-32]!
  404bec:	cmp	x0, #0x0
  404bf0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404bf4:	mov	x29, sp
  404bf8:	stp	x19, x20, [sp, #16]
  404bfc:	b.ne	404c24 <warn@@Base+0x180c>  // b.any
  404c00:	mov	x19, #0x1                   	// #1
  404c04:	mov	x20, x19
  404c08:	mov	x1, x19
  404c0c:	mov	x0, x20
  404c10:	bl	4011d0 <calloc@plt>
  404c14:	cbz	x0, 404c30 <warn@@Base+0x1818>
  404c18:	ldp	x19, x20, [sp, #16]
  404c1c:	ldp	x29, x30, [sp], #32
  404c20:	ret
  404c24:	mov	x20, x0
  404c28:	mov	x19, x1
  404c2c:	b	404c08 <warn@@Base+0x17f0>
  404c30:	mul	x0, x20, x19
  404c34:	bl	404b30 <warn@@Base+0x1718>
  404c38:	stp	x29, x30, [sp, #-32]!
  404c3c:	cmp	x1, #0x0
  404c40:	mov	x29, sp
  404c44:	str	x19, [sp, #16]
  404c48:	csinc	x19, x1, xzr, ne  // ne = any
  404c4c:	cbz	x0, 404c68 <warn@@Base+0x1850>
  404c50:	mov	x1, x19
  404c54:	bl	4011f0 <realloc@plt>
  404c58:	cbz	x0, 404c74 <warn@@Base+0x185c>
  404c5c:	ldr	x19, [sp, #16]
  404c60:	ldp	x29, x30, [sp], #32
  404c64:	ret
  404c68:	mov	x0, x19
  404c6c:	bl	401190 <malloc@plt>
  404c70:	b	404c58 <warn@@Base+0x1840>
  404c74:	mov	x0, x19
  404c78:	bl	404b30 <warn@@Base+0x1718>
  404c7c:	nop
  404c80:	stp	x29, x30, [sp, #-32]!
  404c84:	mov	x29, sp
  404c88:	stp	x19, x20, [sp, #16]
  404c8c:	mov	x20, x0
  404c90:	bl	401100 <strlen@plt>
  404c94:	add	x19, x0, #0x1
  404c98:	mov	x0, x19
  404c9c:	bl	404bb0 <warn@@Base+0x1798>
  404ca0:	mov	x2, x19
  404ca4:	mov	x1, x20
  404ca8:	ldp	x19, x20, [sp, #16]
  404cac:	ldp	x29, x30, [sp], #32
  404cb0:	b	4010d0 <memcpy@plt>
  404cb4:	nop
  404cb8:	stp	x29, x30, [sp, #-64]!
  404cbc:	mov	x29, sp
  404cc0:	stp	x19, x20, [sp, #16]
  404cc4:	adrp	x20, 417000 <warn@@Base+0x13be8>
  404cc8:	add	x20, x20, #0xde0
  404ccc:	stp	x21, x22, [sp, #32]
  404cd0:	adrp	x21, 417000 <warn@@Base+0x13be8>
  404cd4:	add	x21, x21, #0xdd8
  404cd8:	sub	x20, x20, x21
  404cdc:	mov	w22, w0
  404ce0:	stp	x23, x24, [sp, #48]
  404ce4:	mov	x23, x1
  404ce8:	mov	x24, x2
  404cec:	bl	401098 <memcpy@plt-0x38>
  404cf0:	cmp	xzr, x20, asr #3
  404cf4:	b.eq	404d20 <warn@@Base+0x1908>  // b.none
  404cf8:	asr	x20, x20, #3
  404cfc:	mov	x19, #0x0                   	// #0
  404d00:	ldr	x3, [x21, x19, lsl #3]
  404d04:	mov	x2, x24
  404d08:	add	x19, x19, #0x1
  404d0c:	mov	x1, x23
  404d10:	mov	w0, w22
  404d14:	blr	x3
  404d18:	cmp	x20, x19
  404d1c:	b.ne	404d00 <warn@@Base+0x18e8>  // b.any
  404d20:	ldp	x19, x20, [sp, #16]
  404d24:	ldp	x21, x22, [sp, #32]
  404d28:	ldp	x23, x24, [sp, #48]
  404d2c:	ldp	x29, x30, [sp], #64
  404d30:	ret
  404d34:	nop
  404d38:	ret

Disassembly of section .fini:

0000000000404d3c <.fini>:
  404d3c:	stp	x29, x30, [sp, #-16]!
  404d40:	mov	x29, sp
  404d44:	ldp	x29, x30, [sp], #16
  404d48:	ret
