---
permalink: /
title: "academicpages is a ready-to-fork GitHub Pages template for academic personal websites"
excerpt: "About me"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---
Welcome to my website!
I am Yuanlong Xiao, a Ph.D candidate in Electrical and System Engineering at the 
University of Pennsylvania. I am doing my research under Prof. [Andr√© DeHon](http://ic.ese.upenn.edu/people.html). 

Research Interest
======
Currently, I mainly focused on accelerating FPGA compile time by overlay techniquues,
like partial reconfiguration, Network-on-a-Chip overlay, RISC-V and High-Level Sythesis. 

Past Research
======
I got my master degree in State Key Laboratory of ASIC & System, Fudan University.
During that 3 years, I mainly focused on FPGA silicon layout design. 


For more info
------
My resume can be found in [Download paper here](http://vagrantxiao.github.io/files/YuanlongXiaoResume.pdf).
