
controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020ec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080021ac  080021ac  000031ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021ec  080021ec  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080021ec  080021ec  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021ec  080021ec  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021ec  080021ec  000031ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021f0  080021f0  000031f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080021f4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  2000000c  08002200  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  08002200  000040a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006645  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001486  00000000  00000000  0000a679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  0000bb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000567  00000000  00000000  0000c238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019901  00000000  00000000  0000c79f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ed0  00000000  00000000  000260a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a45be  00000000  00000000  0002df70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d252e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018b4  00000000  00000000  000d2574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000d3e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002194 	.word	0x08002194

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002194 	.word	0x08002194

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b099      	sub	sp, #100	@ 0x64
 8000224:	af18      	add	r7, sp, #96	@ 0x60

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa74 	bl	8000712 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f87d 	bl	8000328 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8ff 	bl	8000430 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000232:	f000 f8bf 	bl	80003b4 <MX_SPI3_Init>

  /* USER CODE BEGIN 2 */

  /* Turn On LED*/
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000236:	2380      	movs	r3, #128	@ 0x80
 8000238:	0059      	lsls	r1, r3, #1
 800023a:	23a0      	movs	r3, #160	@ 0xa0
 800023c:	05db      	lsls	r3, r3, #23
 800023e:	2200      	movs	r2, #0
 8000240:	0018      	movs	r0, r3
 8000242:	f000 fd2b 	bl	8000c9c <HAL_GPIO_WritePin>

  /* Set NSS (CSb) to High */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000246:	2380      	movs	r3, #128	@ 0x80
 8000248:	0219      	lsls	r1, r3, #8
 800024a:	23a0      	movs	r3, #160	@ 0xa0
 800024c:	05db      	lsls	r3, r3, #23
 800024e:	2201      	movs	r2, #1
 8000250:	0018      	movs	r0, r3
 8000252:	f000 fd23 	bl	8000c9c <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 8000256:	23fa      	movs	r3, #250	@ 0xfa
 8000258:	009b      	lsls	r3, r3, #2
 800025a:	0018      	movs	r0, r3
 800025c:	f000 fad4 	bl	8000808 <HAL_Delay>

  // Daisy-Chain Command
  // -------------------------------------------------------------------------------
  // TX order (First to Last): cmd0,cmd1
  aTxBuffer[0] = cmd0;
 8000260:	2225      	movs	r2, #37	@ 0x25
 8000262:	4b2f      	ldr	r3, [pc, #188]	@ (8000320 <main+0x100>)
 8000264:	701a      	strb	r2, [r3, #0]
  aTxBuffer[1] = cmd1;
 8000266:	2200      	movs	r2, #0
 8000268:	4b2d      	ldr	r3, [pc, #180]	@ (8000320 <main+0x100>)
 800026a:	705a      	strb	r2, [r3, #1]

  SPI_TX(hspi3, aTxBuffer, BUFFERSIZECMD);
 800026c:	4c2d      	ldr	r4, [pc, #180]	@ (8000324 <main+0x104>)
 800026e:	2302      	movs	r3, #2
 8000270:	9316      	str	r3, [sp, #88]	@ 0x58
 8000272:	4b2b      	ldr	r3, [pc, #172]	@ (8000320 <main+0x100>)
 8000274:	9315      	str	r3, [sp, #84]	@ 0x54
 8000276:	466b      	mov	r3, sp
 8000278:	0018      	movs	r0, r3
 800027a:	0023      	movs	r3, r4
 800027c:	3310      	adds	r3, #16
 800027e:	2254      	movs	r2, #84	@ 0x54
 8000280:	0019      	movs	r1, r3
 8000282:	f001 ff7d 	bl	8002180 <memcpy>
 8000286:	6820      	ldr	r0, [r4, #0]
 8000288:	6861      	ldr	r1, [r4, #4]
 800028a:	68a2      	ldr	r2, [r4, #8]
 800028c:	68e3      	ldr	r3, [r4, #12]
 800028e:	f000 f921 	bl	80004d4 <SPI_TX>

  // Switch-Data Command
  // -------------------------------------------------------------------------------
  // Switches states: swX=[7..0]
  aTxBuffer[0] = sw1;
 8000292:	2200      	movs	r2, #0
 8000294:	4b22      	ldr	r3, [pc, #136]	@ (8000320 <main+0x100>)
 8000296:	701a      	strb	r2, [r3, #0]
  aTxBuffer[1] = sw2;
 8000298:	2200      	movs	r2, #0
 800029a:	4b21      	ldr	r3, [pc, #132]	@ (8000320 <main+0x100>)
 800029c:	705a      	strb	r2, [r3, #1]
  aTxBuffer[2] = sw3;
 800029e:	22ff      	movs	r2, #255	@ 0xff
 80002a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000320 <main+0x100>)
 80002a2:	709a      	strb	r2, [r3, #2]
  aTxBuffer[3] = sw4;
 80002a4:	22ff      	movs	r2, #255	@ 0xff
 80002a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000320 <main+0x100>)
 80002a8:	70da      	strb	r2, [r3, #3]
  aTxBuffer[4] = sw5;
 80002aa:	22ff      	movs	r2, #255	@ 0xff
 80002ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000320 <main+0x100>)
 80002ae:	711a      	strb	r2, [r3, #4]
  aTxBuffer[5] = sw6;
 80002b0:	22ff      	movs	r2, #255	@ 0xff
 80002b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000320 <main+0x100>)
 80002b4:	715a      	strb	r2, [r3, #5]
  aTxBuffer[6] = sw7;
 80002b6:	2200      	movs	r2, #0
 80002b8:	4b19      	ldr	r3, [pc, #100]	@ (8000320 <main+0x100>)
 80002ba:	719a      	strb	r2, [r3, #6]
  aTxBuffer[7] = sw8;
 80002bc:	2200      	movs	r2, #0
 80002be:	4b18      	ldr	r3, [pc, #96]	@ (8000320 <main+0x100>)
 80002c0:	71da      	strb	r2, [r3, #7]

  SPI_TX(hspi3, aTxBuffer, BUFFERSIZEDATA);
 80002c2:	4c18      	ldr	r4, [pc, #96]	@ (8000324 <main+0x104>)
 80002c4:	2308      	movs	r3, #8
 80002c6:	9316      	str	r3, [sp, #88]	@ 0x58
 80002c8:	4b15      	ldr	r3, [pc, #84]	@ (8000320 <main+0x100>)
 80002ca:	9315      	str	r3, [sp, #84]	@ 0x54
 80002cc:	466b      	mov	r3, sp
 80002ce:	0018      	movs	r0, r3
 80002d0:	0023      	movs	r3, r4
 80002d2:	3310      	adds	r3, #16
 80002d4:	2254      	movs	r2, #84	@ 0x54
 80002d6:	0019      	movs	r1, r3
 80002d8:	f001 ff52 	bl	8002180 <memcpy>
 80002dc:	6820      	ldr	r0, [r4, #0]
 80002de:	6861      	ldr	r1, [r4, #4]
 80002e0:	68a2      	ldr	r2, [r4, #8]
 80002e2:	68e3      	ldr	r3, [r4, #12]
 80002e4:	f000 f8f6 	bl	80004d4 <SPI_TX>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		/* Toggle LED every half-second*/
		HAL_Delay(500);
 80002e8:	23fa      	movs	r3, #250	@ 0xfa
 80002ea:	005b      	lsls	r3, r3, #1
 80002ec:	0018      	movs	r0, r3
 80002ee:	f000 fa8b 	bl	8000808 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 80002f2:	2380      	movs	r3, #128	@ 0x80
 80002f4:	005a      	lsls	r2, r3, #1
 80002f6:	23a0      	movs	r3, #160	@ 0xa0
 80002f8:	05db      	lsls	r3, r3, #23
 80002fa:	0011      	movs	r1, r2
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 fcea 	bl	8000cd6 <HAL_GPIO_TogglePin>

		/* Toggle LED every half-second*/
		HAL_Delay(500);
 8000302:	23fa      	movs	r3, #250	@ 0xfa
 8000304:	005b      	lsls	r3, r3, #1
 8000306:	0018      	movs	r0, r3
 8000308:	f000 fa7e 	bl	8000808 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 800030c:	2380      	movs	r3, #128	@ 0x80
 800030e:	005a      	lsls	r2, r3, #1
 8000310:	23a0      	movs	r3, #160	@ 0xa0
 8000312:	05db      	lsls	r3, r3, #23
 8000314:	0011      	movs	r1, r2
 8000316:	0018      	movs	r0, r3
 8000318:	f000 fcdd 	bl	8000cd6 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 800031c:	46c0      	nop			@ (mov r8, r8)
 800031e:	e7e3      	b.n	80002e8 <main+0xc8>
 8000320:	2000008c 	.word	0x2000008c
 8000324:	20000028 	.word	0x20000028

08000328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000328:	b590      	push	{r4, r7, lr}
 800032a:	b099      	sub	sp, #100	@ 0x64
 800032c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032e:	2414      	movs	r4, #20
 8000330:	193b      	adds	r3, r7, r4
 8000332:	0018      	movs	r0, r3
 8000334:	234c      	movs	r3, #76	@ 0x4c
 8000336:	001a      	movs	r2, r3
 8000338:	2100      	movs	r1, #0
 800033a:	f001 fef5 	bl	8002128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	0018      	movs	r0, r3
 8000342:	2310      	movs	r3, #16
 8000344:	001a      	movs	r2, r3
 8000346:	2100      	movs	r1, #0
 8000348:	f001 feee 	bl	8002128 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 800034c:	2380      	movs	r3, #128	@ 0x80
 800034e:	00db      	lsls	r3, r3, #3
 8000350:	0018      	movs	r0, r3
 8000352:	f000 fcdb 	bl	8000d0c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000356:	193b      	adds	r3, r7, r4
 8000358:	2202      	movs	r2, #2
 800035a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800035c:	193b      	adds	r3, r7, r4
 800035e:	2280      	movs	r2, #128	@ 0x80
 8000360:	0052      	lsls	r2, r2, #1
 8000362:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000364:	193b      	adds	r3, r7, r4
 8000366:	2240      	movs	r2, #64	@ 0x40
 8000368:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800036a:	193b      	adds	r3, r7, r4
 800036c:	2200      	movs	r2, #0
 800036e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000370:	193b      	adds	r3, r7, r4
 8000372:	0018      	movs	r0, r3
 8000374:	f000 fd36 	bl	8000de4 <HAL_RCC_OscConfig>
 8000378:	1e03      	subs	r3, r0, #0
 800037a:	d001      	beq.n	8000380 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800037c:	f000 f8e4 	bl	8000548 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2207      	movs	r2, #7
 8000384:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2201      	movs	r2, #1
 800038a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800038c:	1d3b      	adds	r3, r7, #4
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	2200      	movs	r2, #0
 8000396:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000398:	1d3b      	adds	r3, r7, #4
 800039a:	2101      	movs	r1, #1
 800039c:	0018      	movs	r0, r3
 800039e:	f001 f94b 	bl	8001638 <HAL_RCC_ClockConfig>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003a6:	f000 f8cf 	bl	8000548 <Error_Handler>
  }
}
 80003aa:	46c0      	nop			@ (mov r8, r8)
 80003ac:	46bd      	mov	sp, r7
 80003ae:	b019      	add	sp, #100	@ 0x64
 80003b0:	bd90      	pop	{r4, r7, pc}
	...

080003b4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0

  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80003b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003ba:	4a1c      	ldr	r2, [pc, #112]	@ (800042c <MX_SPI3_Init+0x78>)
 80003bc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80003be:	4b1a      	ldr	r3, [pc, #104]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003c0:	2282      	movs	r2, #130	@ 0x82
 80003c2:	0052      	lsls	r2, r2, #1
 80003c4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80003c6:	4b18      	ldr	r3, [pc, #96]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80003cc:	4b16      	ldr	r3, [pc, #88]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003ce:	22e0      	movs	r2, #224	@ 0xe0
 80003d0:	00d2      	lsls	r2, r2, #3
 80003d2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003d4:	4b14      	ldr	r3, [pc, #80]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003da:	4b13      	ldr	r3, [pc, #76]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003dc:	2200      	movs	r2, #0
 80003de:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80003e0:	4b11      	ldr	r3, [pc, #68]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003e2:	2280      	movs	r2, #128	@ 0x80
 80003e4:	0092      	lsls	r2, r2, #2
 80003e6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80003e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003ea:	2238      	movs	r2, #56	@ 0x38
 80003ec:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_SPI3_Init+0x74>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000400:	4b09      	ldr	r3, [pc, #36]	@ (8000428 <MX_SPI3_Init+0x74>)
 8000402:	2207      	movs	r2, #7
 8000404:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000406:	4b08      	ldr	r3, [pc, #32]	@ (8000428 <MX_SPI3_Init+0x74>)
 8000408:	2200      	movs	r2, #0
 800040a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800040c:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <MX_SPI3_Init+0x74>)
 800040e:	2208      	movs	r2, #8
 8000410:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000412:	4b05      	ldr	r3, [pc, #20]	@ (8000428 <MX_SPI3_Init+0x74>)
 8000414:	0018      	movs	r0, r3
 8000416:	f001 fb03 	bl	8001a20 <HAL_SPI_Init>
 800041a:	1e03      	subs	r3, r0, #0
 800041c:	d001      	beq.n	8000422 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800041e:	f000 f893 	bl	8000548 <Error_Handler>
  }

}
 8000422:	46c0      	nop			@ (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	20000028 	.word	0x20000028
 800042c:	40003c00 	.word	0x40003c00

08000430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000430:	b590      	push	{r4, r7, lr}
 8000432:	b089      	sub	sp, #36	@ 0x24
 8000434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000436:	240c      	movs	r4, #12
 8000438:	193b      	adds	r3, r7, r4
 800043a:	0018      	movs	r0, r3
 800043c:	2314      	movs	r3, #20
 800043e:	001a      	movs	r2, r3
 8000440:	2100      	movs	r1, #0
 8000442:	f001 fe71 	bl	8002128 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000446:	4b22      	ldr	r3, [pc, #136]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 8000448:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800044a:	4b21      	ldr	r3, [pc, #132]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 800044c:	2104      	movs	r1, #4
 800044e:	430a      	orrs	r2, r1
 8000450:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000452:	4b1f      	ldr	r3, [pc, #124]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 8000454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000456:	2204      	movs	r2, #4
 8000458:	4013      	ands	r3, r2
 800045a:	60bb      	str	r3, [r7, #8]
 800045c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045e:	4b1c      	ldr	r3, [pc, #112]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 8000460:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000462:	4b1b      	ldr	r3, [pc, #108]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 8000464:	2101      	movs	r1, #1
 8000466:	430a      	orrs	r2, r1
 8000468:	64da      	str	r2, [r3, #76]	@ 0x4c
 800046a:	4b19      	ldr	r3, [pc, #100]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 800046c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800046e:	2201      	movs	r2, #1
 8000470:	4013      	ands	r3, r2
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000476:	4b16      	ldr	r3, [pc, #88]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 8000478:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800047a:	4b15      	ldr	r3, [pc, #84]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 800047c:	2102      	movs	r1, #2
 800047e:	430a      	orrs	r2, r1
 8000480:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000482:	4b13      	ldr	r3, [pc, #76]	@ (80004d0 <MX_GPIO_Init+0xa0>)
 8000484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000486:	2202      	movs	r2, #2
 8000488:	4013      	ands	r3, r2
 800048a:	603b      	str	r3, [r7, #0]
 800048c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_15, GPIO_PIN_RESET);
 800048e:	2381      	movs	r3, #129	@ 0x81
 8000490:	0219      	lsls	r1, r3, #8
 8000492:	23a0      	movs	r3, #160	@ 0xa0
 8000494:	05db      	lsls	r3, r3, #23
 8000496:	2200      	movs	r2, #0
 8000498:	0018      	movs	r0, r3
 800049a:	f000 fbff 	bl	8000c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	2281      	movs	r2, #129	@ 0x81
 80004a2:	0212      	lsls	r2, r2, #8
 80004a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	2201      	movs	r2, #1
 80004aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	2200      	movs	r2, #0
 80004b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b2:	193b      	adds	r3, r7, r4
 80004b4:	2200      	movs	r2, #0
 80004b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b8:	193a      	adds	r2, r7, r4
 80004ba:	23a0      	movs	r3, #160	@ 0xa0
 80004bc:	05db      	lsls	r3, r3, #23
 80004be:	0011      	movs	r1, r2
 80004c0:	0018      	movs	r0, r3
 80004c2:	f000 fa77 	bl	80009b4 <HAL_GPIO_Init>

}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	46bd      	mov	sp, r7
 80004ca:	b009      	add	sp, #36	@ 0x24
 80004cc:	bd90      	pop	{r4, r7, pc}
 80004ce:	46c0      	nop			@ (mov r8, r8)
 80004d0:	40021000 	.word	0x40021000

080004d4 <SPI_TX>:

/* USER CODE BEGIN 4 */
void SPI_TX(SPI_HandleTypeDef hspi, uint8_t *pData, uint16_t Size)
{
 80004d4:	b084      	sub	sp, #16
 80004d6:	b5b0      	push	{r4, r5, r7, lr}
 80004d8:	af00      	add	r7, sp, #0
 80004da:	2510      	movs	r5, #16
 80004dc:	197c      	adds	r4, r7, r5
 80004de:	6020      	str	r0, [r4, #0]
 80004e0:	6061      	str	r1, [r4, #4]
 80004e2:	60a2      	str	r2, [r4, #8]
 80004e4:	60e3      	str	r3, [r4, #12]
	/*##-1- Start the Full Duplex Communication process ########################*/
	/* While the SPI in Transmit process, user can transmit data through "aTxBuffer" buffer */
	/* Timeout is set to 5S */

	/* Set NSS (CSb) to Low */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80004e6:	2380      	movs	r3, #128	@ 0x80
 80004e8:	0219      	lsls	r1, r3, #8
 80004ea:	23a0      	movs	r3, #160	@ 0xa0
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	2200      	movs	r2, #0
 80004f0:	0018      	movs	r0, r3
 80004f2:	f000 fbd3 	bl	8000c9c <HAL_GPIO_WritePin>

	switch (HAL_SPI_Transmit(&hspi, pData, Size, 5000))
 80004f6:	4c13      	ldr	r4, [pc, #76]	@ (8000544 <SPI_TX+0x70>)
 80004f8:	2368      	movs	r3, #104	@ 0x68
 80004fa:	195b      	adds	r3, r3, r5
 80004fc:	19db      	adds	r3, r3, r7
 80004fe:	881a      	ldrh	r2, [r3, #0]
 8000500:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000502:	1978      	adds	r0, r7, r5
 8000504:	0023      	movs	r3, r4
 8000506:	f001 fb39 	bl	8001b7c <HAL_SPI_Transmit>
 800050a:	0003      	movs	r3, r0
 800050c:	2b03      	cmp	r3, #3
 800050e:	d00e      	beq.n	800052e <SPI_TX+0x5a>
 8000510:	dc10      	bgt.n	8000534 <SPI_TX+0x60>
 8000512:	2b00      	cmp	r3, #0
 8000514:	d002      	beq.n	800051c <SPI_TX+0x48>
 8000516:	2b01      	cmp	r3, #1
 8000518:	d009      	beq.n	800052e <SPI_TX+0x5a>
	case HAL_ERROR:
		/* Call Timeout Handler */
		Error_Handler();
		break;
	default:
		break;
 800051a:	e00b      	b.n	8000534 <SPI_TX+0x60>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	0219      	lsls	r1, r3, #8
 8000520:	23a0      	movs	r3, #160	@ 0xa0
 8000522:	05db      	lsls	r3, r3, #23
 8000524:	2201      	movs	r2, #1
 8000526:	0018      	movs	r0, r3
 8000528:	f000 fbb8 	bl	8000c9c <HAL_GPIO_WritePin>
		break;
 800052c:	e003      	b.n	8000536 <SPI_TX+0x62>
		Error_Handler();
 800052e:	f000 f80b 	bl	8000548 <Error_Handler>
		break;
 8000532:	e000      	b.n	8000536 <SPI_TX+0x62>
		break;
 8000534:	46c0      	nop			@ (mov r8, r8)
	}
}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	bcb0      	pop	{r4, r5, r7}
 800053c:	bc08      	pop	{r3}
 800053e:	b004      	add	sp, #16
 8000540:	4718      	bx	r3
 8000542:	46c0      	nop			@ (mov r8, r8)
 8000544:	00001388 	.word	0x00001388

08000548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800054c:	b672      	cpsid	i
}
 800054e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000550:	46c0      	nop			@ (mov r8, r8)
 8000552:	e7fd      	b.n	8000550 <Error_Handler+0x8>

08000554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	@ (8000598 <HAL_MspInit+0x44>)
 800055c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800055e:	4b0e      	ldr	r3, [pc, #56]	@ (8000598 <HAL_MspInit+0x44>)
 8000560:	2180      	movs	r1, #128	@ 0x80
 8000562:	0549      	lsls	r1, r1, #21
 8000564:	430a      	orrs	r2, r1
 8000566:	659a      	str	r2, [r3, #88]	@ 0x58
 8000568:	4b0b      	ldr	r3, [pc, #44]	@ (8000598 <HAL_MspInit+0x44>)
 800056a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800056c:	2380      	movs	r3, #128	@ 0x80
 800056e:	055b      	lsls	r3, r3, #21
 8000570:	4013      	ands	r3, r2
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000576:	4b08      	ldr	r3, [pc, #32]	@ (8000598 <HAL_MspInit+0x44>)
 8000578:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800057a:	4b07      	ldr	r3, [pc, #28]	@ (8000598 <HAL_MspInit+0x44>)
 800057c:	2101      	movs	r1, #1
 800057e:	430a      	orrs	r2, r1
 8000580:	661a      	str	r2, [r3, #96]	@ 0x60
 8000582:	4b05      	ldr	r3, [pc, #20]	@ (8000598 <HAL_MspInit+0x44>)
 8000584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000586:	2201      	movs	r2, #1
 8000588:	4013      	ands	r3, r2
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b002      	add	sp, #8
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	40021000 	.word	0x40021000

0800059c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b08b      	sub	sp, #44	@ 0x2c
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a4:	2414      	movs	r4, #20
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	0018      	movs	r0, r3
 80005aa:	2314      	movs	r3, #20
 80005ac:	001a      	movs	r2, r3
 80005ae:	2100      	movs	r1, #0
 80005b0:	f001 fdba 	bl	8002128 <memset>
  if(hspi->Instance==SPI3)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000628 <HAL_SPI_MspInit+0x8c>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d12f      	bne.n	800061e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80005be:	4b1b      	ldr	r3, [pc, #108]	@ (800062c <HAL_SPI_MspInit+0x90>)
 80005c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80005c2:	4b1a      	ldr	r3, [pc, #104]	@ (800062c <HAL_SPI_MspInit+0x90>)
 80005c4:	2180      	movs	r1, #128	@ 0x80
 80005c6:	0209      	lsls	r1, r1, #8
 80005c8:	430a      	orrs	r2, r1
 80005ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80005cc:	4b17      	ldr	r3, [pc, #92]	@ (800062c <HAL_SPI_MspInit+0x90>)
 80005ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80005d0:	2380      	movs	r3, #128	@ 0x80
 80005d2:	021b      	lsls	r3, r3, #8
 80005d4:	4013      	ands	r3, r2
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005da:	4b14      	ldr	r3, [pc, #80]	@ (800062c <HAL_SPI_MspInit+0x90>)
 80005dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005de:	4b13      	ldr	r3, [pc, #76]	@ (800062c <HAL_SPI_MspInit+0x90>)
 80005e0:	2102      	movs	r1, #2
 80005e2:	430a      	orrs	r2, r1
 80005e4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80005e6:	4b11      	ldr	r3, [pc, #68]	@ (800062c <HAL_SPI_MspInit+0x90>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	2202      	movs	r2, #2
 80005ec:	4013      	ands	r3, r2
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80005f2:	0021      	movs	r1, r4
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2238      	movs	r2, #56	@ 0x38
 80005f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	2202      	movs	r2, #2
 80005fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000606:	187b      	adds	r3, r7, r1
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2206      	movs	r2, #6
 8000610:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000612:	187b      	adds	r3, r7, r1
 8000614:	4a06      	ldr	r2, [pc, #24]	@ (8000630 <HAL_SPI_MspInit+0x94>)
 8000616:	0019      	movs	r1, r3
 8000618:	0010      	movs	r0, r2
 800061a:	f000 f9cb 	bl	80009b4 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	46bd      	mov	sp, r7
 8000622:	b00b      	add	sp, #44	@ 0x2c
 8000624:	bd90      	pop	{r4, r7, pc}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	40003c00 	.word	0x40003c00
 800062c:	40021000 	.word	0x40021000
 8000630:	50000400 	.word	0x50000400

08000634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000638:	46c0      	nop			@ (mov r8, r8)
 800063a:	e7fd      	b.n	8000638 <NMI_Handler+0x4>

0800063c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000640:	46c0      	nop			@ (mov r8, r8)
 8000642:	e7fd      	b.n	8000640 <HardFault_Handler+0x4>

08000644 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800065c:	f000 f8ba 	bl	80007d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000660:	46c0      	nop			@ (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800066e:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <SystemInit+0x50>)
 8000670:	2280      	movs	r2, #128	@ 0x80
 8000672:	0512      	lsls	r2, r2, #20
 8000674:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 8000676:	4a11      	ldr	r2, [pc, #68]	@ (80006bc <SystemInit+0x54>)
 8000678:	2380      	movs	r3, #128	@ 0x80
 800067a:	58d3      	ldr	r3, [r2, r3]
 800067c:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 800067e:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <SystemInit+0x54>)
 8000680:	6a1b      	ldr	r3, [r3, #32]
 8000682:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	2380      	movs	r3, #128	@ 0x80
 8000688:	025b      	lsls	r3, r3, #9
 800068a:	4013      	ands	r3, r2
 800068c:	d010      	beq.n	80006b0 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	22ff      	movs	r2, #255	@ 0xff
 8000692:	4013      	ands	r3, r2
 8000694:	2bcc      	cmp	r3, #204	@ 0xcc
 8000696:	d00b      	beq.n	80006b0 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	22ff      	movs	r2, #255	@ 0xff
 800069c:	4013      	ands	r3, r2
 800069e:	2baa      	cmp	r3, #170	@ 0xaa
 80006a0:	d006      	beq.n	80006b0 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 80006a2:	4b06      	ldr	r3, [pc, #24]	@ (80006bc <SystemInit+0x54>)
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	4b05      	ldr	r3, [pc, #20]	@ (80006bc <SystemInit+0x54>)
 80006a8:	2180      	movs	r1, #128	@ 0x80
 80006aa:	02c9      	lsls	r1, r1, #11
 80006ac:	430a      	orrs	r2, r1
 80006ae:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80006b0:	46c0      	nop			@ (mov r8, r8)
 80006b2:	46bd      	mov	sp, r7
 80006b4:	b002      	add	sp, #8
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	e000ed00 	.word	0xe000ed00
 80006bc:	40022000 	.word	0x40022000

080006c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006c0:	480d      	ldr	r0, [pc, #52]	@ (80006f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006c4:	f7ff ffd0 	bl	8000668 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006c8:	480c      	ldr	r0, [pc, #48]	@ (80006fc <LoopForever+0x6>)
  ldr r1, =_edata
 80006ca:	490d      	ldr	r1, [pc, #52]	@ (8000700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000704 <LoopForever+0xe>)
  movs r3, #0
 80006ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006d0:	e002      	b.n	80006d8 <LoopCopyDataInit>

080006d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006d6:	3304      	adds	r3, #4

080006d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006dc:	d3f9      	bcc.n	80006d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006de:	4a0a      	ldr	r2, [pc, #40]	@ (8000708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006e0:	4c0a      	ldr	r4, [pc, #40]	@ (800070c <LoopForever+0x16>)
  movs r3, #0
 80006e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006e4:	e001      	b.n	80006ea <LoopFillZerobss>

080006e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e8:	3204      	adds	r2, #4

080006ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006ec:	d3fb      	bcc.n	80006e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80006ee:	f001 fd23 	bl	8002138 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006f2:	f7ff fd95 	bl	8000220 <main>

080006f6 <LoopForever>:

LoopForever:
  b LoopForever
 80006f6:	e7fe      	b.n	80006f6 <LoopForever>
  ldr   r0, =_estack
 80006f8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80006fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000700:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000704:	080021f4 	.word	0x080021f4
  ldr r2, =_sbss
 8000708:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800070c:	200000a4 	.word	0x200000a4

08000710 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000710:	e7fe      	b.n	8000710 <ADC_COMP1_2_IRQHandler>

08000712 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	b082      	sub	sp, #8
 8000716:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800071e:	2003      	movs	r0, #3
 8000720:	f000 f80e 	bl	8000740 <HAL_InitTick>
 8000724:	1e03      	subs	r3, r0, #0
 8000726:	d003      	beq.n	8000730 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000728:	1dfb      	adds	r3, r7, #7
 800072a:	2201      	movs	r2, #1
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	e001      	b.n	8000734 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000730:	f7ff ff10 	bl	8000554 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000734:	1dfb      	adds	r3, r7, #7
 8000736:	781b      	ldrb	r3, [r3, #0]
}
 8000738:	0018      	movs	r0, r3
 800073a:	46bd      	mov	sp, r7
 800073c:	b002      	add	sp, #8
 800073e:	bd80      	pop	{r7, pc}

08000740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000748:	230f      	movs	r3, #15
 800074a:	18fb      	adds	r3, r7, r3
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8000750:	4b1d      	ldr	r3, [pc, #116]	@ (80007c8 <HAL_InitTick+0x88>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d02b      	beq.n	80007b0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000758:	4b1c      	ldr	r3, [pc, #112]	@ (80007cc <HAL_InitTick+0x8c>)
 800075a:	681c      	ldr	r4, [r3, #0]
 800075c:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <HAL_InitTick+0x88>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	0019      	movs	r1, r3
 8000762:	23fa      	movs	r3, #250	@ 0xfa
 8000764:	0098      	lsls	r0, r3, #2
 8000766:	f7ff fccf 	bl	8000108 <__udivsi3>
 800076a:	0003      	movs	r3, r0
 800076c:	0019      	movs	r1, r3
 800076e:	0020      	movs	r0, r4
 8000770:	f7ff fcca 	bl	8000108 <__udivsi3>
 8000774:	0003      	movs	r3, r0
 8000776:	0018      	movs	r0, r3
 8000778:	f000 f90f 	bl	800099a <HAL_SYSTICK_Config>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d112      	bne.n	80007a6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b03      	cmp	r3, #3
 8000784:	d80a      	bhi.n	800079c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	2301      	movs	r3, #1
 800078a:	425b      	negs	r3, r3
 800078c:	2200      	movs	r2, #0
 800078e:	0018      	movs	r0, r3
 8000790:	f000 f8ee 	bl	8000970 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000794:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <HAL_InitTick+0x90>)
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	e00d      	b.n	80007b8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800079c:	230f      	movs	r3, #15
 800079e:	18fb      	adds	r3, r7, r3
 80007a0:	2201      	movs	r2, #1
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e008      	b.n	80007b8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007a6:	230f      	movs	r3, #15
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	e003      	b.n	80007b8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007b0:	230f      	movs	r3, #15
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	2201      	movs	r2, #1
 80007b6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80007b8:	230f      	movs	r3, #15
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	781b      	ldrb	r3, [r3, #0]
}
 80007be:	0018      	movs	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b005      	add	sp, #20
 80007c4:	bd90      	pop	{r4, r7, pc}
 80007c6:	46c0      	nop			@ (mov r8, r8)
 80007c8:	20000008 	.word	0x20000008
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000004 	.word	0x20000004

080007d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007d8:	4b04      	ldr	r3, [pc, #16]	@ (80007ec <HAL_IncTick+0x18>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <HAL_IncTick+0x1c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	18d2      	adds	r2, r2, r3
 80007e2:	4b02      	ldr	r3, [pc, #8]	@ (80007ec <HAL_IncTick+0x18>)
 80007e4:	601a      	str	r2, [r3, #0]
}
 80007e6:	46c0      	nop			@ (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	200000a0 	.word	0x200000a0
 80007f0:	20000008 	.word	0x20000008

080007f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  return uwTick;
 80007f8:	4b02      	ldr	r3, [pc, #8]	@ (8000804 <HAL_GetTick+0x10>)
 80007fa:	681b      	ldr	r3, [r3, #0]
}
 80007fc:	0018      	movs	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	200000a0 	.word	0x200000a0

08000808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000810:	f7ff fff0 	bl	80007f4 <HAL_GetTick>
 8000814:	0003      	movs	r3, r0
 8000816:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	3301      	adds	r3, #1
 8000820:	d004      	beq.n	800082c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000822:	4b09      	ldr	r3, [pc, #36]	@ (8000848 <HAL_Delay+0x40>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	68fa      	ldr	r2, [r7, #12]
 8000828:	18d3      	adds	r3, r2, r3
 800082a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	f7ff ffe1 	bl	80007f4 <HAL_GetTick>
 8000832:	0002      	movs	r2, r0
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	68fa      	ldr	r2, [r7, #12]
 800083a:	429a      	cmp	r2, r3
 800083c:	d8f7      	bhi.n	800082e <HAL_Delay+0x26>
  {
  }
}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b004      	add	sp, #16
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000008 	.word	0x20000008

0800084c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	0002      	movs	r2, r0
 8000854:	6039      	str	r1, [r7, #0]
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000860:	d828      	bhi.n	80008b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000862:	4a2f      	ldr	r2, [pc, #188]	@ (8000920 <__NVIC_SetPriority+0xd4>)
 8000864:	1dfb      	adds	r3, r7, #7
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	b25b      	sxtb	r3, r3
 800086a:	089b      	lsrs	r3, r3, #2
 800086c:	33c0      	adds	r3, #192	@ 0xc0
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	589b      	ldr	r3, [r3, r2]
 8000872:	1dfa      	adds	r2, r7, #7
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	0011      	movs	r1, r2
 8000878:	2203      	movs	r2, #3
 800087a:	400a      	ands	r2, r1
 800087c:	00d2      	lsls	r2, r2, #3
 800087e:	21ff      	movs	r1, #255	@ 0xff
 8000880:	4091      	lsls	r1, r2
 8000882:	000a      	movs	r2, r1
 8000884:	43d2      	mvns	r2, r2
 8000886:	401a      	ands	r2, r3
 8000888:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	019b      	lsls	r3, r3, #6
 800088e:	22ff      	movs	r2, #255	@ 0xff
 8000890:	401a      	ands	r2, r3
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	0018      	movs	r0, r3
 8000898:	2303      	movs	r3, #3
 800089a:	4003      	ands	r3, r0
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	481f      	ldr	r0, [pc, #124]	@ (8000920 <__NVIC_SetPriority+0xd4>)
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b25b      	sxtb	r3, r3
 80008a8:	089b      	lsrs	r3, r3, #2
 80008aa:	430a      	orrs	r2, r1
 80008ac:	33c0      	adds	r3, #192	@ 0xc0
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008b2:	e031      	b.n	8000918 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000924 <__NVIC_SetPriority+0xd8>)
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0019      	movs	r1, r3
 80008bc:	230f      	movs	r3, #15
 80008be:	400b      	ands	r3, r1
 80008c0:	3b08      	subs	r3, #8
 80008c2:	089b      	lsrs	r3, r3, #2
 80008c4:	3306      	adds	r3, #6
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	18d3      	adds	r3, r2, r3
 80008ca:	3304      	adds	r3, #4
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	1dfa      	adds	r2, r7, #7
 80008d0:	7812      	ldrb	r2, [r2, #0]
 80008d2:	0011      	movs	r1, r2
 80008d4:	2203      	movs	r2, #3
 80008d6:	400a      	ands	r2, r1
 80008d8:	00d2      	lsls	r2, r2, #3
 80008da:	21ff      	movs	r1, #255	@ 0xff
 80008dc:	4091      	lsls	r1, r2
 80008de:	000a      	movs	r2, r1
 80008e0:	43d2      	mvns	r2, r2
 80008e2:	401a      	ands	r2, r3
 80008e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	019b      	lsls	r3, r3, #6
 80008ea:	22ff      	movs	r2, #255	@ 0xff
 80008ec:	401a      	ands	r2, r3
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	0018      	movs	r0, r3
 80008f4:	2303      	movs	r3, #3
 80008f6:	4003      	ands	r3, r0
 80008f8:	00db      	lsls	r3, r3, #3
 80008fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fc:	4809      	ldr	r0, [pc, #36]	@ (8000924 <__NVIC_SetPriority+0xd8>)
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	001c      	movs	r4, r3
 8000904:	230f      	movs	r3, #15
 8000906:	4023      	ands	r3, r4
 8000908:	3b08      	subs	r3, #8
 800090a:	089b      	lsrs	r3, r3, #2
 800090c:	430a      	orrs	r2, r1
 800090e:	3306      	adds	r3, #6
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	18c3      	adds	r3, r0, r3
 8000914:	3304      	adds	r3, #4
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b003      	add	sp, #12
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	e000e100 	.word	0xe000e100
 8000924:	e000ed00 	.word	0xe000ed00

08000928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	1e5a      	subs	r2, r3, #1
 8000934:	2380      	movs	r3, #128	@ 0x80
 8000936:	045b      	lsls	r3, r3, #17
 8000938:	429a      	cmp	r2, r3
 800093a:	d301      	bcc.n	8000940 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093c:	2301      	movs	r3, #1
 800093e:	e010      	b.n	8000962 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000940:	4b0a      	ldr	r3, [pc, #40]	@ (800096c <SysTick_Config+0x44>)
 8000942:	687a      	ldr	r2, [r7, #4]
 8000944:	3a01      	subs	r2, #1
 8000946:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000948:	2301      	movs	r3, #1
 800094a:	425b      	negs	r3, r3
 800094c:	2103      	movs	r1, #3
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff ff7c 	bl	800084c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	4b05      	ldr	r3, [pc, #20]	@ (800096c <SysTick_Config+0x44>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095a:	4b04      	ldr	r3, [pc, #16]	@ (800096c <SysTick_Config+0x44>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000960:	2300      	movs	r3, #0
}
 8000962:	0018      	movs	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	b002      	add	sp, #8
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			@ (mov r8, r8)
 800096c:	e000e010 	.word	0xe000e010

08000970 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
 800097a:	210f      	movs	r1, #15
 800097c:	187b      	adds	r3, r7, r1
 800097e:	1c02      	adds	r2, r0, #0
 8000980:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	187b      	adds	r3, r7, r1
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	b25b      	sxtb	r3, r3
 800098a:	0011      	movs	r1, r2
 800098c:	0018      	movs	r0, r3
 800098e:	f7ff ff5d 	bl	800084c <__NVIC_SetPriority>
}
 8000992:	46c0      	nop			@ (mov r8, r8)
 8000994:	46bd      	mov	sp, r7
 8000996:	b004      	add	sp, #16
 8000998:	bd80      	pop	{r7, pc}

0800099a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	0018      	movs	r0, r3
 80009a6:	f7ff ffbf 	bl	8000928 <SysTick_Config>
 80009aa:	0003      	movs	r3, r0
}
 80009ac:	0018      	movs	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b002      	add	sp, #8
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c2:	e153      	b.n	8000c6c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2101      	movs	r1, #1
 80009ca:	697a      	ldr	r2, [r7, #20]
 80009cc:	4091      	lsls	r1, r2
 80009ce:	000a      	movs	r2, r1
 80009d0:	4013      	ands	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d100      	bne.n	80009dc <HAL_GPIO_Init+0x28>
 80009da:	e144      	b.n	8000c66 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	2203      	movs	r2, #3
 80009e2:	4013      	ands	r3, r2
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d005      	beq.n	80009f4 <HAL_GPIO_Init+0x40>
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	2203      	movs	r2, #3
 80009ee:	4013      	ands	r3, r2
 80009f0:	2b02      	cmp	r3, #2
 80009f2:	d130      	bne.n	8000a56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	2203      	movs	r2, #3
 8000a00:	409a      	lsls	r2, r3
 8000a02:	0013      	movs	r3, r2
 8000a04:	43da      	mvns	r2, r3
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	68da      	ldr	r2, [r3, #12]
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	409a      	lsls	r2, r3
 8000a16:	0013      	movs	r3, r2
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	409a      	lsls	r2, r3
 8000a30:	0013      	movs	r3, r2
 8000a32:	43da      	mvns	r2, r3
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	091b      	lsrs	r3, r3, #4
 8000a40:	2201      	movs	r2, #1
 8000a42:	401a      	ands	r2, r3
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	409a      	lsls	r2, r3
 8000a48:	0013      	movs	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	2b03      	cmp	r3, #3
 8000a60:	d017      	beq.n	8000a92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	68db      	ldr	r3, [r3, #12]
 8000a66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	409a      	lsls	r2, r3
 8000a70:	0013      	movs	r3, r2
 8000a72:	43da      	mvns	r2, r3
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	4013      	ands	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	689a      	ldr	r2, [r3, #8]
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	409a      	lsls	r2, r3
 8000a84:	0013      	movs	r3, r2
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	2203      	movs	r2, #3
 8000a98:	4013      	ands	r3, r2
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d123      	bne.n	8000ae6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	08da      	lsrs	r2, r3, #3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	3208      	adds	r2, #8
 8000aa6:	0092      	lsls	r2, r2, #2
 8000aa8:	58d3      	ldr	r3, [r2, r3]
 8000aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	2207      	movs	r2, #7
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	220f      	movs	r2, #15
 8000ab6:	409a      	lsls	r2, r3
 8000ab8:	0013      	movs	r3, r2
 8000aba:	43da      	mvns	r2, r3
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	691a      	ldr	r2, [r3, #16]
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	2107      	movs	r1, #7
 8000aca:	400b      	ands	r3, r1
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	08da      	lsrs	r2, r3, #3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	3208      	adds	r2, #8
 8000ae0:	0092      	lsls	r2, r2, #2
 8000ae2:	6939      	ldr	r1, [r7, #16]
 8000ae4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	2203      	movs	r2, #3
 8000af2:	409a      	lsls	r2, r3
 8000af4:	0013      	movs	r3, r2
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	2203      	movs	r2, #3
 8000b04:	401a      	ands	r2, r3
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	409a      	lsls	r2, r3
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	23c0      	movs	r3, #192	@ 0xc0
 8000b20:	029b      	lsls	r3, r3, #10
 8000b22:	4013      	ands	r3, r2
 8000b24:	d100      	bne.n	8000b28 <HAL_GPIO_Init+0x174>
 8000b26:	e09e      	b.n	8000c66 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000b28:	4a56      	ldr	r2, [pc, #344]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	089b      	lsrs	r3, r3, #2
 8000b2e:	3318      	adds	r3, #24
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	589b      	ldr	r3, [r3, r2]
 8000b34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	2203      	movs	r2, #3
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	00db      	lsls	r3, r3, #3
 8000b3e:	220f      	movs	r2, #15
 8000b40:	409a      	lsls	r2, r3
 8000b42:	0013      	movs	r3, r2
 8000b44:	43da      	mvns	r2, r3
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8000b4c:	687a      	ldr	r2, [r7, #4]
 8000b4e:	23a0      	movs	r3, #160	@ 0xa0
 8000b50:	05db      	lsls	r3, r3, #23
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d01f      	beq.n	8000b96 <HAL_GPIO_Init+0x1e2>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a4b      	ldr	r2, [pc, #300]	@ (8000c88 <HAL_GPIO_Init+0x2d4>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d019      	beq.n	8000b92 <HAL_GPIO_Init+0x1de>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4a4a      	ldr	r2, [pc, #296]	@ (8000c8c <HAL_GPIO_Init+0x2d8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d013      	beq.n	8000b8e <HAL_GPIO_Init+0x1da>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a49      	ldr	r2, [pc, #292]	@ (8000c90 <HAL_GPIO_Init+0x2dc>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d00d      	beq.n	8000b8a <HAL_GPIO_Init+0x1d6>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a48      	ldr	r2, [pc, #288]	@ (8000c94 <HAL_GPIO_Init+0x2e0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d007      	beq.n	8000b86 <HAL_GPIO_Init+0x1d2>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a47      	ldr	r2, [pc, #284]	@ (8000c98 <HAL_GPIO_Init+0x2e4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d101      	bne.n	8000b82 <HAL_GPIO_Init+0x1ce>
 8000b7e:	2305      	movs	r3, #5
 8000b80:	e00a      	b.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b82:	2306      	movs	r3, #6
 8000b84:	e008      	b.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b86:	2304      	movs	r3, #4
 8000b88:	e006      	b.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	e004      	b.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b8e:	2302      	movs	r3, #2
 8000b90:	e002      	b.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b92:	2301      	movs	r3, #1
 8000b94:	e000      	b.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b96:	2300      	movs	r3, #0
 8000b98:	697a      	ldr	r2, [r7, #20]
 8000b9a:	2103      	movs	r1, #3
 8000b9c:	400a      	ands	r2, r1
 8000b9e:	00d2      	lsls	r2, r2, #3
 8000ba0:	4093      	lsls	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000ba8:	4936      	ldr	r1, [pc, #216]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	089b      	lsrs	r3, r3, #2
 8000bae:	3318      	adds	r3, #24
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bb6:	4b33      	ldr	r3, [pc, #204]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	43da      	mvns	r2, r3
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	2380      	movs	r3, #128	@ 0x80
 8000bcc:	035b      	lsls	r3, r3, #13
 8000bce:	4013      	ands	r3, r2
 8000bd0:	d003      	beq.n	8000bda <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bda:	4b2a      	ldr	r3, [pc, #168]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000be0:	4b28      	ldr	r3, [pc, #160]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	43da      	mvns	r2, r3
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685a      	ldr	r2, [r3, #4]
 8000bf4:	2380      	movs	r3, #128	@ 0x80
 8000bf6:	039b      	lsls	r3, r3, #14
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	d003      	beq.n	8000c04 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c04:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c0c:	2384      	movs	r3, #132	@ 0x84
 8000c0e:	58d3      	ldr	r3, [r2, r3]
 8000c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	43da      	mvns	r2, r3
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685a      	ldr	r2, [r3, #4]
 8000c20:	2380      	movs	r3, #128	@ 0x80
 8000c22:	029b      	lsls	r3, r3, #10
 8000c24:	4013      	ands	r3, r2
 8000c26:	d003      	beq.n	8000c30 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c30:	4914      	ldr	r1, [pc, #80]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c32:	2284      	movs	r2, #132	@ 0x84
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000c38:	4a12      	ldr	r2, [pc, #72]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c3a:	2380      	movs	r3, #128	@ 0x80
 8000c3c:	58d3      	ldr	r3, [r2, r3]
 8000c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	43da      	mvns	r2, r3
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	4013      	ands	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	2380      	movs	r3, #128	@ 0x80
 8000c50:	025b      	lsls	r3, r3, #9
 8000c52:	4013      	ands	r3, r2
 8000c54:	d003      	beq.n	8000c5e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c5e:	4909      	ldr	r1, [pc, #36]	@ (8000c84 <HAL_GPIO_Init+0x2d0>)
 8000c60:	2280      	movs	r2, #128	@ 0x80
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	40da      	lsrs	r2, r3
 8000c74:	1e13      	subs	r3, r2, #0
 8000c76:	d000      	beq.n	8000c7a <HAL_GPIO_Init+0x2c6>
 8000c78:	e6a4      	b.n	80009c4 <HAL_GPIO_Init+0x10>
  }
}
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b006      	add	sp, #24
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40021800 	.word	0x40021800
 8000c88:	50000400 	.word	0x50000400
 8000c8c:	50000800 	.word	0x50000800
 8000c90:	50000c00 	.word	0x50000c00
 8000c94:	50001000 	.word	0x50001000
 8000c98:	50001400 	.word	0x50001400

08000c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	0008      	movs	r0, r1
 8000ca6:	0011      	movs	r1, r2
 8000ca8:	1cbb      	adds	r3, r7, #2
 8000caa:	1c02      	adds	r2, r0, #0
 8000cac:	801a      	strh	r2, [r3, #0]
 8000cae:	1c7b      	adds	r3, r7, #1
 8000cb0:	1c0a      	adds	r2, r1, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cb4:	1c7b      	adds	r3, r7, #1
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d004      	beq.n	8000cc6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cbc:	1cbb      	adds	r3, r7, #2
 8000cbe:	881a      	ldrh	r2, [r3, #0]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cc4:	e003      	b.n	8000cce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cc6:	1cbb      	adds	r3, r7, #2
 8000cc8:	881a      	ldrh	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b002      	add	sp, #8
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b084      	sub	sp, #16
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	000a      	movs	r2, r1
 8000ce0:	1cbb      	adds	r3, r7, #2
 8000ce2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	695b      	ldr	r3, [r3, #20]
 8000ce8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cea:	1cbb      	adds	r3, r7, #2
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	041a      	lsls	r2, r3, #16
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	1cb9      	adds	r1, r7, #2
 8000cfa:	8809      	ldrh	r1, [r1, #0]
 8000cfc:	400b      	ands	r3, r1
 8000cfe:	431a      	orrs	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	619a      	str	r2, [r3, #24]
}
 8000d04:	46c0      	nop			@ (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b004      	add	sp, #16
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	2380      	movs	r3, #128	@ 0x80
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d137      	bne.n	8000d8e <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d1e:	4b27      	ldr	r3, [pc, #156]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	23c0      	movs	r3, #192	@ 0xc0
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	401a      	ands	r2, r3
 8000d28:	2380      	movs	r3, #128	@ 0x80
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d040      	beq.n	8000db2 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d30:	4b22      	ldr	r3, [pc, #136]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a22      	ldr	r2, [pc, #136]	@ (8000dc0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8000d36:	401a      	ands	r2, r3
 8000d38:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	0089      	lsls	r1, r1, #2
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d42:	4b20      	ldr	r3, [pc, #128]	@ (8000dc4 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2232      	movs	r2, #50	@ 0x32
 8000d48:	4353      	muls	r3, r2
 8000d4a:	491f      	ldr	r1, [pc, #124]	@ (8000dc8 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f7ff f9db 	bl	8000108 <__udivsi3>
 8000d52:	0003      	movs	r3, r0
 8000d54:	3301      	adds	r3, #1
 8000d56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d58:	e002      	b.n	8000d60 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	3b01      	subs	r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d60:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000d62:	695a      	ldr	r2, [r3, #20]
 8000d64:	2380      	movs	r3, #128	@ 0x80
 8000d66:	00db      	lsls	r3, r3, #3
 8000d68:	401a      	ands	r2, r3
 8000d6a:	2380      	movs	r3, #128	@ 0x80
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d102      	bne.n	8000d78 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1f0      	bne.n	8000d5a <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d78:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000d7a:	695a      	ldr	r2, [r3, #20]
 8000d7c:	2380      	movs	r3, #128	@ 0x80
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	401a      	ands	r2, r3
 8000d82:	2380      	movs	r3, #128	@ 0x80
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d113      	bne.n	8000db2 <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e012      	b.n	8000db4 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	23c0      	movs	r3, #192	@ 0xc0
 8000d94:	00db      	lsls	r3, r3, #3
 8000d96:	401a      	ands	r2, r3
 8000d98:	2380      	movs	r3, #128	@ 0x80
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d008      	beq.n	8000db2 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000da0:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a06      	ldr	r2, [pc, #24]	@ (8000dc0 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8000da6:	401a      	ands	r2, r3
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000daa:	2180      	movs	r1, #128	@ 0x80
 8000dac:	00c9      	lsls	r1, r1, #3
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8000db2:	2300      	movs	r3, #0
}
 8000db4:	0018      	movs	r0, r3
 8000db6:	46bd      	mov	sp, r7
 8000db8:	b004      	add	sp, #16
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40007000 	.word	0x40007000
 8000dc0:	fffff9ff 	.word	0xfffff9ff
 8000dc4:	20000000 	.word	0x20000000
 8000dc8:	000f4240 	.word	0x000f4240

08000dcc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000dd0:	4b03      	ldr	r3, [pc, #12]	@ (8000de0 <HAL_PWREx_GetVoltageRange+0x14>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	23c0      	movs	r3, #192	@ 0xc0
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	4013      	ands	r3, r2
}
 8000dda:	0018      	movs	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40007000 	.word	0x40007000

08000de4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000de4:	b5b0      	push	{r4, r5, r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dec:	4bc9      	ldr	r3, [pc, #804]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	2238      	movs	r2, #56	@ 0x38
 8000df2:	4013      	ands	r3, r2
 8000df4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000df6:	4bc7      	ldr	r3, [pc, #796]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000df8:	68db      	ldr	r3, [r3, #12]
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2210      	movs	r2, #16
 8000e06:	4013      	ands	r3, r2
 8000e08:	d100      	bne.n	8000e0c <HAL_RCC_OscConfig+0x28>
 8000e0a:	e0ef      	b.n	8000fec <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d007      	beq.n	8000e22 <HAL_RCC_OscConfig+0x3e>
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	2b18      	cmp	r3, #24
 8000e16:	d000      	beq.n	8000e1a <HAL_RCC_OscConfig+0x36>
 8000e18:	e093      	b.n	8000f42 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d000      	beq.n	8000e22 <HAL_RCC_OscConfig+0x3e>
 8000e20:	e08f      	b.n	8000f42 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e22:	4bbc      	ldr	r3, [pc, #752]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2202      	movs	r2, #2
 8000e28:	4013      	ands	r3, r2
 8000e2a:	d006      	beq.n	8000e3a <HAL_RCC_OscConfig+0x56>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	69db      	ldr	r3, [r3, #28]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d102      	bne.n	8000e3a <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8000e34:	2301      	movs	r3, #1
 8000e36:	f000 fbf2 	bl	800161e <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e3e:	4bb5      	ldr	r3, [pc, #724]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2108      	movs	r1, #8
 8000e44:	400b      	ands	r3, r1
 8000e46:	d004      	beq.n	8000e52 <HAL_RCC_OscConfig+0x6e>
 8000e48:	4bb2      	ldr	r3, [pc, #712]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	21f0      	movs	r1, #240	@ 0xf0
 8000e4e:	400b      	ands	r3, r1
 8000e50:	e005      	b.n	8000e5e <HAL_RCC_OscConfig+0x7a>
 8000e52:	49b0      	ldr	r1, [pc, #704]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e54:	2394      	movs	r3, #148	@ 0x94
 8000e56:	58cb      	ldr	r3, [r1, r3]
 8000e58:	091b      	lsrs	r3, r3, #4
 8000e5a:	21f0      	movs	r1, #240	@ 0xf0
 8000e5c:	400b      	ands	r3, r1
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d225      	bcs.n	8000eae <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e66:	0018      	movs	r0, r3
 8000e68:	f000 fd6e 	bl	8001948 <RCC_SetFlashLatencyFromMSIRange>
 8000e6c:	1e03      	subs	r3, r0, #0
 8000e6e:	d002      	beq.n	8000e76 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	f000 fbd4 	bl	800161e <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e76:	4ba7      	ldr	r3, [pc, #668]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	4ba6      	ldr	r3, [pc, #664]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	4ba4      	ldr	r3, [pc, #656]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	22f0      	movs	r2, #240	@ 0xf0
 8000e88:	4393      	bics	r3, r2
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e90:	4ba0      	ldr	r3, [pc, #640]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e92:	430a      	orrs	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e96:	4b9f      	ldr	r3, [pc, #636]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	4a9f      	ldr	r2, [pc, #636]	@ (8001118 <HAL_RCC_OscConfig+0x334>)
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	0019      	movs	r1, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a1b      	ldr	r3, [r3, #32]
 8000ea4:	021a      	lsls	r2, r3, #8
 8000ea6:	4b9b      	ldr	r3, [pc, #620]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	e027      	b.n	8000efe <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000eae:	4b99      	ldr	r3, [pc, #612]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4b98      	ldr	r3, [pc, #608]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	4b96      	ldr	r3, [pc, #600]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	22f0      	movs	r2, #240	@ 0xf0
 8000ec0:	4393      	bics	r3, r2
 8000ec2:	0019      	movs	r1, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ec8:	4b92      	ldr	r3, [pc, #584]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ece:	4b91      	ldr	r3, [pc, #580]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	4a91      	ldr	r2, [pc, #580]	@ (8001118 <HAL_RCC_OscConfig+0x334>)
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	0019      	movs	r1, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6a1b      	ldr	r3, [r3, #32]
 8000edc:	021a      	lsls	r2, r3, #8
 8000ede:	4b8d      	ldr	r3, [pc, #564]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d109      	bne.n	8000efe <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f000 fd2a 	bl	8001948 <RCC_SetFlashLatencyFromMSIRange>
 8000ef4:	1e03      	subs	r3, r0, #0
 8000ef6:	d002      	beq.n	8000efe <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	f000 fb90 	bl	800161e <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8000efe:	f000 fc87 	bl	8001810 <HAL_RCC_GetSysClockFreq>
 8000f02:	0001      	movs	r1, r0
 8000f04:	4b83      	ldr	r3, [pc, #524]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f06:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f08:	0a1b      	lsrs	r3, r3, #8
 8000f0a:	220f      	movs	r2, #15
 8000f0c:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8000f0e:	4a83      	ldr	r2, [pc, #524]	@ (800111c <HAL_RCC_OscConfig+0x338>)
 8000f10:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f12:	001a      	movs	r2, r3
 8000f14:	231f      	movs	r3, #31
 8000f16:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8000f18:	000a      	movs	r2, r1
 8000f1a:	40da      	lsrs	r2, r3
 8000f1c:	4b80      	ldr	r3, [pc, #512]	@ (8001120 <HAL_RCC_OscConfig+0x33c>)
 8000f1e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f20:	4b80      	ldr	r3, [pc, #512]	@ (8001124 <HAL_RCC_OscConfig+0x340>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	250f      	movs	r5, #15
 8000f26:	197c      	adds	r4, r7, r5
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff fc09 	bl	8000740 <HAL_InitTick>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8000f32:	197b      	adds	r3, r7, r5
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d057      	beq.n	8000fea <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8000f3a:	197b      	adds	r3, r7, r5
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	f000 fb6e 	bl	800161e <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d035      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f4a:	4b72      	ldr	r3, [pc, #456]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	4b71      	ldr	r3, [pc, #452]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f50:	2101      	movs	r1, #1
 8000f52:	430a      	orrs	r2, r1
 8000f54:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f56:	f7ff fc4d 	bl	80007f4 <HAL_GetTick>
 8000f5a:	0003      	movs	r3, r0
 8000f5c:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f5e:	e009      	b.n	8000f74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8000f60:	f7ff fc48 	bl	80007f4 <HAL_GetTick>
 8000f64:	0002      	movs	r2, r0
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d902      	bls.n	8000f74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	f000 fb55 	bl	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f74:	4b67      	ldr	r3, [pc, #412]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2202      	movs	r2, #2
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d0f0      	beq.n	8000f60 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f7e:	4b65      	ldr	r3, [pc, #404]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	4b64      	ldr	r3, [pc, #400]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f84:	2108      	movs	r1, #8
 8000f86:	430a      	orrs	r2, r1
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	4b62      	ldr	r3, [pc, #392]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	22f0      	movs	r2, #240	@ 0xf0
 8000f90:	4393      	bics	r3, r2
 8000f92:	0019      	movs	r1, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f98:	4b5e      	ldr	r3, [pc, #376]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	4a5d      	ldr	r2, [pc, #372]	@ (8001118 <HAL_RCC_OscConfig+0x334>)
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	021a      	lsls	r2, r3, #8
 8000fae:	4b59      	ldr	r3, [pc, #356]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000fb0:	430a      	orrs	r2, r1
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	e01a      	b.n	8000fec <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000fb6:	4b57      	ldr	r3, [pc, #348]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	4b56      	ldr	r3, [pc, #344]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	438a      	bics	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000fc2:	f7ff fc17 	bl	80007f4 <HAL_GetTick>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8000fcc:	f7ff fc12 	bl	80007f4 <HAL_GetTick>
 8000fd0:	0002      	movs	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e31f      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fde:	4b4d      	ldr	r3, [pc, #308]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d1f1      	bne.n	8000fcc <HAL_RCC_OscConfig+0x1e8>
 8000fe8:	e000      	b.n	8000fec <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fea:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d100      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x214>
 8000ff6:	e065      	b.n	80010c4 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	2b10      	cmp	r3, #16
 8000ffc:	d005      	beq.n	800100a <HAL_RCC_OscConfig+0x226>
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	2b18      	cmp	r3, #24
 8001002:	d10e      	bne.n	8001022 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	2b03      	cmp	r3, #3
 8001008:	d10b      	bne.n	8001022 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800100a:	4b42      	ldr	r3, [pc, #264]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	2380      	movs	r3, #128	@ 0x80
 8001010:	029b      	lsls	r3, r3, #10
 8001012:	4013      	ands	r3, r2
 8001014:	d055      	beq.n	80010c2 <HAL_RCC_OscConfig+0x2de>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d151      	bne.n	80010c2 <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e2fd      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	2380      	movs	r3, #128	@ 0x80
 8001028:	025b      	lsls	r3, r3, #9
 800102a:	429a      	cmp	r2, r3
 800102c:	d107      	bne.n	800103e <HAL_RCC_OscConfig+0x25a>
 800102e:	4b39      	ldr	r3, [pc, #228]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b38      	ldr	r3, [pc, #224]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8001034:	2180      	movs	r1, #128	@ 0x80
 8001036:	0249      	lsls	r1, r1, #9
 8001038:	430a      	orrs	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	e013      	b.n	8001066 <HAL_RCC_OscConfig+0x282>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	23a0      	movs	r3, #160	@ 0xa0
 8001044:	02db      	lsls	r3, r3, #11
 8001046:	429a      	cmp	r2, r3
 8001048:	d107      	bne.n	800105a <HAL_RCC_OscConfig+0x276>
 800104a:	4b32      	ldr	r3, [pc, #200]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	4b31      	ldr	r3, [pc, #196]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8001050:	21a0      	movs	r1, #160	@ 0xa0
 8001052:	02c9      	lsls	r1, r1, #11
 8001054:	430a      	orrs	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	e005      	b.n	8001066 <HAL_RCC_OscConfig+0x282>
 800105a:	4b2e      	ldr	r3, [pc, #184]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	4b2d      	ldr	r3, [pc, #180]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 8001060:	4931      	ldr	r1, [pc, #196]	@ (8001128 <HAL_RCC_OscConfig+0x344>)
 8001062:	400a      	ands	r2, r1
 8001064:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d014      	beq.n	8001098 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800106e:	f7ff fbc1 	bl	80007f4 <HAL_GetTick>
 8001072:	0003      	movs	r3, r0
 8001074:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001078:	f7ff fbbc 	bl	80007f4 <HAL_GetTick>
 800107c:	0002      	movs	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b64      	cmp	r3, #100	@ 0x64
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e2c9      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800108a:	4b22      	ldr	r3, [pc, #136]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	2380      	movs	r3, #128	@ 0x80
 8001090:	029b      	lsls	r3, r3, #10
 8001092:	4013      	ands	r3, r2
 8001094:	d0f0      	beq.n	8001078 <HAL_RCC_OscConfig+0x294>
 8001096:	e015      	b.n	80010c4 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001098:	f7ff fbac 	bl	80007f4 <HAL_GetTick>
 800109c:	0003      	movs	r3, r0
 800109e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010a0:	e008      	b.n	80010b4 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80010a2:	f7ff fba7 	bl	80007f4 <HAL_GetTick>
 80010a6:	0002      	movs	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b64      	cmp	r3, #100	@ 0x64
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e2b4      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010b4:	4b17      	ldr	r3, [pc, #92]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	2380      	movs	r3, #128	@ 0x80
 80010ba:	029b      	lsls	r3, r3, #10
 80010bc:	4013      	ands	r3, r2
 80010be:	d1f0      	bne.n	80010a2 <HAL_RCC_OscConfig+0x2be>
 80010c0:	e000      	b.n	80010c4 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2202      	movs	r2, #2
 80010ca:	4013      	ands	r3, r2
 80010cc:	d100      	bne.n	80010d0 <HAL_RCC_OscConfig+0x2ec>
 80010ce:	e074      	b.n	80011ba <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	2b08      	cmp	r3, #8
 80010d4:	d005      	beq.n	80010e2 <HAL_RCC_OscConfig+0x2fe>
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	2b18      	cmp	r3, #24
 80010da:	d129      	bne.n	8001130 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d126      	bne.n	8001130 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	2380      	movs	r3, #128	@ 0x80
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4013      	ands	r3, r2
 80010ec:	d005      	beq.n	80010fa <HAL_RCC_OscConfig+0x316>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d101      	bne.n	80010fa <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e291      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fa:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	4a0b      	ldr	r2, [pc, #44]	@ (800112c <HAL_RCC_OscConfig+0x348>)
 8001100:	4013      	ands	r3, r2
 8001102:	0019      	movs	r1, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	061a      	lsls	r2, r3, #24
 800110a:	4b02      	ldr	r3, [pc, #8]	@ (8001114 <HAL_RCC_OscConfig+0x330>)
 800110c:	430a      	orrs	r2, r1
 800110e:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001110:	e053      	b.n	80011ba <HAL_RCC_OscConfig+0x3d6>
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	40021000 	.word	0x40021000
 8001118:	ffff00ff 	.word	0xffff00ff
 800111c:	080021ac 	.word	0x080021ac
 8001120:	20000000 	.word	0x20000000
 8001124:	20000004 	.word	0x20000004
 8001128:	fffaffff 	.word	0xfffaffff
 800112c:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d026      	beq.n	8001186 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001138:	4bc7      	ldr	r3, [pc, #796]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4bc6      	ldr	r3, [pc, #792]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800113e:	2180      	movs	r1, #128	@ 0x80
 8001140:	0049      	lsls	r1, r1, #1
 8001142:	430a      	orrs	r2, r1
 8001144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001146:	f7ff fb55 	bl	80007f4 <HAL_GetTick>
 800114a:	0003      	movs	r3, r0
 800114c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001150:	f7ff fb50 	bl	80007f4 <HAL_GetTick>
 8001154:	0002      	movs	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e25d      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001162:	4bbd      	ldr	r3, [pc, #756]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	2380      	movs	r3, #128	@ 0x80
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	4013      	ands	r3, r2
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800116e:	4bba      	ldr	r3, [pc, #744]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	4aba      	ldr	r2, [pc, #744]	@ (800145c <HAL_RCC_OscConfig+0x678>)
 8001174:	4013      	ands	r3, r2
 8001176:	0019      	movs	r1, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	691b      	ldr	r3, [r3, #16]
 800117c:	061a      	lsls	r2, r3, #24
 800117e:	4bb6      	ldr	r3, [pc, #728]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001180:	430a      	orrs	r2, r1
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	e019      	b.n	80011ba <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001186:	4bb4      	ldr	r3, [pc, #720]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4bb3      	ldr	r3, [pc, #716]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800118c:	49b4      	ldr	r1, [pc, #720]	@ (8001460 <HAL_RCC_OscConfig+0x67c>)
 800118e:	400a      	ands	r2, r1
 8001190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001192:	f7ff fb2f 	bl	80007f4 <HAL_GetTick>
 8001196:	0003      	movs	r3, r0
 8001198:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800119c:	f7ff fb2a 	bl	80007f4 <HAL_GetTick>
 80011a0:	0002      	movs	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e237      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011ae:	4baa      	ldr	r3, [pc, #680]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	2380      	movs	r3, #128	@ 0x80
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	4013      	ands	r3, r2
 80011b8:	d1f0      	bne.n	800119c <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2208      	movs	r2, #8
 80011c0:	4013      	ands	r3, r2
 80011c2:	d051      	beq.n	8001268 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d031      	beq.n	8001230 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d108      	bne.n	80011e6 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80011d4:	4aa0      	ldr	r2, [pc, #640]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011d6:	2394      	movs	r3, #148	@ 0x94
 80011d8:	58d3      	ldr	r3, [r2, r3]
 80011da:	499f      	ldr	r1, [pc, #636]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011dc:	2204      	movs	r2, #4
 80011de:	4393      	bics	r3, r2
 80011e0:	2294      	movs	r2, #148	@ 0x94
 80011e2:	508b      	str	r3, [r1, r2]
 80011e4:	e007      	b.n	80011f6 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80011e6:	4a9c      	ldr	r2, [pc, #624]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011e8:	2394      	movs	r3, #148	@ 0x94
 80011ea:	58d3      	ldr	r3, [r2, r3]
 80011ec:	499a      	ldr	r1, [pc, #616]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011ee:	2204      	movs	r2, #4
 80011f0:	4313      	orrs	r3, r2
 80011f2:	2294      	movs	r2, #148	@ 0x94
 80011f4:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011f6:	4a98      	ldr	r2, [pc, #608]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011f8:	2394      	movs	r3, #148	@ 0x94
 80011fa:	58d3      	ldr	r3, [r2, r3]
 80011fc:	4996      	ldr	r1, [pc, #600]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80011fe:	2201      	movs	r2, #1
 8001200:	4313      	orrs	r3, r2
 8001202:	2294      	movs	r2, #148	@ 0x94
 8001204:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001206:	f7ff faf5 	bl	80007f4 <HAL_GetTick>
 800120a:	0003      	movs	r3, r0
 800120c:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001210:	f7ff faf0 	bl	80007f4 <HAL_GetTick>
 8001214:	0002      	movs	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b11      	cmp	r3, #17
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e1fd      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001222:	4a8d      	ldr	r2, [pc, #564]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001224:	2394      	movs	r3, #148	@ 0x94
 8001226:	58d3      	ldr	r3, [r2, r3]
 8001228:	2202      	movs	r2, #2
 800122a:	4013      	ands	r3, r2
 800122c:	d0f0      	beq.n	8001210 <HAL_RCC_OscConfig+0x42c>
 800122e:	e01b      	b.n	8001268 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001230:	4a89      	ldr	r2, [pc, #548]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001232:	2394      	movs	r3, #148	@ 0x94
 8001234:	58d3      	ldr	r3, [r2, r3]
 8001236:	4988      	ldr	r1, [pc, #544]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001238:	2201      	movs	r2, #1
 800123a:	4393      	bics	r3, r2
 800123c:	2294      	movs	r2, #148	@ 0x94
 800123e:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001240:	f7ff fad8 	bl	80007f4 <HAL_GetTick>
 8001244:	0003      	movs	r3, r0
 8001246:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001248:	e008      	b.n	800125c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800124a:	f7ff fad3 	bl	80007f4 <HAL_GetTick>
 800124e:	0002      	movs	r2, r0
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	2b11      	cmp	r3, #17
 8001256:	d901      	bls.n	800125c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e1e0      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800125c:	4a7e      	ldr	r2, [pc, #504]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800125e:	2394      	movs	r3, #148	@ 0x94
 8001260:	58d3      	ldr	r3, [r2, r3]
 8001262:	2202      	movs	r2, #2
 8001264:	4013      	ands	r3, r2
 8001266:	d1f0      	bne.n	800124a <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2204      	movs	r2, #4
 800126e:	4013      	ands	r3, r2
 8001270:	d100      	bne.n	8001274 <HAL_RCC_OscConfig+0x490>
 8001272:	e10d      	b.n	8001490 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001274:	201f      	movs	r0, #31
 8001276:	183b      	adds	r3, r7, r0
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 800127c:	4b76      	ldr	r3, [pc, #472]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800127e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001280:	2380      	movs	r3, #128	@ 0x80
 8001282:	055b      	lsls	r3, r3, #21
 8001284:	4013      	ands	r3, r2
 8001286:	d110      	bne.n	80012aa <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001288:	4b73      	ldr	r3, [pc, #460]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800128a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800128c:	4b72      	ldr	r3, [pc, #456]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800128e:	2180      	movs	r1, #128	@ 0x80
 8001290:	0549      	lsls	r1, r1, #21
 8001292:	430a      	orrs	r2, r1
 8001294:	659a      	str	r2, [r3, #88]	@ 0x58
 8001296:	4b70      	ldr	r3, [pc, #448]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001298:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800129a:	2380      	movs	r3, #128	@ 0x80
 800129c:	055b      	lsls	r3, r3, #21
 800129e:	4013      	ands	r3, r2
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012a4:	183b      	adds	r3, r7, r0
 80012a6:	2201      	movs	r2, #1
 80012a8:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012aa:	4b6e      	ldr	r3, [pc, #440]	@ (8001464 <HAL_RCC_OscConfig+0x680>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	2380      	movs	r3, #128	@ 0x80
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	4013      	ands	r3, r2
 80012b4:	d11a      	bne.n	80012ec <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012b6:	4b6b      	ldr	r3, [pc, #428]	@ (8001464 <HAL_RCC_OscConfig+0x680>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b6a      	ldr	r3, [pc, #424]	@ (8001464 <HAL_RCC_OscConfig+0x680>)
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	0049      	lsls	r1, r1, #1
 80012c0:	430a      	orrs	r2, r1
 80012c2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012c4:	f7ff fa96 	bl	80007f4 <HAL_GetTick>
 80012c8:	0003      	movs	r3, r0
 80012ca:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ce:	f7ff fa91 	bl	80007f4 <HAL_GetTick>
 80012d2:	0002      	movs	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e19e      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012e0:	4b60      	ldr	r3, [pc, #384]	@ (8001464 <HAL_RCC_OscConfig+0x680>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	2380      	movs	r3, #128	@ 0x80
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4013      	ands	r3, r2
 80012ea:	d0f0      	beq.n	80012ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2201      	movs	r2, #1
 80012f2:	4013      	ands	r3, r2
 80012f4:	d01e      	beq.n	8001334 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2204      	movs	r2, #4
 80012fc:	4013      	ands	r3, r2
 80012fe:	d010      	beq.n	8001322 <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001300:	4a55      	ldr	r2, [pc, #340]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001302:	2390      	movs	r3, #144	@ 0x90
 8001304:	58d3      	ldr	r3, [r2, r3]
 8001306:	4954      	ldr	r1, [pc, #336]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001308:	2204      	movs	r2, #4
 800130a:	4313      	orrs	r3, r2
 800130c:	2290      	movs	r2, #144	@ 0x90
 800130e:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001310:	4a51      	ldr	r2, [pc, #324]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001312:	2390      	movs	r3, #144	@ 0x90
 8001314:	58d3      	ldr	r3, [r2, r3]
 8001316:	4950      	ldr	r1, [pc, #320]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001318:	2201      	movs	r2, #1
 800131a:	4313      	orrs	r3, r2
 800131c:	2290      	movs	r2, #144	@ 0x90
 800131e:	508b      	str	r3, [r1, r2]
 8001320:	e018      	b.n	8001354 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001322:	4a4d      	ldr	r2, [pc, #308]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001324:	2390      	movs	r3, #144	@ 0x90
 8001326:	58d3      	ldr	r3, [r2, r3]
 8001328:	494b      	ldr	r1, [pc, #300]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800132a:	2201      	movs	r2, #1
 800132c:	4313      	orrs	r3, r2
 800132e:	2290      	movs	r2, #144	@ 0x90
 8001330:	508b      	str	r3, [r1, r2]
 8001332:	e00f      	b.n	8001354 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001334:	4a48      	ldr	r2, [pc, #288]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001336:	2390      	movs	r3, #144	@ 0x90
 8001338:	58d3      	ldr	r3, [r2, r3]
 800133a:	4947      	ldr	r1, [pc, #284]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800133c:	2201      	movs	r2, #1
 800133e:	4393      	bics	r3, r2
 8001340:	2290      	movs	r2, #144	@ 0x90
 8001342:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001344:	4a44      	ldr	r2, [pc, #272]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001346:	2390      	movs	r3, #144	@ 0x90
 8001348:	58d3      	ldr	r3, [r2, r3]
 800134a:	4943      	ldr	r1, [pc, #268]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800134c:	2204      	movs	r2, #4
 800134e:	4393      	bics	r3, r2
 8001350:	2290      	movs	r2, #144	@ 0x90
 8001352:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d04f      	beq.n	80013fc <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800135c:	f7ff fa4a 	bl	80007f4 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001364:	e009      	b.n	800137a <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001366:	f7ff fa45 	bl	80007f4 <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	4a3d      	ldr	r2, [pc, #244]	@ (8001468 <HAL_RCC_OscConfig+0x684>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e151      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800137a:	4a37      	ldr	r2, [pc, #220]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800137c:	2390      	movs	r3, #144	@ 0x90
 800137e:	58d3      	ldr	r3, [r2, r3]
 8001380:	2202      	movs	r2, #2
 8001382:	4013      	ands	r3, r2
 8001384:	d0ef      	beq.n	8001366 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2280      	movs	r2, #128	@ 0x80
 800138c:	4013      	ands	r3, r2
 800138e:	d01a      	beq.n	80013c6 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001390:	4a31      	ldr	r2, [pc, #196]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001392:	2390      	movs	r3, #144	@ 0x90
 8001394:	58d3      	ldr	r3, [r2, r3]
 8001396:	4930      	ldr	r1, [pc, #192]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001398:	2280      	movs	r2, #128	@ 0x80
 800139a:	4313      	orrs	r3, r2
 800139c:	2290      	movs	r2, #144	@ 0x90
 800139e:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80013a0:	e009      	b.n	80013b6 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013a2:	f7ff fa27 	bl	80007f4 <HAL_GetTick>
 80013a6:	0002      	movs	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	4a2e      	ldr	r2, [pc, #184]	@ (8001468 <HAL_RCC_OscConfig+0x684>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e133      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80013b6:	4a28      	ldr	r2, [pc, #160]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80013b8:	2390      	movs	r3, #144	@ 0x90
 80013ba:	58d2      	ldr	r2, [r2, r3]
 80013bc:	2380      	movs	r3, #128	@ 0x80
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	4013      	ands	r3, r2
 80013c2:	d0ee      	beq.n	80013a2 <HAL_RCC_OscConfig+0x5be>
 80013c4:	e059      	b.n	800147a <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80013c6:	4a24      	ldr	r2, [pc, #144]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80013c8:	2390      	movs	r3, #144	@ 0x90
 80013ca:	58d3      	ldr	r3, [r2, r3]
 80013cc:	4922      	ldr	r1, [pc, #136]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80013ce:	2280      	movs	r2, #128	@ 0x80
 80013d0:	4393      	bics	r3, r2
 80013d2:	2290      	movs	r2, #144	@ 0x90
 80013d4:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80013d6:	e009      	b.n	80013ec <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013d8:	f7ff fa0c 	bl	80007f4 <HAL_GetTick>
 80013dc:	0002      	movs	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	4a21      	ldr	r2, [pc, #132]	@ (8001468 <HAL_RCC_OscConfig+0x684>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e118      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80013ec:	4a1a      	ldr	r2, [pc, #104]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 80013ee:	2390      	movs	r3, #144	@ 0x90
 80013f0:	58d2      	ldr	r2, [r2, r3]
 80013f2:	2380      	movs	r3, #128	@ 0x80
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	4013      	ands	r3, r2
 80013f8:	d1ee      	bne.n	80013d8 <HAL_RCC_OscConfig+0x5f4>
 80013fa:	e03e      	b.n	800147a <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013fc:	f7ff f9fa 	bl	80007f4 <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001404:	e009      	b.n	800141a <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001406:	f7ff f9f5 	bl	80007f4 <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	4a15      	ldr	r2, [pc, #84]	@ (8001468 <HAL_RCC_OscConfig+0x684>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e101      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800141a:	4a0f      	ldr	r2, [pc, #60]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800141c:	2390      	movs	r3, #144	@ 0x90
 800141e:	58d3      	ldr	r3, [r2, r3]
 8001420:	2202      	movs	r2, #2
 8001422:	4013      	ands	r3, r2
 8001424:	d1ef      	bne.n	8001406 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001426:	4a0c      	ldr	r2, [pc, #48]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001428:	2390      	movs	r3, #144	@ 0x90
 800142a:	58d3      	ldr	r3, [r2, r3]
 800142c:	2280      	movs	r2, #128	@ 0x80
 800142e:	4013      	ands	r3, r2
 8001430:	d023      	beq.n	800147a <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001432:	4a09      	ldr	r2, [pc, #36]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 8001434:	2390      	movs	r3, #144	@ 0x90
 8001436:	58d3      	ldr	r3, [r2, r3]
 8001438:	4907      	ldr	r1, [pc, #28]	@ (8001458 <HAL_RCC_OscConfig+0x674>)
 800143a:	2280      	movs	r2, #128	@ 0x80
 800143c:	4393      	bics	r3, r2
 800143e:	2290      	movs	r2, #144	@ 0x90
 8001440:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001442:	e013      	b.n	800146c <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001444:	f7ff f9d6 	bl	80007f4 <HAL_GetTick>
 8001448:	0002      	movs	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	4a06      	ldr	r2, [pc, #24]	@ (8001468 <HAL_RCC_OscConfig+0x684>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d90b      	bls.n	800146c <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e0e2      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
 8001458:	40021000 	.word	0x40021000
 800145c:	80ffffff 	.word	0x80ffffff
 8001460:	fffffeff 	.word	0xfffffeff
 8001464:	40007000 	.word	0x40007000
 8001468:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800146c:	4a6e      	ldr	r2, [pc, #440]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800146e:	2390      	movs	r3, #144	@ 0x90
 8001470:	58d2      	ldr	r2, [r2, r3]
 8001472:	2380      	movs	r3, #128	@ 0x80
 8001474:	011b      	lsls	r3, r3, #4
 8001476:	4013      	ands	r3, r2
 8001478:	d1e4      	bne.n	8001444 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800147a:	231f      	movs	r3, #31
 800147c:	18fb      	adds	r3, r7, r3
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d105      	bne.n	8001490 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001484:	4b68      	ldr	r3, [pc, #416]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 8001486:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001488:	4b67      	ldr	r3, [pc, #412]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800148a:	4968      	ldr	r1, [pc, #416]	@ (800162c <HAL_RCC_OscConfig+0x848>)
 800148c:	400a      	ands	r2, r1
 800148e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2220      	movs	r2, #32
 8001496:	4013      	ands	r3, r2
 8001498:	d03c      	beq.n	8001514 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d01c      	beq.n	80014dc <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80014a2:	4a61      	ldr	r2, [pc, #388]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80014a4:	2398      	movs	r3, #152	@ 0x98
 80014a6:	58d3      	ldr	r3, [r2, r3]
 80014a8:	495f      	ldr	r1, [pc, #380]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	4313      	orrs	r3, r2
 80014ae:	2298      	movs	r2, #152	@ 0x98
 80014b0:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b2:	f7ff f99f 	bl	80007f4 <HAL_GetTick>
 80014b6:	0003      	movs	r3, r0
 80014b8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014ba:	e008      	b.n	80014ce <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014bc:	f7ff f99a 	bl	80007f4 <HAL_GetTick>
 80014c0:	0002      	movs	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e0a7      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80014ce:	4a56      	ldr	r2, [pc, #344]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80014d0:	2398      	movs	r3, #152	@ 0x98
 80014d2:	58d3      	ldr	r3, [r2, r3]
 80014d4:	2202      	movs	r2, #2
 80014d6:	4013      	ands	r3, r2
 80014d8:	d0f0      	beq.n	80014bc <HAL_RCC_OscConfig+0x6d8>
 80014da:	e01b      	b.n	8001514 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80014dc:	4a52      	ldr	r2, [pc, #328]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80014de:	2398      	movs	r3, #152	@ 0x98
 80014e0:	58d3      	ldr	r3, [r2, r3]
 80014e2:	4951      	ldr	r1, [pc, #324]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	4393      	bics	r3, r2
 80014e8:	2298      	movs	r2, #152	@ 0x98
 80014ea:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014ec:	f7ff f982 	bl	80007f4 <HAL_GetTick>
 80014f0:	0003      	movs	r3, r0
 80014f2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014f6:	f7ff f97d 	bl	80007f4 <HAL_GetTick>
 80014fa:	0002      	movs	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e08a      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8001508:	4a47      	ldr	r2, [pc, #284]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800150a:	2398      	movs	r3, #152	@ 0x98
 800150c:	58d3      	ldr	r3, [r2, r3]
 800150e:	2202      	movs	r2, #2
 8001510:	4013      	ands	r3, r2
 8001512:	d1f0      	bne.n	80014f6 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001518:	2b00      	cmp	r3, #0
 800151a:	d100      	bne.n	800151e <HAL_RCC_OscConfig+0x73a>
 800151c:	e07e      	b.n	800161c <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800151e:	4b42      	ldr	r3, [pc, #264]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	2238      	movs	r2, #56	@ 0x38
 8001524:	4013      	ands	r3, r2
 8001526:	2b18      	cmp	r3, #24
 8001528:	d100      	bne.n	800152c <HAL_RCC_OscConfig+0x748>
 800152a:	e075      	b.n	8001618 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001530:	2b02      	cmp	r3, #2
 8001532:	d156      	bne.n	80015e2 <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001534:	4b3c      	ldr	r3, [pc, #240]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b3b      	ldr	r3, [pc, #236]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800153a:	493d      	ldr	r1, [pc, #244]	@ (8001630 <HAL_RCC_OscConfig+0x84c>)
 800153c:	400a      	ands	r2, r1
 800153e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001540:	f7ff f958 	bl	80007f4 <HAL_GetTick>
 8001544:	0003      	movs	r3, r0
 8001546:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800154a:	f7ff f953 	bl	80007f4 <HAL_GetTick>
 800154e:	0002      	movs	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e060      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800155c:	4b32      	ldr	r3, [pc, #200]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	2380      	movs	r3, #128	@ 0x80
 8001562:	049b      	lsls	r3, r3, #18
 8001564:	4013      	ands	r3, r2
 8001566:	d1f0      	bne.n	800154a <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001568:	4b2f      	ldr	r3, [pc, #188]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	4a31      	ldr	r2, [pc, #196]	@ (8001634 <HAL_RCC_OscConfig+0x850>)
 800156e:	4013      	ands	r3, r2
 8001570:	0019      	movs	r1, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158e:	431a      	orrs	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001594:	431a      	orrs	r2, r3
 8001596:	4b24      	ldr	r3, [pc, #144]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 8001598:	430a      	orrs	r2, r1
 800159a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 800159c:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80015a2:	2180      	movs	r1, #128	@ 0x80
 80015a4:	0549      	lsls	r1, r1, #21
 80015a6:	430a      	orrs	r2, r1
 80015a8:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80015b0:	2180      	movs	r1, #128	@ 0x80
 80015b2:	0449      	lsls	r1, r1, #17
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b8:	f7ff f91c 	bl	80007f4 <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c2:	f7ff f917 	bl	80007f4 <HAL_GetTick>
 80015c6:	0002      	movs	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e024      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015d4:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	2380      	movs	r3, #128	@ 0x80
 80015da:	049b      	lsls	r3, r3, #18
 80015dc:	4013      	ands	r3, r2
 80015de:	d0f0      	beq.n	80015c2 <HAL_RCC_OscConfig+0x7de>
 80015e0:	e01c      	b.n	800161c <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e2:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 80015e8:	4911      	ldr	r1, [pc, #68]	@ (8001630 <HAL_RCC_OscConfig+0x84c>)
 80015ea:	400a      	ands	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ee:	f7ff f901 	bl	80007f4 <HAL_GetTick>
 80015f2:	0003      	movs	r3, r0
 80015f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015f8:	f7ff f8fc 	bl	80007f4 <HAL_GetTick>
 80015fc:	0002      	movs	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b02      	cmp	r3, #2
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e009      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800160a:	4b07      	ldr	r3, [pc, #28]	@ (8001628 <HAL_RCC_OscConfig+0x844>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	2380      	movs	r3, #128	@ 0x80
 8001610:	049b      	lsls	r3, r3, #18
 8001612:	4013      	ands	r3, r2
 8001614:	d1f0      	bne.n	80015f8 <HAL_RCC_OscConfig+0x814>
 8001616:	e001      	b.n	800161c <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e000      	b.n	800161e <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	0018      	movs	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	b008      	add	sp, #32
 8001624:	bdb0      	pop	{r4, r5, r7, pc}
 8001626:	46c0      	nop			@ (mov r8, r8)
 8001628:	40021000 	.word	0x40021000
 800162c:	efffffff 	.word	0xefffffff
 8001630:	feffffff 	.word	0xfeffffff
 8001634:	11c1808c 	.word	0x11c1808c

08001638 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8001638:	b5b0      	push	{r4, r5, r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001642:	4b6c      	ldr	r3, [pc, #432]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2207      	movs	r2, #7
 8001648:	4013      	ands	r3, r2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	d911      	bls.n	8001674 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001650:	4b68      	ldr	r3, [pc, #416]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2207      	movs	r2, #7
 8001656:	4393      	bics	r3, r2
 8001658:	0019      	movs	r1, r3
 800165a:	4b66      	ldr	r3, [pc, #408]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	430a      	orrs	r2, r1
 8001660:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001662:	4b64      	ldr	r3, [pc, #400]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2207      	movs	r2, #7
 8001668:	4013      	ands	r3, r2
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e0bb      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2201      	movs	r2, #1
 800167a:	4013      	ands	r3, r2
 800167c:	d100      	bne.n	8001680 <HAL_RCC_ClockConfig+0x48>
 800167e:	e064      	b.n	800174a <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	2b03      	cmp	r3, #3
 8001686:	d107      	bne.n	8001698 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001688:	4b5b      	ldr	r3, [pc, #364]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	049b      	lsls	r3, r3, #18
 8001690:	4013      	ands	r3, r2
 8001692:	d138      	bne.n	8001706 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0a9      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2b02      	cmp	r3, #2
 800169e:	d107      	bne.n	80016b0 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016a0:	4b55      	ldr	r3, [pc, #340]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	2380      	movs	r3, #128	@ 0x80
 80016a6:	029b      	lsls	r3, r3, #10
 80016a8:	4013      	ands	r3, r2
 80016aa:	d12c      	bne.n	8001706 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e09d      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d106      	bne.n	80016c6 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016b8:	4b4f      	ldr	r3, [pc, #316]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2202      	movs	r2, #2
 80016be:	4013      	ands	r3, r2
 80016c0:	d121      	bne.n	8001706 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e092      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d107      	bne.n	80016de <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ce:	4b4a      	ldr	r3, [pc, #296]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	2380      	movs	r3, #128	@ 0x80
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	4013      	ands	r3, r2
 80016d8:	d115      	bne.n	8001706 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e086      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d107      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e6:	4a44      	ldr	r2, [pc, #272]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80016e8:	2394      	movs	r3, #148	@ 0x94
 80016ea:	58d3      	ldr	r3, [r2, r3]
 80016ec:	2202      	movs	r2, #2
 80016ee:	4013      	ands	r3, r2
 80016f0:	d109      	bne.n	8001706 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e07a      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016f6:	4a40      	ldr	r2, [pc, #256]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80016f8:	2390      	movs	r3, #144	@ 0x90
 80016fa:	58d3      	ldr	r3, [r2, r3]
 80016fc:	2202      	movs	r2, #2
 80016fe:	4013      	ands	r3, r2
 8001700:	d101      	bne.n	8001706 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e072      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001706:	4b3c      	ldr	r3, [pc, #240]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	2207      	movs	r2, #7
 800170c:	4393      	bics	r3, r2
 800170e:	0019      	movs	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	4b38      	ldr	r3, [pc, #224]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001716:	430a      	orrs	r2, r1
 8001718:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800171a:	f7ff f86b 	bl	80007f4 <HAL_GetTick>
 800171e:	0003      	movs	r3, r0
 8001720:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001722:	e009      	b.n	8001738 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001724:	f7ff f866 	bl	80007f4 <HAL_GetTick>
 8001728:	0002      	movs	r2, r0
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	4a33      	ldr	r2, [pc, #204]	@ (80017fc <HAL_RCC_ClockConfig+0x1c4>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e059      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001738:	4b2f      	ldr	r3, [pc, #188]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	2238      	movs	r2, #56	@ 0x38
 800173e:	401a      	ands	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	429a      	cmp	r2, r3
 8001748:	d1ec      	bne.n	8001724 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2202      	movs	r2, #2
 8001750:	4013      	ands	r3, r2
 8001752:	d009      	beq.n	8001768 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001754:	4b28      	ldr	r3, [pc, #160]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a29      	ldr	r2, [pc, #164]	@ (8001800 <HAL_RCC_ClockConfig+0x1c8>)
 800175a:	4013      	ands	r3, r2
 800175c:	0019      	movs	r1, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	4b25      	ldr	r3, [pc, #148]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 8001764:	430a      	orrs	r2, r1
 8001766:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001768:	4b22      	ldr	r3, [pc, #136]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2207      	movs	r2, #7
 800176e:	4013      	ands	r3, r2
 8001770:	683a      	ldr	r2, [r7, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d211      	bcs.n	800179a <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001776:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2207      	movs	r2, #7
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <HAL_RCC_ClockConfig+0x1bc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2207      	movs	r2, #7
 800178e:	4013      	ands	r3, r2
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d001      	beq.n	800179a <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e028      	b.n	80017ec <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2204      	movs	r2, #4
 80017a0:	4013      	ands	r3, r2
 80017a2:	d009      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	4a16      	ldr	r2, [pc, #88]	@ (8001804 <HAL_RCC_ClockConfig+0x1cc>)
 80017aa:	4013      	ands	r3, r2
 80017ac:	0019      	movs	r1, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68da      	ldr	r2, [r3, #12]
 80017b2:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80017b4:	430a      	orrs	r2, r1
 80017b6:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80017b8:	f000 f82a 	bl	8001810 <HAL_RCC_GetSysClockFreq>
 80017bc:	0001      	movs	r1, r0
 80017be:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <HAL_RCC_ClockConfig+0x1c0>)
 80017c0:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	220f      	movs	r2, #15
 80017c6:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80017c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001808 <HAL_RCC_ClockConfig+0x1d0>)
 80017ca:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017cc:	001a      	movs	r2, r3
 80017ce:	231f      	movs	r3, #31
 80017d0:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80017d2:	000a      	movs	r2, r1
 80017d4:	40da      	lsrs	r2, r3
 80017d6:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <HAL_RCC_ClockConfig+0x1d4>)
 80017d8:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 80017da:	250b      	movs	r5, #11
 80017dc:	197c      	adds	r4, r7, r5
 80017de:	2003      	movs	r0, #3
 80017e0:	f7fe ffae 	bl	8000740 <HAL_InitTick>
 80017e4:	0003      	movs	r3, r0
 80017e6:	7023      	strb	r3, [r4, #0]

  return halstatus;
 80017e8:	197b      	adds	r3, r7, r5
 80017ea:	781b      	ldrb	r3, [r3, #0]
}
 80017ec:	0018      	movs	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b004      	add	sp, #16
 80017f2:	bdb0      	pop	{r4, r5, r7, pc}
 80017f4:	40022000 	.word	0x40022000
 80017f8:	40021000 	.word	0x40021000
 80017fc:	00001388 	.word	0x00001388
 8001800:	fffff0ff 	.word	0xfffff0ff
 8001804:	ffff8fff 	.word	0xffff8fff
 8001808:	080021ac 	.word	0x080021ac
 800180c:	20000000 	.word	0x20000000

08001810 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	@ 0x28
 8001814:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800181e:	4b46      	ldr	r3, [pc, #280]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2238      	movs	r2, #56	@ 0x38
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001828:	4b43      	ldr	r3, [pc, #268]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2203      	movs	r2, #3
 800182e:	4013      	ands	r3, r2
 8001830:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d005      	beq.n	8001844 <HAL_RCC_GetSysClockFreq+0x34>
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	2b18      	cmp	r3, #24
 800183c:	d125      	bne.n	800188a <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d122      	bne.n	800188a <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001844:	4b3c      	ldr	r3, [pc, #240]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2208      	movs	r2, #8
 800184a:	4013      	ands	r3, r2
 800184c:	d107      	bne.n	800185e <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 800184e:	4a3a      	ldr	r2, [pc, #232]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 8001850:	2394      	movs	r3, #148	@ 0x94
 8001852:	58d3      	ldr	r3, [r2, r3]
 8001854:	0a1b      	lsrs	r3, r3, #8
 8001856:	220f      	movs	r2, #15
 8001858:	4013      	ands	r3, r2
 800185a:	627b      	str	r3, [r7, #36]	@ 0x24
 800185c:	e005      	b.n	800186a <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800185e:	4b36      	ldr	r3, [pc, #216]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	091b      	lsrs	r3, r3, #4
 8001864:	220f      	movs	r2, #15
 8001866:	4013      	ands	r3, r2
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 800186a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186c:	2b0b      	cmp	r3, #11
 800186e:	d901      	bls.n	8001874 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8001870:	2300      	movs	r3, #0
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8001874:	4b31      	ldr	r3, [pc, #196]	@ (800193c <HAL_RCC_GetSysClockFreq+0x12c>)
 8001876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001878:	0092      	lsls	r2, r2, #2
 800187a:	58d3      	ldr	r3, [r2, r3]
 800187c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d11b      	bne.n	80018bc <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001886:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001888:	e018      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b08      	cmp	r3, #8
 800188e:	d102      	bne.n	8001896 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001890:	4b2b      	ldr	r3, [pc, #172]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x130>)
 8001892:	623b      	str	r3, [r7, #32]
 8001894:	e012      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	2b10      	cmp	r3, #16
 800189a:	d102      	bne.n	80018a2 <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800189c:	4b29      	ldr	r3, [pc, #164]	@ (8001944 <HAL_RCC_GetSysClockFreq+0x134>)
 800189e:	623b      	str	r3, [r7, #32]
 80018a0:	e00c      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	2b20      	cmp	r3, #32
 80018a6:	d103      	bne.n	80018b0 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80018a8:	23fa      	movs	r3, #250	@ 0xfa
 80018aa:	01db      	lsls	r3, r3, #7
 80018ac:	623b      	str	r3, [r7, #32]
 80018ae:	e005      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	2b28      	cmp	r3, #40	@ 0x28
 80018b4:	d102      	bne.n	80018bc <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80018b6:	2380      	movs	r3, #128	@ 0x80
 80018b8:	021b      	lsls	r3, r3, #8
 80018ba:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	2b18      	cmp	r3, #24
 80018c0:	d135      	bne.n	800192e <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	2203      	movs	r2, #3
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	091b      	lsrs	r3, r3, #4
 80018d2:	2207      	movs	r2, #7
 80018d4:	4013      	ands	r3, r2
 80018d6:	3301      	adds	r3, #1
 80018d8:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d003      	beq.n	80018e8 <HAL_RCC_GetSysClockFreq+0xd8>
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d003      	beq.n	80018ee <HAL_RCC_GetSysClockFreq+0xde>
 80018e6:	e005      	b.n	80018f4 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 80018e8:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x130>)
 80018ea:	61fb      	str	r3, [r7, #28]
        break;
 80018ec:	e005      	b.n	80018fa <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <HAL_RCC_GetSysClockFreq+0x134>)
 80018f0:	61fb      	str	r3, [r7, #28]
        break;
 80018f2:	e002      	b.n	80018fa <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80018f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f6:	61fb      	str	r3, [r7, #28]
        break;
 80018f8:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80018fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	0a1b      	lsrs	r3, r3, #8
 8001900:	227f      	movs	r2, #127	@ 0x7f
 8001902:	4013      	ands	r3, r2
 8001904:	69fa      	ldr	r2, [r7, #28]
 8001906:	4353      	muls	r3, r2
 8001908:	68f9      	ldr	r1, [r7, #12]
 800190a:	0018      	movs	r0, r3
 800190c:	f7fe fbfc 	bl	8000108 <__udivsi3>
 8001910:	0003      	movs	r3, r0
 8001912:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001914:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x128>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	0f5b      	lsrs	r3, r3, #29
 800191a:	2207      	movs	r2, #7
 800191c:	4013      	ands	r3, r2
 800191e:	3301      	adds	r3, #1
 8001920:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001922:	6879      	ldr	r1, [r7, #4]
 8001924:	68b8      	ldr	r0, [r7, #8]
 8001926:	f7fe fbef 	bl	8000108 <__udivsi3>
 800192a:	0003      	movs	r3, r0
 800192c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800192e:	6a3b      	ldr	r3, [r7, #32]
}
 8001930:	0018      	movs	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	b00a      	add	sp, #40	@ 0x28
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40021000 	.word	0x40021000
 800193c:	080021bc 	.word	0x080021bc
 8001940:	00f42400 	.word	0x00f42400
 8001944:	003d0900 	.word	0x003d0900

08001948 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001954:	4b2f      	ldr	r3, [pc, #188]	@ (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001956:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001958:	2380      	movs	r3, #128	@ 0x80
 800195a:	055b      	lsls	r3, r3, #21
 800195c:	4013      	ands	r3, r2
 800195e:	d004      	beq.n	800196a <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001960:	f7ff fa34 	bl	8000dcc <HAL_PWREx_GetVoltageRange>
 8001964:	0003      	movs	r3, r0
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	e017      	b.n	800199a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800196a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800196c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800196e:	4b29      	ldr	r3, [pc, #164]	@ (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001970:	2180      	movs	r1, #128	@ 0x80
 8001972:	0549      	lsls	r1, r1, #21
 8001974:	430a      	orrs	r2, r1
 8001976:	659a      	str	r2, [r3, #88]	@ 0x58
 8001978:	4b26      	ldr	r3, [pc, #152]	@ (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800197a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	055b      	lsls	r3, r3, #21
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001986:	f7ff fa21 	bl	8000dcc <HAL_PWREx_GetVoltageRange>
 800198a:	0003      	movs	r3, r0
 800198c:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800198e:	4b21      	ldr	r3, [pc, #132]	@ (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001990:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001992:	4b20      	ldr	r3, [pc, #128]	@ (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001994:	4920      	ldr	r1, [pc, #128]	@ (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8001996:	400a      	ands	r2, r1
 8001998:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	2380      	movs	r3, #128	@ 0x80
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d111      	bne.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b80      	cmp	r3, #128	@ 0x80
 80019a8:	d91c      	bls.n	80019e4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2bb0      	cmp	r3, #176	@ 0xb0
 80019ae:	d902      	bls.n	80019b6 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019b0:	2302      	movs	r3, #2
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	e016      	b.n	80019e4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b90      	cmp	r3, #144	@ 0x90
 80019ba:	d902      	bls.n	80019c2 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019bc:	2301      	movs	r3, #1
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	e010      	b.n	80019e4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	e00d      	b.n	80019e4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80019cc:	d902      	bls.n	80019d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 80019ce:	2302      	movs	r3, #2
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	e007      	b.n	80019e4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b70      	cmp	r3, #112	@ 0x70
 80019d8:	d102      	bne.n	80019e0 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80019da:	2301      	movs	r3, #1
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	e001      	b.n	80019e4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80019e0:	2300      	movs	r3, #0
 80019e2:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80019e4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2207      	movs	r2, #7
 80019ea:	4393      	bics	r3, r2
 80019ec:	0019      	movs	r1, r3
 80019ee:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80019f6:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2207      	movs	r2, #7
 80019fc:	4013      	ands	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d001      	beq.n	8001a08 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	b006      	add	sp, #24
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	46c0      	nop			@ (mov r8, r8)
 8001a14:	40021000 	.word	0x40021000
 8001a18:	efffffff 	.word	0xefffffff
 8001a1c:	40022000 	.word	0x40022000

08001a20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e0a0      	b.n	8001b74 <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d109      	bne.n	8001a4e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	2382      	movs	r3, #130	@ 0x82
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d009      	beq.n	8001a5a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	61da      	str	r2, [r3, #28]
 8001a4c:	e005      	b.n	8001a5a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	225d      	movs	r2, #93	@ 0x5d
 8001a64:	5c9b      	ldrb	r3, [r3, r2]
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d107      	bne.n	8001a7c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	225c      	movs	r2, #92	@ 0x5c
 8001a70:	2100      	movs	r1, #0
 8001a72:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	0018      	movs	r0, r3
 8001a78:	f7fe fd90 	bl	800059c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	225d      	movs	r2, #93	@ 0x5d
 8001a80:	2102      	movs	r1, #2
 8001a82:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2140      	movs	r1, #64	@ 0x40
 8001a90:	438a      	bics	r2, r1
 8001a92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	23e0      	movs	r3, #224	@ 0xe0
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d902      	bls.n	8001aa6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	e002      	b.n	8001aac <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001aa6:	2380      	movs	r3, #128	@ 0x80
 8001aa8:	015b      	lsls	r3, r3, #5
 8001aaa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	23f0      	movs	r3, #240	@ 0xf0
 8001ab2:	011b      	lsls	r3, r3, #4
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d008      	beq.n	8001aca <HAL_SPI_Init+0xaa>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68da      	ldr	r2, [r3, #12]
 8001abc:	23e0      	movs	r3, #224	@ 0xe0
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d002      	beq.n	8001aca <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	2382      	movs	r3, #130	@ 0x82
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6899      	ldr	r1, [r3, #8]
 8001ad8:	2384      	movs	r3, #132	@ 0x84
 8001ada:	021b      	lsls	r3, r3, #8
 8001adc:	400b      	ands	r3, r1
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	2102      	movs	r1, #2
 8001ae6:	400b      	ands	r3, r1
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	2101      	movs	r1, #1
 8001af0:	400b      	ands	r3, r1
 8001af2:	431a      	orrs	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6999      	ldr	r1, [r3, #24]
 8001af8:	2380      	movs	r3, #128	@ 0x80
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	400b      	ands	r3, r1
 8001afe:	431a      	orrs	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	2138      	movs	r1, #56	@ 0x38
 8001b06:	400b      	ands	r3, r1
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	2180      	movs	r1, #128	@ 0x80
 8001b10:	400b      	ands	r3, r1
 8001b12:	431a      	orrs	r2, r3
 8001b14:	0011      	movs	r1, r2
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b1a:	2380      	movs	r3, #128	@ 0x80
 8001b1c:	019b      	lsls	r3, r3, #6
 8001b1e:	401a      	ands	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	0c1b      	lsrs	r3, r3, #16
 8001b2e:	2204      	movs	r2, #4
 8001b30:	401a      	ands	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	2110      	movs	r1, #16
 8001b38:	400b      	ands	r3, r1
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b40:	2108      	movs	r1, #8
 8001b42:	400b      	ands	r3, r1
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68d9      	ldr	r1, [r3, #12]
 8001b4a:	23f0      	movs	r3, #240	@ 0xf0
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	400b      	ands	r3, r1
 8001b50:	431a      	orrs	r2, r3
 8001b52:	0011      	movs	r1, r2
 8001b54:	68fa      	ldr	r2, [r7, #12]
 8001b56:	2380      	movs	r3, #128	@ 0x80
 8001b58:	015b      	lsls	r3, r3, #5
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	430a      	orrs	r2, r1
 8001b62:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	225d      	movs	r2, #93	@ 0x5d
 8001b6e:	2101      	movs	r1, #1
 8001b70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b004      	add	sp, #16
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	1dbb      	adds	r3, r7, #6
 8001b8a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b8c:	231f      	movs	r3, #31
 8001b8e:	18fb      	adds	r3, r7, r3
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	225c      	movs	r2, #92	@ 0x5c
 8001b98:	5c9b      	ldrb	r3, [r3, r2]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d101      	bne.n	8001ba2 <HAL_SPI_Transmit+0x26>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e147      	b.n	8001e32 <HAL_SPI_Transmit+0x2b6>
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	225c      	movs	r2, #92	@ 0x5c
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001baa:	f7fe fe23 	bl	80007f4 <HAL_GetTick>
 8001bae:	0003      	movs	r3, r0
 8001bb0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001bb2:	2316      	movs	r3, #22
 8001bb4:	18fb      	adds	r3, r7, r3
 8001bb6:	1dba      	adds	r2, r7, #6
 8001bb8:	8812      	ldrh	r2, [r2, #0]
 8001bba:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	225d      	movs	r2, #93	@ 0x5d
 8001bc0:	5c9b      	ldrb	r3, [r3, r2]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d004      	beq.n	8001bd2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8001bc8:	231f      	movs	r3, #31
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	2202      	movs	r2, #2
 8001bce:	701a      	strb	r2, [r3, #0]
    goto error;
 8001bd0:	e128      	b.n	8001e24 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <HAL_SPI_Transmit+0x64>
 8001bd8:	1dbb      	adds	r3, r7, #6
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d104      	bne.n	8001bea <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001be0:	231f      	movs	r3, #31
 8001be2:	18fb      	adds	r3, r7, r3
 8001be4:	2201      	movs	r2, #1
 8001be6:	701a      	strb	r2, [r3, #0]
    goto error;
 8001be8:	e11c      	b.n	8001e24 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	225d      	movs	r2, #93	@ 0x5d
 8001bee:	2103      	movs	r1, #3
 8001bf0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	1dba      	adds	r2, r7, #6
 8001c02:	8812      	ldrh	r2, [r2, #0]
 8001c04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1dba      	adds	r2, r7, #6
 8001c0a:	8812      	ldrh	r2, [r2, #0]
 8001c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2200      	movs	r2, #0
 8001c12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2244      	movs	r2, #68	@ 0x44
 8001c18:	2100      	movs	r1, #0
 8001c1a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2246      	movs	r2, #70	@ 0x46
 8001c20:	2100      	movs	r1, #0
 8001c22:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	2380      	movs	r3, #128	@ 0x80
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d110      	bne.n	8001c5e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2140      	movs	r1, #64	@ 0x40
 8001c48:	438a      	bics	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2180      	movs	r1, #128	@ 0x80
 8001c58:	01c9      	lsls	r1, r1, #7
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2240      	movs	r2, #64	@ 0x40
 8001c66:	4013      	ands	r3, r2
 8001c68:	2b40      	cmp	r3, #64	@ 0x40
 8001c6a:	d007      	beq.n	8001c7c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2140      	movs	r1, #64	@ 0x40
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	68da      	ldr	r2, [r3, #12]
 8001c80:	23e0      	movs	r3, #224	@ 0xe0
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d952      	bls.n	8001d2e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d004      	beq.n	8001c9a <HAL_SPI_Transmit+0x11e>
 8001c90:	2316      	movs	r3, #22
 8001c92:	18fb      	adds	r3, r7, r3
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d143      	bne.n	8001d22 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c9e:	881a      	ldrh	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001caa:	1c9a      	adds	r2, r3, #2
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001cbe:	e030      	b.n	8001d22 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d112      	bne.n	8001cf4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cd2:	881a      	ldrh	r2, [r3, #0]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cde:	1c9a      	adds	r2, r3, #2
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001cf2:	e016      	b.n	8001d22 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cf4:	f7fe fd7e 	bl	80007f4 <HAL_GetTick>
 8001cf8:	0002      	movs	r2, r0
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d802      	bhi.n	8001d0a <HAL_SPI_Transmit+0x18e>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	3301      	adds	r3, #1
 8001d08:	d102      	bne.n	8001d10 <HAL_SPI_Transmit+0x194>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d108      	bne.n	8001d22 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8001d10:	231f      	movs	r3, #31
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	2203      	movs	r2, #3
 8001d16:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	225d      	movs	r2, #93	@ 0x5d
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	5499      	strb	r1, [r3, r2]
          goto error;
 8001d20:	e080      	b.n	8001e24 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1c9      	bne.n	8001cc0 <HAL_SPI_Transmit+0x144>
 8001d2c:	e053      	b.n	8001dd6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d004      	beq.n	8001d40 <HAL_SPI_Transmit+0x1c4>
 8001d36:	2316      	movs	r3, #22
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d145      	bne.n	8001dcc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	330c      	adds	r3, #12
 8001d4a:	7812      	ldrb	r2, [r2, #0]
 8001d4c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d52:	1c5a      	adds	r2, r3, #1
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8001d66:	e031      	b.n	8001dcc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	4013      	ands	r3, r2
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d113      	bne.n	8001d9e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	330c      	adds	r3, #12
 8001d80:	7812      	ldrb	r2, [r2, #0]
 8001d82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	3b01      	subs	r3, #1
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001d9c:	e016      	b.n	8001dcc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d9e:	f7fe fd29 	bl	80007f4 <HAL_GetTick>
 8001da2:	0002      	movs	r2, r0
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d802      	bhi.n	8001db4 <HAL_SPI_Transmit+0x238>
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	3301      	adds	r3, #1
 8001db2:	d102      	bne.n	8001dba <HAL_SPI_Transmit+0x23e>
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d108      	bne.n	8001dcc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8001dba:	231f      	movs	r3, #31
 8001dbc:	18fb      	adds	r3, r7, r3
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	225d      	movs	r2, #93	@ 0x5d
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	5499      	strb	r1, [r3, r2]
          goto error;
 8001dca:	e02b      	b.n	8001e24 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1c8      	bne.n	8001d68 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	6839      	ldr	r1, [r7, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f000 f95d 	bl	800209c <SPI_EndRxTxTransaction>
 8001de2:	1e03      	subs	r3, r0, #0
 8001de4:	d002      	beq.n	8001dec <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2220      	movs	r2, #32
 8001dea:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d10a      	bne.n	8001e0a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001df4:	2300      	movs	r3, #0
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d004      	beq.n	8001e1c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8001e12:	231f      	movs	r3, #31
 8001e14:	18fb      	adds	r3, r7, r3
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
 8001e1a:	e003      	b.n	8001e24 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	225d      	movs	r2, #93	@ 0x5d
 8001e20:	2101      	movs	r1, #1
 8001e22:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	225c      	movs	r2, #92	@ 0x5c
 8001e28:	2100      	movs	r1, #0
 8001e2a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001e2c:	231f      	movs	r3, #31
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	781b      	ldrb	r3, [r3, #0]
}
 8001e32:	0018      	movs	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b008      	add	sp, #32
 8001e38:	bd80      	pop	{r7, pc}
	...

08001e3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b088      	sub	sp, #32
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	1dfb      	adds	r3, r7, #7
 8001e4a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001e4c:	f7fe fcd2 	bl	80007f4 <HAL_GetTick>
 8001e50:	0002      	movs	r2, r0
 8001e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	18d3      	adds	r3, r2, r3
 8001e5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001e5c:	f7fe fcca 	bl	80007f4 <HAL_GetTick>
 8001e60:	0003      	movs	r3, r0
 8001e62:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001e64:	4b3a      	ldr	r3, [pc, #232]	@ (8001f50 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	015b      	lsls	r3, r3, #5
 8001e6a:	0d1b      	lsrs	r3, r3, #20
 8001e6c:	69fa      	ldr	r2, [r7, #28]
 8001e6e:	4353      	muls	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001e72:	e058      	b.n	8001f26 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	3301      	adds	r3, #1
 8001e78:	d055      	beq.n	8001f26 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001e7a:	f7fe fcbb 	bl	80007f4 <HAL_GetTick>
 8001e7e:	0002      	movs	r2, r0
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	69fa      	ldr	r2, [r7, #28]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d902      	bls.n	8001e90 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d142      	bne.n	8001f16 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	685a      	ldr	r2, [r3, #4]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	21e0      	movs	r1, #224	@ 0xe0
 8001e9c:	438a      	bics	r2, r1
 8001e9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	2382      	movs	r3, #130	@ 0x82
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d113      	bne.n	8001ed4 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d005      	beq.n	8001ec4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	2380      	movs	r3, #128	@ 0x80
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d107      	bne.n	8001ed4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2140      	movs	r1, #64	@ 0x40
 8001ed0:	438a      	bics	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ed8:	2380      	movs	r3, #128	@ 0x80
 8001eda:	019b      	lsls	r3, r3, #6
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d110      	bne.n	8001f02 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	491a      	ldr	r1, [pc, #104]	@ (8001f54 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001eec:	400a      	ands	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2180      	movs	r1, #128	@ 0x80
 8001efc:	0189      	lsls	r1, r1, #6
 8001efe:	430a      	orrs	r2, r1
 8001f00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	225d      	movs	r2, #93	@ 0x5d
 8001f06:	2101      	movs	r1, #1
 8001f08:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	225c      	movs	r2, #92	@ 0x5c
 8001f0e:	2100      	movs	r1, #0
 8001f10:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e017      	b.n	8001f46 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	68ba      	ldr	r2, [r7, #8]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	68ba      	ldr	r2, [r7, #8]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	425a      	negs	r2, r3
 8001f36:	4153      	adcs	r3, r2
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	001a      	movs	r2, r3
 8001f3c:	1dfb      	adds	r3, r7, #7
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d197      	bne.n	8001e74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	0018      	movs	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	b008      	add	sp, #32
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	46c0      	nop			@ (mov r8, r8)
 8001f50:	20000000 	.word	0x20000000
 8001f54:	ffffdfff 	.word	0xffffdfff

08001f58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
 8001f64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001f66:	2317      	movs	r3, #23
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001f6e:	f7fe fc41 	bl	80007f4 <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f76:	1a9b      	subs	r3, r3, r2
 8001f78:	683a      	ldr	r2, [r7, #0]
 8001f7a:	18d3      	adds	r3, r2, r3
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001f7e:	f7fe fc39 	bl	80007f4 <HAL_GetTick>
 8001f82:	0003      	movs	r3, r0
 8001f84:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	330c      	adds	r3, #12
 8001f8c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001f8e:	4b41      	ldr	r3, [pc, #260]	@ (8002094 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	0013      	movs	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	189b      	adds	r3, r3, r2
 8001f98:	00da      	lsls	r2, r3, #3
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	0d1b      	lsrs	r3, r3, #20
 8001f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa0:	4353      	muls	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001fa4:	e068      	b.n	8002078 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	23c0      	movs	r3, #192	@ 0xc0
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d10a      	bne.n	8001fc6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d107      	bne.n	8001fc6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	2117      	movs	r1, #23
 8001fbe:	187b      	adds	r3, r7, r1
 8001fc0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001fc2:	187b      	adds	r3, r7, r1
 8001fc4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	d055      	beq.n	8002078 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001fcc:	f7fe fc12 	bl	80007f4 <HAL_GetTick>
 8001fd0:	0002      	movs	r2, r0
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d902      	bls.n	8001fe2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d142      	bne.n	8002068 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685a      	ldr	r2, [r3, #4]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	21e0      	movs	r1, #224	@ 0xe0
 8001fee:	438a      	bics	r2, r1
 8001ff0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	2382      	movs	r3, #130	@ 0x82
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d113      	bne.n	8002026 <SPI_WaitFifoStateUntilTimeout+0xce>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	2380      	movs	r3, #128	@ 0x80
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	429a      	cmp	r2, r3
 8002008:	d005      	beq.n	8002016 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	2380      	movs	r3, #128	@ 0x80
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	429a      	cmp	r2, r3
 8002014:	d107      	bne.n	8002026 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2140      	movs	r1, #64	@ 0x40
 8002022:	438a      	bics	r2, r1
 8002024:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800202a:	2380      	movs	r3, #128	@ 0x80
 800202c:	019b      	lsls	r3, r3, #6
 800202e:	429a      	cmp	r2, r3
 8002030:	d110      	bne.n	8002054 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4916      	ldr	r1, [pc, #88]	@ (8002098 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800203e:	400a      	ands	r2, r1
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2180      	movs	r1, #128	@ 0x80
 800204e:	0189      	lsls	r1, r1, #6
 8002050:	430a      	orrs	r2, r1
 8002052:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	225d      	movs	r2, #93	@ 0x5d
 8002058:	2101      	movs	r1, #1
 800205a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	225c      	movs	r2, #92	@ 0x5c
 8002060:	2100      	movs	r1, #0
 8002062:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e010      	b.n	800208a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	3b01      	subs	r3, #1
 8002076:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	4013      	ands	r3, r2
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	429a      	cmp	r2, r3
 8002086:	d18e      	bne.n	8001fa6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	0018      	movs	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	b00a      	add	sp, #40	@ 0x28
 8002090:	bd80      	pop	{r7, pc}
 8002092:	46c0      	nop			@ (mov r8, r8)
 8002094:	20000000 	.word	0x20000000
 8002098:	ffffdfff 	.word	0xffffdfff

0800209c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af02      	add	r7, sp, #8
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	23c0      	movs	r3, #192	@ 0xc0
 80020ac:	0159      	lsls	r1, r3, #5
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	0013      	movs	r3, r2
 80020b6:	2200      	movs	r2, #0
 80020b8:	f7ff ff4e 	bl	8001f58 <SPI_WaitFifoStateUntilTimeout>
 80020bc:	1e03      	subs	r3, r0, #0
 80020be:	d007      	beq.n	80020d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c4:	2220      	movs	r2, #32
 80020c6:	431a      	orrs	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e027      	b.n	8002120 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80020d0:	68ba      	ldr	r2, [r7, #8]
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	0013      	movs	r3, r2
 80020da:	2200      	movs	r2, #0
 80020dc:	2180      	movs	r1, #128	@ 0x80
 80020de:	f7ff fead 	bl	8001e3c <SPI_WaitFlagStateUntilTimeout>
 80020e2:	1e03      	subs	r3, r0, #0
 80020e4:	d007      	beq.n	80020f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ea:	2220      	movs	r2, #32
 80020ec:	431a      	orrs	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e014      	b.n	8002120 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80020f6:	68ba      	ldr	r2, [r7, #8]
 80020f8:	23c0      	movs	r3, #192	@ 0xc0
 80020fa:	00d9      	lsls	r1, r3, #3
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	0013      	movs	r3, r2
 8002104:	2200      	movs	r2, #0
 8002106:	f7ff ff27 	bl	8001f58 <SPI_WaitFifoStateUntilTimeout>
 800210a:	1e03      	subs	r3, r0, #0
 800210c:	d007      	beq.n	800211e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002112:	2220      	movs	r2, #32
 8002114:	431a      	orrs	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e000      	b.n	8002120 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	0018      	movs	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	b004      	add	sp, #16
 8002126:	bd80      	pop	{r7, pc}

08002128 <memset>:
 8002128:	0003      	movs	r3, r0
 800212a:	1882      	adds	r2, r0, r2
 800212c:	4293      	cmp	r3, r2
 800212e:	d100      	bne.n	8002132 <memset+0xa>
 8002130:	4770      	bx	lr
 8002132:	7019      	strb	r1, [r3, #0]
 8002134:	3301      	adds	r3, #1
 8002136:	e7f9      	b.n	800212c <memset+0x4>

08002138 <__libc_init_array>:
 8002138:	b570      	push	{r4, r5, r6, lr}
 800213a:	2600      	movs	r6, #0
 800213c:	4c0c      	ldr	r4, [pc, #48]	@ (8002170 <__libc_init_array+0x38>)
 800213e:	4d0d      	ldr	r5, [pc, #52]	@ (8002174 <__libc_init_array+0x3c>)
 8002140:	1b64      	subs	r4, r4, r5
 8002142:	10a4      	asrs	r4, r4, #2
 8002144:	42a6      	cmp	r6, r4
 8002146:	d109      	bne.n	800215c <__libc_init_array+0x24>
 8002148:	2600      	movs	r6, #0
 800214a:	f000 f823 	bl	8002194 <_init>
 800214e:	4c0a      	ldr	r4, [pc, #40]	@ (8002178 <__libc_init_array+0x40>)
 8002150:	4d0a      	ldr	r5, [pc, #40]	@ (800217c <__libc_init_array+0x44>)
 8002152:	1b64      	subs	r4, r4, r5
 8002154:	10a4      	asrs	r4, r4, #2
 8002156:	42a6      	cmp	r6, r4
 8002158:	d105      	bne.n	8002166 <__libc_init_array+0x2e>
 800215a:	bd70      	pop	{r4, r5, r6, pc}
 800215c:	00b3      	lsls	r3, r6, #2
 800215e:	58eb      	ldr	r3, [r5, r3]
 8002160:	4798      	blx	r3
 8002162:	3601      	adds	r6, #1
 8002164:	e7ee      	b.n	8002144 <__libc_init_array+0xc>
 8002166:	00b3      	lsls	r3, r6, #2
 8002168:	58eb      	ldr	r3, [r5, r3]
 800216a:	4798      	blx	r3
 800216c:	3601      	adds	r6, #1
 800216e:	e7f2      	b.n	8002156 <__libc_init_array+0x1e>
 8002170:	080021ec 	.word	0x080021ec
 8002174:	080021ec 	.word	0x080021ec
 8002178:	080021f0 	.word	0x080021f0
 800217c:	080021ec 	.word	0x080021ec

08002180 <memcpy>:
 8002180:	2300      	movs	r3, #0
 8002182:	b510      	push	{r4, lr}
 8002184:	429a      	cmp	r2, r3
 8002186:	d100      	bne.n	800218a <memcpy+0xa>
 8002188:	bd10      	pop	{r4, pc}
 800218a:	5ccc      	ldrb	r4, [r1, r3]
 800218c:	54c4      	strb	r4, [r0, r3]
 800218e:	3301      	adds	r3, #1
 8002190:	e7f8      	b.n	8002184 <memcpy+0x4>
	...

08002194 <_init>:
 8002194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800219a:	bc08      	pop	{r3}
 800219c:	469e      	mov	lr, r3
 800219e:	4770      	bx	lr

080021a0 <_fini>:
 80021a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021a6:	bc08      	pop	{r3}
 80021a8:	469e      	mov	lr, r3
 80021aa:	4770      	bx	lr
