
        Lattice Mapping Report File for Design Module 'pipelinec_top'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial
     project_project.ngd -o project_project_map.ncd -pr project_project.prf -mp
     project_project.mrp -lpf /home/user/FPGA/tools/PipelineC/ulx3s/3.build/buil
     d/project/project_project_synplify.lpf -lpf
     /home/user/FPGA/tools/PipelineC/ulx3s/1.hw/constraints/top.lpf 
Target Vendor:  LATTICE
Target Device:  LFE5U-85FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  09/14/24  15:13:09

Design Summary
--------------

   Number of registers:     26 out of 84255 (0%)
      PFU registers:           26 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:        30 out of 41820 (0%)
      SLICEs as Logic/ROM:     30 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:         13 out of 41820 (0%)
   Number of LUT4s:         60 out of 83640 (0%)
      Number used as logic LUTs:         34
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 2 out of 205 (1%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0

                                    Page 1




Design:  pipelinec_top                                 Date:  09/14/24  15:13:09

Design Summary (cont)
---------------------
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  1
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net blink_inst/return_output_NE_17: 26 loads
     Net blink_inst/return_output_NE_18: 26 loads
     Net blink_inst/return_output_NE_22: 26 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[0]: 3 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[1]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[23]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[24]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[2]: 2 loads
     Net blink_inst/bin_op_eq_blink_c_l17_c6_5cdf_left[3]: 2 loads
     Net led_c: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block blink_inst/GND undriven or does not drive anything - clipped.
Block blink_inst/VCC undriven or does not drive anything - clipped.
Block blink_inst/bin_op_eq_blink_c_l17_c6_5cdf/GND undriven or does not drive

                                    Page 2




Design:  pipelinec_top                                 Date:  09/14/24  15:13:09

Removed logic (cont)
--------------------
     anything - clipped.
Block blink_inst/bin_op_eq_blink_c_l17_c6_5cdf/VCC undriven or does not drive
     anything - clipped.
Block blink_inst/bin_op_plus_blink_c_l26_c5_29f1/GND undriven or does not drive
     anything - clipped.
Block blink_inst/counter_mux_blink_c_l17_c3_f797/GND undriven or does not drive
     anything - clipped.
Block blink_inst/counter_mux_blink_c_l17_c3_f797/VCC undriven or does not drive
     anything - clipped.
Block blink_inst/led_mux_blink_c_l17_c3_f797/GND undriven or does not drive
     anything - clipped.
Block blink_inst/led_mux_blink_c_l17_c3_f797/VCC undriven or does not drive
     anything - clipped.
Signal blink_inst/bin_op_plus_blink_c_l26_c5_29f1/VCC undriven or does not drive
     anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal blink_inst/bin_op_plus_blink_c_l26_c5_29f1/return_output_cry_0_0_S1
     undriven or does not drive anything - clipped.
Signal blink_inst/bin_op_plus_blink_c_l26_c5_29f1/return_output_cry_0_0_S0
     undriven or does not drive anything - clipped.
Signal blink_inst/bin_op_plus_blink_c_l26_c5_29f1/N_1 undriven or does not drive
     anything - clipped.
Signal blink_inst/bin_op_plus_blink_c_l26_c5_29f1/return_output_cry_23_0_COUT
     undriven or does not drive anything - clipped.
Block blink_inst/bin_op_plus_blink_c_l26_c5_29f1/VCC was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 451 MB
        






















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
