<stg><name>decode_regular_Pipeline_VITIS_LOOP_53_1</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ret_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %state_bstate_n_bits_held_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %state_bstate_currIdx_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %aligned_word = alloca i32 1

]]></Node>
<StgValue><ssdm name="aligned_word"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %p_read14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read14"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %write_flag2_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_flag2_0

]]></Node>
<StgValue><ssdm name="write_flag2_0_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %p_read42 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read42"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %p_read51 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read51"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 %p_read51, i8 %aligned_word

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 %p_read14, i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8 %p_read42, i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 %tmp_1, i32 %ret_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 %tmp, i32 %empty_53

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %write_flag2_1 = phi i1 %write_flag2_0_read, void %newFuncRoot, i1 1, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit

]]></Node>
<StgValue><ssdm name="write_flag2_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %p_load = load i32 %empty_53

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_load, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4 %icmp_ln1072 = icmp_eq  i24 %tmp_2, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln53 = br i1 %icmp_ln1072, void %.exitStub, void %_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:0 %state_bstate_n_bits_held_0_load = load i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:3 %shl_ln1026 = shl i32 %p_load, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln1026"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:4 %store_ln1026 = store i32 %shl_ln1026, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="store_ln1026"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:6 %icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_0_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:8 %br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln16 = add i8 %state_bstate_n_bits_held_0_load, i8 255

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6 %store_ln17 = store i8 %add_ln16, i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge3:0 %state_bstate_currIdx_0_load = load i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge3:1 %zext_ln5 = zext i32 %state_bstate_currIdx_0_load

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:2 %bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="bStream_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge3:3 %retVal_21 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_21"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:4 %add_ln6 = add i32 %state_bstate_currIdx_0_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:9 %store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:10 %store_ln46 = store i8 7, i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:8 %store_ln53 = store i32 %shl_ln1026, i32 %empty_53

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:1 %aligned_word_load = load i8 %aligned_word

]]></Node>
<StgValue><ssdm name="aligned_word_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:2 %specloopname_ln1015 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln1015"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:5 %zext_ln13 = zext i8 %state_bstate_n_bits_held_0_load

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:7 %zext_ln23 = zext i8 %aligned_word_load

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %add_ln14 = add i9 %zext_ln13, i9 511

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
:1 %sext_ln14 = sext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %retVal_19 = lshr i32 %zext_ln23, i32 %sext_ln14

]]></Node>
<StgValue><ssdm name="retVal_19"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32">
<![CDATA[
:3 %retVal_20 = trunc i32 %retVal_19

]]></Node>
<StgValue><ssdm name="retVal_20"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="1">
<![CDATA[
:4 %zext_ln11 = zext i1 %retVal_20

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge3:3 %retVal_21 = load i3 %bStream_addr

]]></Node>
<StgValue><ssdm name="retVal_21"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge3:5 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge3:6 %zext_ln42 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
._crit_edge3:7 %retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42

]]></Node>
<StgValue><ssdm name="retVal"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:8 %store_ln46 = store i8 %retVal_21, i8 %aligned_word

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:11 %br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:0 %ret_8_load = load i32 %ret_8

]]></Node>
<StgValue><ssdm name="ret_8_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.exitStub:1 %state_bstate_n_bits_held_0_load_2 = load i8 %state_bstate_n_bits_held_0

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0_load_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:2 %state_bstate_currIdx_0_load_2 = load i32 %state_bstate_currIdx_0

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0_load_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.exitStub:3 %aligned_word_load_3 = load i8 %aligned_word

]]></Node>
<StgValue><ssdm name="aligned_word_load_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_0_out, i8 %aligned_word_load_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_0_out, i8 %state_bstate_n_bits_held_0_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag2_1_out, i1 %write_flag2_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_0_out, i32 %state_bstate_currIdx_0_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_ivlOffset_1_out, i32 %ret_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
.exitStub:9 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:0 %val = phi i9 %retVal, void %._crit_edge3, i9 %zext_ln11, void

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:1 %ret_8_load_1 = load i32 %ret_8

]]></Node>
<StgValue><ssdm name="ret_8_load_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:2 %trunc_ln1543 = trunc i32 %ret_8_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1543"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:3 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:4 %or_ln1543 = or i9 %shl_ln1, i9 %val

]]></Node>
<StgValue><ssdm name="or_ln1543"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:5 %tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %ret_8_load_1, i32 8, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:6 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:7 %store_ln53 = store i32 %ret, i32 %ret_8

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit:9 %br_ln53 = br void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="97" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="98" name="write_flag2_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_flag2_0"/></StgValue>
</port>
<port id="99" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="100" name="empty_41" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty_41"/></StgValue>
</port>
<port id="101" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="102" name="bStream" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="state_bstate_held_aligned_word_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_bstate_held_aligned_word_0_out"/></StgValue>
</port>
<port id="104" name="state_bstate_n_bits_held_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_bstate_n_bits_held_0_out"/></StgValue>
</port>
<port id="105" name="write_flag2_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_flag2_1_out"/></StgValue>
</port>
<port id="106" name="state_bstate_currIdx_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_bstate_currIdx_0_out"/></StgValue>
</port>
<port id="107" name="state_ivlOffset_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_ivlOffset_1_out"/></StgValue>
</port>
<port id="108" name="baeState_0_constprop" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="baeState_0_constprop"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="110" from="StgValue_109" to="empty_53" fromId="109" toId="6">
</dataflow>
<dataflow id="111" from="StgValue_109" to="ret_8" fromId="109" toId="7">
</dataflow>
<dataflow id="112" from="StgValue_109" to="state_bstate_n_bits_held_0" fromId="109" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_109" to="state_bstate_currIdx_0" fromId="109" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_109" to="aligned_word" fromId="109" toId="10">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.i32" to="tmp" fromId="115" toId="11">
</dataflow>
<dataflow id="117" from="empty" to="tmp" fromId="101" toId="11">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i32" to="tmp_1" fromId="115" toId="12">
</dataflow>
<dataflow id="119" from="empty_41" to="tmp_1" fromId="100" toId="12">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i32" to="p_read14" fromId="115" toId="13">
</dataflow>
<dataflow id="121" from="p_read1" to="p_read14" fromId="99" toId="13">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_auto.i1" to="write_flag2_0_read" fromId="122" toId="14">
</dataflow>
<dataflow id="124" from="write_flag2_0" to="write_flag2_0_read" fromId="98" toId="14">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.i8" to="p_read42" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="p_read4" to="p_read42" fromId="97" toId="15">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.i8" to="p_read51" fromId="125" toId="16">
</dataflow>
<dataflow id="129" from="p_read5" to="p_read51" fromId="96" toId="16">
</dataflow>
<dataflow id="130" from="p_read51" to="store_ln0" fromId="16" toId="17">
</dataflow>
<dataflow id="131" from="aligned_word" to="store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="132" from="p_read14" to="store_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="133" from="state_bstate_currIdx_0" to="store_ln0" fromId="9" toId="18">
</dataflow>
<dataflow id="134" from="p_read42" to="store_ln0" fromId="15" toId="19">
</dataflow>
<dataflow id="135" from="state_bstate_n_bits_held_0" to="store_ln0" fromId="8" toId="19">
</dataflow>
<dataflow id="136" from="tmp_1" to="store_ln0" fromId="12" toId="20">
</dataflow>
<dataflow id="137" from="ret_8" to="store_ln0" fromId="7" toId="20">
</dataflow>
<dataflow id="138" from="tmp" to="store_ln0" fromId="11" toId="21">
</dataflow>
<dataflow id="139" from="empty_53" to="store_ln0" fromId="6" toId="21">
</dataflow>
<dataflow id="140" from="write_flag2_0_read" to="write_flag2_1" fromId="14" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln0" to="write_flag2_1" fromId="22" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_142" to="write_flag2_1" fromId="142" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln53" to="write_flag2_1" fromId="68" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="145" from="empty_53" to="p_load" fromId="6" toId="24">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="146" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specpipeline_ln0" fromId="148" toId="25">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specpipeline_ln0" fromId="150" toId="25">
</dataflow>
<dataflow id="152" from="StgValue_109" to="specpipeline_ln0" fromId="109" toId="25">
</dataflow>
<dataflow id="153" from="StgValue_150" to="specpipeline_ln0" fromId="150" toId="25">
</dataflow>
<dataflow id="155" from="p_str" to="specpipeline_ln0" fromId="154" toId="25">
</dataflow>
<dataflow id="157" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="tmp_2" fromId="156" toId="26">
</dataflow>
<dataflow id="158" from="p_load" to="tmp_2" fromId="24" toId="26">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_2" fromId="159" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_161" to="tmp_2" fromId="161" toId="26">
</dataflow>
<dataflow id="163" from="tmp_2" to="icmp_ln1072" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln1072" fromId="164" toId="27">
</dataflow>
<dataflow id="166" from="icmp_ln1072" to="br_ln53" fromId="27" toId="28">
</dataflow>
<dataflow id="167" from="state_bstate_n_bits_held_0" to="state_bstate_n_bits_held_0_load" fromId="8" toId="29">
</dataflow>
<dataflow id="168" from="p_load" to="shl_ln1026" fromId="24" toId="30">
</dataflow>
<dataflow id="169" from="StgValue_109" to="shl_ln1026" fromId="109" toId="30">
</dataflow>
<dataflow id="170" from="shl_ln1026" to="store_ln1026" fromId="30" toId="31">
</dataflow>
<dataflow id="171" from="baeState_0_constprop" to="store_ln1026" fromId="108" toId="31">
</dataflow>
<dataflow id="172" from="state_bstate_n_bits_held_0_load" to="icmp_ln13" fromId="29" toId="32">
</dataflow>
<dataflow id="174" from="StgValue_173" to="icmp_ln13" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="icmp_ln13" to="br_ln13" fromId="32" toId="33">
</dataflow>
<dataflow id="176" from="state_bstate_n_bits_held_0_load" to="add_ln16" fromId="29" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln16" fromId="177" toId="34">
</dataflow>
<dataflow id="179" from="add_ln16" to="store_ln17" fromId="34" toId="35">
</dataflow>
<dataflow id="180" from="state_bstate_n_bits_held_0" to="store_ln17" fromId="8" toId="35">
</dataflow>
<dataflow id="181" from="state_bstate_currIdx_0" to="state_bstate_currIdx_0_load" fromId="9" toId="36">
</dataflow>
<dataflow id="182" from="state_bstate_currIdx_0_load" to="zext_ln5" fromId="36" toId="37">
</dataflow>
<dataflow id="183" from="bStream" to="bStream_addr" fromId="102" toId="38">
</dataflow>
<dataflow id="185" from="StgValue_184" to="bStream_addr" fromId="184" toId="38">
</dataflow>
<dataflow id="186" from="zext_ln5" to="bStream_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="187" from="bStream_addr" to="retVal_21" fromId="38" toId="39">
</dataflow>
<dataflow id="188" from="state_bstate_currIdx_0_load" to="add_ln6" fromId="36" toId="40">
</dataflow>
<dataflow id="189" from="StgValue_109" to="add_ln6" fromId="109" toId="40">
</dataflow>
<dataflow id="190" from="add_ln6" to="store_ln46" fromId="40" toId="41">
</dataflow>
<dataflow id="191" from="state_bstate_currIdx_0" to="store_ln46" fromId="9" toId="41">
</dataflow>
<dataflow id="193" from="StgValue_192" to="store_ln46" fromId="192" toId="42">
</dataflow>
<dataflow id="194" from="state_bstate_n_bits_held_0" to="store_ln46" fromId="8" toId="42">
</dataflow>
<dataflow id="195" from="shl_ln1026" to="store_ln53" fromId="30" toId="43">
</dataflow>
<dataflow id="196" from="empty_53" to="store_ln53" fromId="6" toId="43">
</dataflow>
<dataflow id="197" from="aligned_word" to="aligned_word_load" fromId="10" toId="44">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopName" to="specloopname_ln1015" fromId="198" toId="45">
</dataflow>
<dataflow id="201" from="empty_24" to="specloopname_ln1015" fromId="200" toId="45">
</dataflow>
<dataflow id="202" from="state_bstate_n_bits_held_0_load" to="zext_ln13" fromId="29" toId="46">
</dataflow>
<dataflow id="203" from="aligned_word_load" to="zext_ln23" fromId="44" toId="47">
</dataflow>
<dataflow id="204" from="zext_ln13" to="add_ln14" fromId="46" toId="48">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln14" fromId="205" toId="48">
</dataflow>
<dataflow id="207" from="add_ln14" to="sext_ln14" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="zext_ln23" to="retVal_19" fromId="47" toId="50">
</dataflow>
<dataflow id="209" from="sext_ln14" to="retVal_19" fromId="49" toId="50">
</dataflow>
<dataflow id="210" from="retVal_19" to="retVal_20" fromId="50" toId="51">
</dataflow>
<dataflow id="211" from="retVal_20" to="zext_ln11" fromId="51" toId="52">
</dataflow>
<dataflow id="212" from="bStream_addr" to="retVal_21" fromId="38" toId="54">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_3" fromId="213" toId="55">
</dataflow>
<dataflow id="215" from="retVal_21" to="tmp_3" fromId="54" toId="55">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp_3" fromId="216" toId="55">
</dataflow>
<dataflow id="218" from="tmp_3" to="zext_ln42" fromId="55" toId="56">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="retVal" fromId="219" toId="57">
</dataflow>
<dataflow id="222" from="StgValue_221" to="retVal" fromId="221" toId="57">
</dataflow>
<dataflow id="223" from="zext_ln42" to="retVal" fromId="56" toId="57">
</dataflow>
<dataflow id="224" from="retVal_21" to="store_ln46" fromId="54" toId="58">
</dataflow>
<dataflow id="225" from="aligned_word" to="store_ln46" fromId="10" toId="58">
</dataflow>
<dataflow id="226" from="retVal" to="val" fromId="57" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="br_ln46" to="val" fromId="59" toId="60">
</dataflow>
<dataflow id="228" from="zext_ln11" to="val" fromId="52" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln17" to="val" fromId="53" toId="60">
</dataflow>
<dataflow id="230" from="ret_8" to="ret_8_load_1" fromId="7" toId="61">
</dataflow>
<dataflow id="231" from="ret_8_load_1" to="trunc_ln1543" fromId="61" toId="62">
</dataflow>
<dataflow id="233" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln1" fromId="232" toId="63">
</dataflow>
<dataflow id="234" from="trunc_ln1543" to="shl_ln1" fromId="62" toId="63">
</dataflow>
<dataflow id="235" from="StgValue_221" to="shl_ln1" fromId="221" toId="63">
</dataflow>
<dataflow id="236" from="shl_ln1" to="or_ln1543" fromId="63" toId="64">
</dataflow>
<dataflow id="237" from="val" to="or_ln1543" fromId="60" toId="64">
</dataflow>
<dataflow id="239" from="_ssdm_op_PartSelect.i23.i32.i32.i32" to="tmp_s" fromId="238" toId="65">
</dataflow>
<dataflow id="240" from="ret_8_load_1" to="tmp_s" fromId="61" toId="65">
</dataflow>
<dataflow id="241" from="StgValue_159" to="tmp_s" fromId="159" toId="65">
</dataflow>
<dataflow id="243" from="StgValue_242" to="tmp_s" fromId="242" toId="65">
</dataflow>
<dataflow id="245" from="_ssdm_op_BitConcatenate.i32.i23.i9" to="ret" fromId="244" toId="66">
</dataflow>
<dataflow id="246" from="tmp_s" to="ret" fromId="65" toId="66">
</dataflow>
<dataflow id="247" from="or_ln1543" to="ret" fromId="64" toId="66">
</dataflow>
<dataflow id="248" from="ret" to="store_ln53" fromId="66" toId="67">
</dataflow>
<dataflow id="249" from="ret_8" to="store_ln53" fromId="7" toId="67">
</dataflow>
<dataflow id="250" from="ret_8" to="ret_8_load" fromId="7" toId="69">
</dataflow>
<dataflow id="251" from="state_bstate_n_bits_held_0" to="state_bstate_n_bits_held_0_load_2" fromId="8" toId="70">
</dataflow>
<dataflow id="252" from="state_bstate_currIdx_0" to="state_bstate_currIdx_0_load_2" fromId="9" toId="71">
</dataflow>
<dataflow id="253" from="aligned_word" to="aligned_word_load_3" fromId="10" toId="72">
</dataflow>
<dataflow id="255" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="254" toId="73">
</dataflow>
<dataflow id="256" from="state_bstate_held_aligned_word_0_out" to="write_ln0" fromId="103" toId="73">
</dataflow>
<dataflow id="257" from="aligned_word_load_3" to="write_ln0" fromId="72" toId="73">
</dataflow>
<dataflow id="258" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="254" toId="74">
</dataflow>
<dataflow id="259" from="state_bstate_n_bits_held_0_out" to="write_ln0" fromId="104" toId="74">
</dataflow>
<dataflow id="260" from="state_bstate_n_bits_held_0_load_2" to="write_ln0" fromId="70" toId="74">
</dataflow>
<dataflow id="262" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="261" toId="75">
</dataflow>
<dataflow id="263" from="write_flag2_1_out" to="write_ln0" fromId="105" toId="75">
</dataflow>
<dataflow id="264" from="write_flag2_1" to="write_ln0" fromId="23" toId="75">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="265" toId="76">
</dataflow>
<dataflow id="267" from="state_bstate_currIdx_0_out" to="write_ln0" fromId="106" toId="76">
</dataflow>
<dataflow id="268" from="state_bstate_currIdx_0_load_2" to="write_ln0" fromId="71" toId="76">
</dataflow>
<dataflow id="269" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="265" toId="77">
</dataflow>
<dataflow id="270" from="state_ivlOffset_1_out" to="write_ln0" fromId="107" toId="77">
</dataflow>
<dataflow id="271" from="ret_8_load" to="write_ln0" fromId="69" toId="77">
</dataflow>
<dataflow id="272" from="icmp_ln1072" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="273" from="icmp_ln13" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="274" from="icmp_ln1072" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="275" from="icmp_ln13" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="276" from="icmp_ln1072" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="277" from="icmp_ln13" to="StgValue_4" fromId="32" toId="4">
</dataflow>
</dataflows>


</stg>
