<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ehci-regs.h source code [codebrowser/include/hw/usb/ehci-regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/include/hw/usb/ehci-regs.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>include</a>/<a href='..'>hw</a>/<a href='./'>usb</a>/<a href='ehci-regs.h.html'>ehci-regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#<span data-ppcond="1">ifndef</span> <span class="macro" data-ref="_M/HW_USB_EHCI_REGS_H">HW_USB_EHCI_REGS_H</span></u></td></tr>
<tr><th id="2">2</th><td><u>#define <dfn class="macro" id="_M/HW_USB_EHCI_REGS_H" data-ref="_M/HW_USB_EHCI_REGS_H">HW_USB_EHCI_REGS_H</dfn></u></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/* Capability Registers Base Address - section 2.2 */</i></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/CAPLENGTH" data-ref="_M/CAPLENGTH">CAPLENGTH</dfn>        0x0000  /* 1-byte, 0x0001 reserved */</u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/HCIVERSION" data-ref="_M/HCIVERSION">HCIVERSION</dfn>       0x0002  /* 2-bytes, i/f version # */</u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/HCSPARAMS" data-ref="_M/HCSPARAMS">HCSPARAMS</dfn>        0x0004  /* 4-bytes, structural params */</u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/HCCPARAMS" data-ref="_M/HCCPARAMS">HCCPARAMS</dfn>        0x0008  /* 4-bytes, capability params */</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/EECP" data-ref="_M/EECP">EECP</dfn>             HCCPARAMS + 1</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/HCSPPORTROUTE1" data-ref="_M/HCSPPORTROUTE1">HCSPPORTROUTE1</dfn>   0x000c</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/HCSPPORTROUTE2" data-ref="_M/HCSPPORTROUTE2">HCSPPORTROUTE2</dfn>   0x0010</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/USBCMD" data-ref="_M/USBCMD">USBCMD</dfn>           0x0000</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/USBCMD_RUNSTOP" data-ref="_M/USBCMD_RUNSTOP">USBCMD_RUNSTOP</dfn>   (1 &lt;&lt; 0)      // run / Stop</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/USBCMD_HCRESET" data-ref="_M/USBCMD_HCRESET">USBCMD_HCRESET</dfn>   (1 &lt;&lt; 1)      // HC Reset</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/USBCMD_FLS" data-ref="_M/USBCMD_FLS">USBCMD_FLS</dfn>       (3 &lt;&lt; 2)      // Frame List Size</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/USBCMD_FLS_SH" data-ref="_M/USBCMD_FLS_SH">USBCMD_FLS_SH</dfn>    2             // Frame List Size Shift</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/USBCMD_PSE" data-ref="_M/USBCMD_PSE">USBCMD_PSE</dfn>       (1 &lt;&lt; 4)      // Periodic Schedule Enable</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/USBCMD_ASE" data-ref="_M/USBCMD_ASE">USBCMD_ASE</dfn>       (1 &lt;&lt; 5)      // Asynch Schedule Enable</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/USBCMD_IAAD" data-ref="_M/USBCMD_IAAD">USBCMD_IAAD</dfn>      (1 &lt;&lt; 6)      // Int Asynch Advance Doorbell</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/USBCMD_LHCR" data-ref="_M/USBCMD_LHCR">USBCMD_LHCR</dfn>      (1 &lt;&lt; 7)      // Light Host Controller Reset</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/USBCMD_ASPMC" data-ref="_M/USBCMD_ASPMC">USBCMD_ASPMC</dfn>     (3 &lt;&lt; 8)      // Async Sched Park Mode Count</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/USBCMD_ASPME" data-ref="_M/USBCMD_ASPME">USBCMD_ASPME</dfn>     (1 &lt;&lt; 11)     // Async Sched Park Mode Enable</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/USBCMD_ITC" data-ref="_M/USBCMD_ITC">USBCMD_ITC</dfn>       (0x7f &lt;&lt; 16)  // Int Threshold Control</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/USBCMD_ITC_SH" data-ref="_M/USBCMD_ITC_SH">USBCMD_ITC_SH</dfn>    16            // Int Threshold Control Shift</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/USBSTS" data-ref="_M/USBSTS">USBSTS</dfn>           0x0004</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/USBSTS_RO_MASK" data-ref="_M/USBSTS_RO_MASK">USBSTS_RO_MASK</dfn>   0x0000003f</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/USBSTS_INT" data-ref="_M/USBSTS_INT">USBSTS_INT</dfn>       (1 &lt;&lt; 0)      // USB Interrupt</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/USBSTS_ERRINT" data-ref="_M/USBSTS_ERRINT">USBSTS_ERRINT</dfn>    (1 &lt;&lt; 1)      // Error Interrupt</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/USBSTS_PCD" data-ref="_M/USBSTS_PCD">USBSTS_PCD</dfn>       (1 &lt;&lt; 2)      // Port Change Detect</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/USBSTS_FLR" data-ref="_M/USBSTS_FLR">USBSTS_FLR</dfn>       (1 &lt;&lt; 3)      // Frame List Rollover</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/USBSTS_HSE" data-ref="_M/USBSTS_HSE">USBSTS_HSE</dfn>       (1 &lt;&lt; 4)      // Host System Error</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/USBSTS_IAA" data-ref="_M/USBSTS_IAA">USBSTS_IAA</dfn>       (1 &lt;&lt; 5)      // Interrupt on Async Advance</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/USBSTS_HALT" data-ref="_M/USBSTS_HALT">USBSTS_HALT</dfn>      (1 &lt;&lt; 12)     // HC Halted</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/USBSTS_REC" data-ref="_M/USBSTS_REC">USBSTS_REC</dfn>       (1 &lt;&lt; 13)     // Reclamation</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/USBSTS_PSS" data-ref="_M/USBSTS_PSS">USBSTS_PSS</dfn>       (1 &lt;&lt; 14)     // Periodic Schedule Status</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/USBSTS_ASS" data-ref="_M/USBSTS_ASS">USBSTS_ASS</dfn>       (1 &lt;&lt; 15)     // Asynchronous Schedule Status</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> *  Interrupt enable bits correspond to the interrupt active bits in USBSTS</i></td></tr>
<tr><th id="42">42</th><td><i> *  so no need to redefine here.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/USBINTR" data-ref="_M/USBINTR">USBINTR</dfn>              0x0008</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/USBINTR_MASK" data-ref="_M/USBINTR_MASK">USBINTR_MASK</dfn>         0x0000003f</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/FRINDEX" data-ref="_M/FRINDEX">FRINDEX</dfn>              0x000c</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CTRLDSSEGMENT" data-ref="_M/CTRLDSSEGMENT">CTRLDSSEGMENT</dfn>        0x0010</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PERIODICLISTBASE" data-ref="_M/PERIODICLISTBASE">PERIODICLISTBASE</dfn>     0x0014</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ASYNCLISTADDR" data-ref="_M/ASYNCLISTADDR">ASYNCLISTADDR</dfn>        0x0018</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ASYNCLISTADDR_MASK" data-ref="_M/ASYNCLISTADDR_MASK">ASYNCLISTADDR_MASK</dfn>   0xffffffe0</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CONFIGFLAG" data-ref="_M/CONFIGFLAG">CONFIGFLAG</dfn>           0x0040</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/*</i></td></tr>
<tr><th id="56">56</th><td><i> * Bits that are reserved or are read-only are masked out of values</i></td></tr>
<tr><th id="57">57</th><td><i> * written to us by software</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PORTSC_RO_MASK" data-ref="_M/PORTSC_RO_MASK">PORTSC_RO_MASK</dfn>       0x007001c0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PORTSC_RWC_MASK" data-ref="_M/PORTSC_RWC_MASK">PORTSC_RWC_MASK</dfn>      0x0000002a</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PORTSC_WKOC_E" data-ref="_M/PORTSC_WKOC_E">PORTSC_WKOC_E</dfn>        (1 &lt;&lt; 22)    // Wake on Over Current Enable</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PORTSC_WKDS_E" data-ref="_M/PORTSC_WKDS_E">PORTSC_WKDS_E</dfn>        (1 &lt;&lt; 21)    // Wake on Disconnect Enable</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PORTSC_WKCN_E" data-ref="_M/PORTSC_WKCN_E">PORTSC_WKCN_E</dfn>        (1 &lt;&lt; 20)    // Wake on Connect Enable</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PTC" data-ref="_M/PORTSC_PTC">PORTSC_PTC</dfn>           (15 &lt;&lt; 16)   // Port Test Control</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PTC_SH" data-ref="_M/PORTSC_PTC_SH">PORTSC_PTC_SH</dfn>        16           // Port Test Control shift</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PIC" data-ref="_M/PORTSC_PIC">PORTSC_PIC</dfn>           (3 &lt;&lt; 14)    // Port Indicator Control</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PIC_SH" data-ref="_M/PORTSC_PIC_SH">PORTSC_PIC_SH</dfn>        14           // Port Indicator Control Shift</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PORTSC_POWNER" data-ref="_M/PORTSC_POWNER">PORTSC_POWNER</dfn>        (1 &lt;&lt; 13)    // Port Owner</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PPOWER" data-ref="_M/PORTSC_PPOWER">PORTSC_PPOWER</dfn>        (1 &lt;&lt; 12)    // Port Power</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PORTSC_LINESTAT" data-ref="_M/PORTSC_LINESTAT">PORTSC_LINESTAT</dfn>      (3 &lt;&lt; 10)    // Port Line Status</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PORTSC_LINESTAT_SH" data-ref="_M/PORTSC_LINESTAT_SH">PORTSC_LINESTAT_SH</dfn>   10           // Port Line Status Shift</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PRESET" data-ref="_M/PORTSC_PRESET">PORTSC_PRESET</dfn>        (1 &lt;&lt; 8)     // Port Reset</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PORTSC_SUSPEND" data-ref="_M/PORTSC_SUSPEND">PORTSC_SUSPEND</dfn>       (1 &lt;&lt; 7)     // Port Suspend</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PORTSC_FPRES" data-ref="_M/PORTSC_FPRES">PORTSC_FPRES</dfn>         (1 &lt;&lt; 6)     // Force Port Resume</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PORTSC_OCC" data-ref="_M/PORTSC_OCC">PORTSC_OCC</dfn>           (1 &lt;&lt; 5)     // Over Current Change</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PORTSC_OCA" data-ref="_M/PORTSC_OCA">PORTSC_OCA</dfn>           (1 &lt;&lt; 4)     // Over Current Active</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PEDC" data-ref="_M/PORTSC_PEDC">PORTSC_PEDC</dfn>          (1 &lt;&lt; 3)     // Port Enable/Disable Change</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PORTSC_PED" data-ref="_M/PORTSC_PED">PORTSC_PED</dfn>           (1 &lt;&lt; 2)     // Port Enable/Disable</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PORTSC_CSC" data-ref="_M/PORTSC_CSC">PORTSC_CSC</dfn>           (1 &lt;&lt; 1)     // Connect Status Change</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PORTSC_CONNECT" data-ref="_M/PORTSC_CONNECT">PORTSC_CONNECT</dfn>       (1 &lt;&lt; 0)     // Current Connect Status</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="1">endif</span> /* HW_USB_EHCI_REGS_H */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../hw/usb/hcd-ehci.c.html'>codebrowser/hw/usb/hcd-ehci.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
