--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf -ucf
loopback.ucf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    7.748(R)|      SLOW  |   -3.177(R)|      FAST  |clk_BUFGP         |   0.000|
rs232_rx    |    3.005(R)|      SLOW  |   -2.119(R)|      FAST  |clk_BUFGP         |   0.000|
switches<0> |    2.343(R)|      SLOW  |   -1.659(R)|      FAST  |clk_BUFGP         |   0.000|
switches<1> |    2.196(R)|      SLOW  |   -1.551(R)|      FAST  |clk_BUFGP         |   0.000|
switches<2> |    1.752(R)|      SLOW  |   -1.201(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<3> |    1.462(R)|      SLOW  |   -0.928(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<4> |    1.886(R)|      SLOW  |   -1.329(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<5> |    1.240(R)|      SLOW  |   -0.718(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<6> |    1.314(R)|      SLOW  |   -0.789(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<7> |    1.441(R)|      SLOW  |   -0.907(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds<0>     |         9.284(R)|      SLOW  |         5.061(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |         9.710(R)|      SLOW  |         5.326(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |        10.007(R)|      SLOW  |         5.505(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |         9.494(R)|      SLOW  |         5.186(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |         8.872(R)|      SLOW  |         4.821(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |         9.241(R)|      SLOW  |         5.009(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |         9.462(R)|      SLOW  |         5.180(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |         8.801(R)|      SLOW  |         4.778(R)|      FAST  |clk_BUFGP         |   0.000|
rs232_tx    |         9.878(R)|      SLOW  |         5.479(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.917|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May  8 23:15:08 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 439 MB



