
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.9 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Wed Apr 11 00:32:30 2018
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/projects/courses/spring_16/ee382n-16785/lib/time'
Parsing design file '/home/projects/courses/spring_16/ee382n-16785/lib/lib2'
Parsing design file '/home/projects/courses/spring_16/ee382n-16785/lib/lib3'
Parsing design file '/home/projects/courses/spring_16/ee382n-16785/lib/lib4'
Parsing design file '/home/projects/courses/spring_16/ee382n-16785/lib/lib5'
Parsing design file '/home/projects/courses/spring_16/ee382n-16785/lib/lib6'
Parsing design file './common.v'
Parsing design file './common/cache_and_registers/register_file_decoder.v'
Parsing design file './common/cache_and_registers/registers.v'
Parsing design file '../decode/disp_selector.v'
Parsing design file '../decode/immediate_detector.v'
Parsing design file '../decode/imm_selector.v'
Parsing design file '../decode/instruction_length_decoder.v'
Parsing design file '../decode/modrm_decoder.v'
Parsing design file '../decode/modrm_detector.v'
Parsing design file '../decode/modrm_pointer.v'
Parsing design file '../decode/modrm_selector.v'
Parsing design file '../decode/offset_detector.v'
Parsing design file '../decode/offset_selector.v'
Parsing design file '../decode/opcode_length_decoder.v'
Parsing design file '../decode/prefix_checker.v'
Parsing design file '../decode/prefix_decoder.v'
Parsing design file '../decode/sib_disp_detector.v'
Parsing design file '../decode/sib_selector.v'
Parsing design file '../decode/ucontrol_store.v'
Parsing design file '../decode/decode_stage1.v'
Parsing design file '../decode/decode_stage2.v'
Parsing included file '../control_store/control_store_wires.v'.
Back to file '../decode/decode_stage2.v'.
Parsing included file '../control_store/control_store_signals.v'.
Back to file '../decode/decode_stage2.v'.
Parsing design file './reg_dependency_check.v'
Parsing design file './segment_limit_check.v'
Parsing design file './address_generation.v'
Parsing included file '../control_store/control_store_wires.v'.
Back to file './address_generation.v'.
Parsing included file '../control_store/control_store_signals.v'.
Back to file './address_generation.v'.
Parsing design file './common/basic_components/muxes.v'
Parsing design file './common/basic_components/logic_gates.v'
Parsing design file './common/flags/eflags.v'
Parsing design file './common/functional_units/adder.v'
Parsing design file './execute_components/alu.v'
Parsing design file './common/functional_units/subtract.v'
Parsing design file './execute.v'
Parsing included file '../control_store/control_store_wires.v'.
Back to file './execute.v'.
Parsing included file '../control_store/control_store_signals.v'.
Back to file './execute.v'.
Parsing design file './memory_stage.v'
Parsing included file '../control_store/control_store_wires.v'.
Back to file './memory_stage.v'.
Parsing included file '../control_store/control_store_signals.v'.
Back to file './memory_stage.v'.
Parsing design file './writeback.v'
Parsing included file '../control_store/control_store_wires.v'.
Back to file './writeback.v'.
Parsing included file '../control_store/control_store_signals.v'.
Back to file './writeback.v'.
Parsing design file './decode_agen.v'
Parsing library file '/home/projects/courses/spring_16/ee382n-16785/lib/lib1'
Top Level Modules:
       timeunit
       dff8$
       dff16$
       jkff8$
       jkff16$
       buffer$
       buffer8$
       buffer16$
       bufferH1024$
       bufferHInv16$
       bufferHInv64$
       bufferHInv256$
       bufferHInv1024$
       latch$
       latch8$
       latch16$
       tristateL$
       tristate8L$
       tristate16L$
       tristateH$
       tristate8H$
       tristate16H$
       tristate_bus_driver1$
       tristate_bus_driver8$
       tristate_bus_driver16$
       dff16b$
       dff32b$
       ioreg8$
       ioreg16$
       regfile$
       ram16b8w$
       ram8b4w$
       rom4b32w$
       rom32b32w$
       mux3$
       mux3_8$
       decoder2_4$
       decoder3_8$
       syn_cntr8$
       pencoder8_3v$
       pencoder8_3$
       mag_comp4$
       alu4$
       sram128x8$
       sram32x16$
       sram32x32$
       sar32
       carry_lookahead16_sat
       carry_lookahead16_AF
       carry_lookahead32
       modrm_decoder
       decode_stage1
       mux1_8way
       mux32_3way
       TOP
TimeScale is 1 ns / 10 ps

Warning-[PCWM-W] Port connection width mismatch
./decode_agen.v, 667
"reg32e$ u_wb_dr1_next_latch(CLK, {29'b0, WB_DR1_next}, WB_DR1_out, , CLR, PRE, EN);"
  The following 3-bit expression is connected to 32-bit port "Q" of module 
  "reg32e$", instance "u_wb_dr1_next_latch".
  Expression: WB_DR1_out
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./decode_agen.v, 668
"reg32e$ u_wb_dr2_next_latch(CLK, {29'b0, WB_DR2_next}, WB_DR2_out, , CLR, PRE, EN);"
  The following 3-bit expression is connected to 32-bit port "Q" of module 
  "reg32e$", instance "u_wb_dr2_next_latch".
  Expression: WB_DR2_out
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./decode_agen.v, 669
"reg32e$ u_wb_dr3_next_latch(CLK, {29'b0, WB_DR3_next}, WB_DR3_out, , CLR, PRE, EN);"
  The following 3-bit expression is connected to 32-bit port "Q" of module 
  "reg32e$", instance "u_wb_dr3_next_latch".
  Expression: WB_DR3_out
  	use +lint=PCWM for more details

Starting vcs inline pass...
103 modules and 4 UDPs read.
	However, due to incremental compilation, only 3 modules need to be compiled.
recompiling module execute because:
	This module or some inlined child module(s) has/have been modified.
recompiling module writeback because:
	This module or some inlined child module(s) has/have been modified.
recompiling module TOP because:
	This module or some inlined child module(s) has/have been modified.
All of 3 modules done
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/udps/BYmPi.o objs/udps/pIp1i.o objs/udps/i5D5s.o objs/udps/H4YNa.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _4683_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: 1.334 seconds to compile + 1.089 seconds to elab + .246 seconds to link
