{
  "Top": "krnl_LZW",
  "RtlTop": "krnl_LZW",
  "RtlPrefix": "",
  "RtlSubPrefix": "krnl_LZW_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "inout",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "input_length": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_length_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_length_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "send_data": {
      "index": "2",
      "direction": "inout",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "send_data_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "send_data_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output_length": {
      "index": "3",
      "direction": "inout",
      "srcType": "unsigned short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_length_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_length_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_offset=slave",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo",
      "config_export -output=\/mnt\/castor\/seas_home\/c\/chihan\/chihan\/ese532_project\/project\/Server_HW_final\/krnl_LZW.xo",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top krnl_LZW -name krnl_LZW",
      "set_directive_top krnl_LZW -name krnl_LZW",
      "set_directive_top krnl_LZW -name krnl_LZW",
      "set_directive_top krnl_LZW -name krnl_LZW",
      "set_directive_top krnl_LZW -name krnl_LZW"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "krnl_LZW"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.667",
    "Uncertainty": "1.80009",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "krnl_LZW",
    "Version": "1.0",
    "DisplayName": "Krnl_lzw",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_krnl_LZW_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/common\/EventTimer.cpp",
      "..\/..\/LZW_hybrid_hash_HW.cpp",
      "..\/..\/common\/Utilities.cpp",
      "..\/..\/common\/check_endian.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/krnl_LZW_aximm0_m_axi.vhd",
      "impl\/vhdl\/krnl_LZW_aximm1_m_axi.vhd",
      "impl\/vhdl\/krnl_LZW_Block_krnl_LZW_exit1_proc.vhd",
      "impl\/vhdl\/krnl_LZW_compute_LZW.vhd",
      "impl\/vhdl\/krnl_LZW_compute_LZW_hash_table_V_0.vhd",
      "impl\/vhdl\/krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V.vhd",
      "impl\/vhdl\/krnl_LZW_compute_LZW_my_assoc_mem_value_V.vhd",
      "impl\/vhdl\/krnl_LZW_control_s_axi.vhd",
      "impl\/vhdl\/krnl_LZW_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/krnl_LZW_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/krnl_LZW_fifo_w13_d2_S.vhd",
      "impl\/vhdl\/krnl_LZW_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/krnl_LZW_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/krnl_LZW_input_length_temp.vhd",
      "impl\/vhdl\/krnl_LZW_input_length_temp_memcore.vhd",
      "impl\/vhdl\/krnl_LZW_krnl_LZW_entry4.vhd",
      "impl\/vhdl\/krnl_LZW_Loop_VITIS_LOOP_318_1_proc.vhd",
      "impl\/vhdl\/krnl_LZW_Loop_VITIS_LOOP_325_2_proc.vhd",
      "impl\/vhdl\/krnl_LZW_start_for_Block_krnl_LZW_exit1_proc_U0.vhd",
      "impl\/vhdl\/krnl_LZW_store_array_i.vhd",
      "impl\/vhdl\/krnl_LZW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/krnl_LZW_aximm0_m_axi.v",
      "impl\/verilog\/krnl_LZW_aximm1_m_axi.v",
      "impl\/verilog\/krnl_LZW_Block_krnl_LZW_exit1_proc.v",
      "impl\/verilog\/krnl_LZW_compute_LZW.v",
      "impl\/verilog\/krnl_LZW_compute_LZW_hash_table_V_0.v",
      "impl\/verilog\/krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V.v",
      "impl\/verilog\/krnl_LZW_compute_LZW_my_assoc_mem_value_V.v",
      "impl\/verilog\/krnl_LZW_control_s_axi.v",
      "impl\/verilog\/krnl_LZW_fifo_w1_d2_S.v",
      "impl\/verilog\/krnl_LZW_fifo_w8_d2_S.v",
      "impl\/verilog\/krnl_LZW_fifo_w13_d2_S.v",
      "impl\/verilog\/krnl_LZW_fifo_w64_d2_S.v",
      "impl\/verilog\/krnl_LZW_fifo_w64_d3_S.v",
      "impl\/verilog\/krnl_LZW_input_length_temp.v",
      "impl\/verilog\/krnl_LZW_input_length_temp_memcore.v",
      "impl\/verilog\/krnl_LZW_krnl_LZW_entry4.v",
      "impl\/verilog\/krnl_LZW_Loop_VITIS_LOOP_318_1_proc.v",
      "impl\/verilog\/krnl_LZW_Loop_VITIS_LOOP_325_2_proc.v",
      "impl\/verilog\/krnl_LZW_start_for_Block_krnl_LZW_exit1_proc_U0.v",
      "impl\/verilog\/krnl_LZW_store_array_i.v",
      "impl\/verilog\/krnl_LZW.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/data\/krnl_LZW.mdd",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/data\/krnl_LZW.tcl",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/src\/xkrnl_lzw.c",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/src\/xkrnl_lzw.h",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/src\/xkrnl_lzw_hw.h",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/src\/xkrnl_lzw_linux.c",
      "impl\/misc\/drivers\/krnl_LZW_v1_0\/src\/xkrnl_lzw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/krnl_LZW.design.xml",
    "DebugDir": ".debug",
    "Xo": "..\/..\/krnl_LZW.xo",
    "ProtoInst": ["\/mnt\/castor\/seas_home\/c\/chihan\/chihan\/ese532_project\/project\/Server_HW_final\/Final_Optimization\/solution1\/.debug\/krnl_LZW.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_aximm0:m_axi_aximm1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_aximm0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_aximm0_",
      "paramPrefix": "C_M_AXI_AXIMM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_aximm0_ARADDR",
        "m_axi_aximm0_ARBURST",
        "m_axi_aximm0_ARCACHE",
        "m_axi_aximm0_ARID",
        "m_axi_aximm0_ARLEN",
        "m_axi_aximm0_ARLOCK",
        "m_axi_aximm0_ARPROT",
        "m_axi_aximm0_ARQOS",
        "m_axi_aximm0_ARREADY",
        "m_axi_aximm0_ARREGION",
        "m_axi_aximm0_ARSIZE",
        "m_axi_aximm0_ARUSER",
        "m_axi_aximm0_ARVALID",
        "m_axi_aximm0_AWADDR",
        "m_axi_aximm0_AWBURST",
        "m_axi_aximm0_AWCACHE",
        "m_axi_aximm0_AWID",
        "m_axi_aximm0_AWLEN",
        "m_axi_aximm0_AWLOCK",
        "m_axi_aximm0_AWPROT",
        "m_axi_aximm0_AWQOS",
        "m_axi_aximm0_AWREADY",
        "m_axi_aximm0_AWREGION",
        "m_axi_aximm0_AWSIZE",
        "m_axi_aximm0_AWUSER",
        "m_axi_aximm0_AWVALID",
        "m_axi_aximm0_BID",
        "m_axi_aximm0_BREADY",
        "m_axi_aximm0_BRESP",
        "m_axi_aximm0_BUSER",
        "m_axi_aximm0_BVALID",
        "m_axi_aximm0_RDATA",
        "m_axi_aximm0_RID",
        "m_axi_aximm0_RLAST",
        "m_axi_aximm0_RREADY",
        "m_axi_aximm0_RRESP",
        "m_axi_aximm0_RUSER",
        "m_axi_aximm0_RVALID",
        "m_axi_aximm0_WDATA",
        "m_axi_aximm0_WID",
        "m_axi_aximm0_WLAST",
        "m_axi_aximm0_WREADY",
        "m_axi_aximm0_WSTRB",
        "m_axi_aximm0_WUSER",
        "m_axi_aximm0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "input"
        }
      ]
    },
    "m_axi_aximm1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_aximm1_",
      "paramPrefix": "C_M_AXI_AXIMM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_aximm1_ARADDR",
        "m_axi_aximm1_ARBURST",
        "m_axi_aximm1_ARCACHE",
        "m_axi_aximm1_ARID",
        "m_axi_aximm1_ARLEN",
        "m_axi_aximm1_ARLOCK",
        "m_axi_aximm1_ARPROT",
        "m_axi_aximm1_ARQOS",
        "m_axi_aximm1_ARREADY",
        "m_axi_aximm1_ARREGION",
        "m_axi_aximm1_ARSIZE",
        "m_axi_aximm1_ARUSER",
        "m_axi_aximm1_ARVALID",
        "m_axi_aximm1_AWADDR",
        "m_axi_aximm1_AWBURST",
        "m_axi_aximm1_AWCACHE",
        "m_axi_aximm1_AWID",
        "m_axi_aximm1_AWLEN",
        "m_axi_aximm1_AWLOCK",
        "m_axi_aximm1_AWPROT",
        "m_axi_aximm1_AWQOS",
        "m_axi_aximm1_AWREADY",
        "m_axi_aximm1_AWREGION",
        "m_axi_aximm1_AWSIZE",
        "m_axi_aximm1_AWUSER",
        "m_axi_aximm1_AWVALID",
        "m_axi_aximm1_BID",
        "m_axi_aximm1_BREADY",
        "m_axi_aximm1_BRESP",
        "m_axi_aximm1_BUSER",
        "m_axi_aximm1_BVALID",
        "m_axi_aximm1_RDATA",
        "m_axi_aximm1_RID",
        "m_axi_aximm1_RLAST",
        "m_axi_aximm1_RREADY",
        "m_axi_aximm1_RRESP",
        "m_axi_aximm1_RUSER",
        "m_axi_aximm1_RVALID",
        "m_axi_aximm1_WDATA",
        "m_axi_aximm1_WID",
        "m_axi_aximm1_WLAST",
        "m_axi_aximm1_WREADY",
        "m_axi_aximm1_WSTRB",
        "m_axi_aximm1_WUSER",
        "m_axi_aximm1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "input_length"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "input_length"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_aximm0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "input_length_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of input_length",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_length",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of input_length"
            }]
        },
        {
          "offset": "0x20",
          "name": "input_length_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of input_length",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_length",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of input_length"
            }]
        },
        {
          "offset": "0x28",
          "name": "send_data_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of send_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "send_data",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of send_data"
            }]
        },
        {
          "offset": "0x2c",
          "name": "send_data_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of send_data",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "send_data",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of send_data"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_length_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of output_length",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_length",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of output_length"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_length_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of output_length",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_length",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of output_length"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_aximm0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_aximm0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_aximm1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_aximm1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "krnl_LZW",
      "Instances": [
        {
          "ModuleName": "Loop_VITIS_LOOP_325_2_proc",
          "InstanceName": "Loop_VITIS_LOOP_325_2_proc_U0",
          "Instances": [{
              "ModuleName": "compute_LZW",
              "InstanceName": "grp_compute_LZW_fu_612"
            }]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_318_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_318_1_proc_U0"
        },
        {
          "ModuleName": "Block_krnl_LZW_exit1_proc",
          "InstanceName": "Block_krnl_LZW_exit1_proc_U0"
        },
        {
          "ModuleName": "krnl_LZW_entry4",
          "InstanceName": "krnl_LZW_entry4_U0"
        }
      ]
    },
    "Info": {
      "krnl_LZW_entry4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Loop_VITIS_LOOP_318_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_krnl_LZW_exit1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "compute_LZW": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_325_2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl_LZW": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "krnl_LZW_entry4": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "2.167"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_318_1_proc": {
        "Latency": {
          "LatencyBest": "77",
          "LatencyAvg": "77",
          "LatencyWorst": "77",
          "PipelineII": "77",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_318_1",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "175",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "525",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_krnl_LZW_exit1_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "3.637"
        },
        "Area": {
          "FF": "67",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_LZW": {
        "Latency": {
          "LatencyBest": "33026",
          "LatencyAvg": "",
          "LatencyWorst": "9666524",
          "PipelineIIMin": "33026",
          "PipelineIIMax": "9666524",
          "PipelineII": "33026 ~ 9666524",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "3.720"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_67_1",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_93_4",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "9633498",
            "Latency": "0 ~ 9633498",
            "PipelineII": "",
            "PipelineDepthMin": "26",
            "PipelineDepthMax": "147",
            "PipelineDepth": "26 ~ 147",
            "Loops": [
              {
                "Name": "VITIS_LOOP_11_1",
                "TripCount": "21",
                "Latency": "21",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_129_6",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "72",
                "Latency": "1 ~ 72",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_11_1",
                "TripCount": "21",
                "Latency": "21",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_11_1",
                "TripCount": "21",
                "Latency": "21",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "76",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "17",
          "FF": "915",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "11877",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "16",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_325_2_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_325_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "mem_rd",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "65606",
                "Latency": "0 ~ 65606",
                "PipelineII": "1",
                "PipelineDepth": "73"
              },
              {
                "Name": "VITIS_LOOP_232_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "2",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_325_2.3",
                "TripCount": "2",
                "Latency": "2",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_325_2.4",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "32768",
                "Latency": "2 ~ 32768",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "VITIS_LOOP_325_2.5",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "70",
                "Latency": "0 ~ 70",
                "PipelineII": "1",
                "PipelineDepth": "71"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "76",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "17",
          "FF": "2684",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "15524",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "22",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "krnl_LZW": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "1.80",
          "Estimate": "4.867"
        },
        "Area": {
          "BRAM_18K": "84",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "19",
          "FF": "5450",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "18967",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "26",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-07 21:19:28 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
