
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 08:34:23 2025
Host:		ieng6-ece-06.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/sram_w16.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell sram_w16
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 21 08:34:53 2025
viaInitial ends at Fri Mar 21 08:34:53 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.23min, fe_real=0.53min, fe_mem=471.7M) ***
*** Begin netlist parsing (mem=471.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/sram_w16.out.v'

*** Memory Usage v#1 (Current mem = 471.707M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=471.7M) ***
Set top cell to sram_w16.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sram_w16 ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 1836 stdCell insts.

*** Memory Usage v#1 (Current mem = 526.039M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/sram_w16.sdc' ...
Current (total cpu=0:00:14.3, real=0:00:33.0, peak res=272.5M, current mem=644.7M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/sram_w16.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/sram_w16.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=287.7M, current mem=659.4M)
Current (total cpu=0:00:14.4, real=0:00:33.0, peak res=287.7M, current mem=659.4M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 0.3 0.70 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1024.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1024.5M) ***
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:16.8 mem=1024.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.438  |  0.597  | -0.438  |
|           TNS (ns):|-267.767 |  0.000  |-267.767 |
|    Violating Paths:|   978   |    0    |   978   |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 965.886719 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
1836 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
1836 new gnd-pin connections were made to global net 'VSS'.
<CMD> addStripe -number_of_sets 4 -spacing 5 -layer M4 -width 2 -start_offset 20 -stop_offset 20 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 965.9M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 21 08:35:06 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/lnaab/ECE260B_FP/ece260_project/step3/pnr_sramk
SPECIAL ROUTE ran on machine: ieng6-ece-06.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1851.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 23 used
Read in 23 components
  23 core components: 23 unplaced, 0 placed, 0 fixed
Read in 263 logical pins
Read in 263 nets
Read in 2 special nets, 2 routed
Read in 46 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0  open: 16
  Number of Core ports routed: 0  open: 82
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 41
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1866.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 101 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 21 08:35:06 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 21 08:35:06 2025

sroute post-processing starts at Fri Mar 21 08:35:06 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 21 08:35:06 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = -2.70 megs
sroute: Total Peak Memory used = 963.19 megs
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {{A[0]} {A[1]} {A[2]} {A[3]} CEN CLK WEN}
Successfully spread [7] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 963.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -layer 3 -spreadType start -spacing 1.5 -offsetStart 25 -edge 3 -pin {{D[0]} {D[1]} {D[2]} {D[3]} {D[4]} {D[5]} {D[6]} {D[7]} {D[8]} {D[9]} {D[10]} {D[11]} {D[12]} {D[13]} {D[14]} {D[15]} {D[16]} {D[17]} {D[18]} {D[19]} {D[20]} {D[21]} {D[22]} {D[23]} {D[24]} {D[25]} {D[26]} {D[27]} {D[28]} {D[29]} {D[30]} {D[31]} {D[32]} {D[33]} {D[34]} {D[35]} {D[36]} {D[37]} {D[38]} {D[39]} {D[40]} {D[41]} {D[42]} {D[43]} {D[44]} {D[45]} {D[46]} {D[47]} {D[48]} {D[49]} {D[50]} {D[51]} {D[52]} {D[53]} {D[54]} {D[55]} {D[56]} {D[57]} {D[58]} {D[59]} {D[60]} {D[61]} {D[62]} {D[63]} {D[64]} {D[65]} {D[66]} {D[67]} {D[68]} {D[69]} {D[70]} {D[71]} {D[72]} {D[73]} {D[74]} {D[75]} {D[76]} {D[77]} {D[78]} {D[79]} {D[80]} {D[81]} {D[82]} {D[83]} {D[84]} {D[85]} {D[86]} {D[87]} {D[88]} {D[89]} {D[90]} {D[91]} {D[92]} {D[93]} {D[94]} {D[95]} {D[96]} {D[97]} {D[98]} {D[99]} {D[100]} {D[101]} {D[102]} {D[103]} {D[104]} {D[105]} {D[106]} {D[107]} {D[108]} {D[109]} {D[110]} {D[111]} {D[112]} {D[113]} {D[114]} {D[115]} {D[116]} {D[117]} {D[118]} {D[119]} {D[120]} {D[121]} {D[122]} {D[123]} {D[124]} {D[125]} {D[126]} {D[127]} }
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 963.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -layer 3 -spreadType start -spacing 1.5 -offsetStart 25 -edge 1 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]} {Q[64]} {Q[65]} {Q[66]} {Q[67]} {Q[68]} {Q[69]} {Q[70]} {Q[71]} {Q[72]} {Q[73]} {Q[74]} {Q[75]} {Q[76]} {Q[77]} {Q[78]} {Q[79]} {Q[80]} {Q[81]} {Q[82]} {Q[83]} {Q[84]} {Q[85]} {Q[86]} {Q[87]} {Q[88]} {Q[89]} {Q[90]} {Q[91]} {Q[92]} {Q[93]} {Q[94]} {Q[95]} {Q[96]} {Q[97]} {Q[98]} {Q[99]} {Q[100]} {Q[101]} {Q[102]} {Q[103]} {Q[104]} {Q[105]} {Q[106]} {Q[107]} {Q[108]} {Q[109]} {Q[110]} {Q[111]} {Q[112]} {Q[113]} {Q[114]} {Q[115]} {Q[116]} {Q[117]} {Q[118]} {Q[119]} {Q[120]} {Q[121]} {Q[122]} {Q[123]} {Q[124]} {Q[125]} {Q[126]} {Q[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 963.2M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -layer 3 -pin CLK
Updated attributes of 1 pin(s) of partition sram_w16
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 965.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 98 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=965.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6919 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1082.56 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1082.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.4) (Real : 0:00:00.0) (mem : 1082.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 21 instances (buffers/inverters) removed
*       :      1 instance  of type 'CKBD2' removed
*       :      6 instances of type 'CKBD1' removed
*       :     10 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1815 (0 fixed + 1815 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1950 #term=8142 #term/net=4.18, #fixedIo=0, #floatIo=0, #fixedPin=263, #floatPin=0
stdCell: 1815 single + 0 double + 0 multi
Total standard cell length = 6.9212 (mm), area = 0.0125 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.725.
Density for the design = 0.725.
       = stdcell_area 34606 sites (12458 um^2) / alloc_area 47757 sites (17192 um^2).
Pin Density = 0.1642.
            = total # of pins 8142 / total area 49600.
*Internal placement parameters: 0.101 | 10 | 0x00002b
End delay calculation. (MEM=1101.64 CPU=0:00:00.2 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.156e+04 (9.74e+03 1.18e+04)
              Est.  stn bbox = 2.855e+04 (1.49e+04 1.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.6M
Iteration  2: Total net bbox = 1.967e+04 (7.85e+03 1.18e+04)
              Est.  stn bbox = 2.809e+04 (1.45e+04 1.36e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.6M
Iteration  3: Total net bbox = 2.034e+04 (7.85e+03 1.25e+04)
              Est.  stn bbox = 2.988e+04 (1.45e+04 1.54e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.6M
Iteration  4: Total net bbox = 2.049e+04 (8.00e+03 1.25e+04)
              Est.  stn bbox = 3.088e+04 (1.55e+04 1.54e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.6M
End delay calculation. (MEM=1101.64 CPU=0:00:00.2 REAL=0:00:00.0)
Iteration  5: Total net bbox = 3.294e+04 (1.68e+04 1.62e+04)
              Est.  stn bbox = 4.540e+04 (2.52e+04 2.02e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1101.6M
Iteration  6: Total net bbox = 2.179e+04 (8.49e+03 1.33e+04)
              Est.  stn bbox = 3.322e+04 (1.64e+04 1.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.6M
End delay calculation. (MEM=1101.64 CPU=0:00:00.2 REAL=0:00:00.0)
Iteration  7: Total net bbox = 2.397e+04 (8.49e+03 1.55e+04)
              Est.  stn bbox = 3.566e+04 (1.64e+04 1.92e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1101.6M
Iteration  8: Total net bbox = 2.746e+04 (1.05e+04 1.70e+04)
              Est.  stn bbox = 3.950e+04 (1.86e+04 2.09e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1101.6M
End delay calculation. (MEM=1101.64 CPU=0:00:00.1 REAL=0:00:00.0)
Iteration  9: Total net bbox = 2.974e+04 (1.26e+04 1.71e+04)
              Est.  stn bbox = 4.200e+04 (2.09e+04 2.11e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1101.6M
Iteration 10: Total net bbox = 2.976e+04 (1.32e+04 1.66e+04)
              Est.  stn bbox = 4.198e+04 (2.14e+04 2.05e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1101.6M
Iteration 11: Total net bbox = 3.385e+04 (1.72e+04 1.67e+04)
              Est.  stn bbox = 4.611e+04 (2.55e+04 2.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.6M
*** cost = 3.385e+04 (1.72e+04 1.67e+04) (cpu for global=0:00:02.2) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:00:41.0 mem=999.5M) ***
Total net bbox length = 3.385e+04 (1.717e+04 1.668e+04) (ext = 1.221e+04)
Move report: Detail placement moves 1808 insts, mean move: 5.33 um, max move: 33.20 um
	Max move on inst (Q_reg_102_): (219.00, 46.00) --> (221.60, 76.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 991.5MB
Summary Report:
Instances move: 1808 (out of 1815 movable)
Mean displacement: 5.33 um
Max displacement: 33.20 um (Instance: Q_reg_102_) (219, 46) -> (221.6, 76.6)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 3.012e+04 (1.331e+04 1.681e+04) (ext = 1.151e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 991.5MB
*** Finished refinePlace (0:00:41.3 mem=991.5M) ***
*** Finished Initial Placement (cpu=0:00:03.4, real=0:00:04.0, mem=991.5M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1950  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1950 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1950 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 4.854960e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7879
[NR-eagl] Layer2(M2)(V) length: 1.896790e+04um, number of vias: 10961
[NR-eagl] Layer3(M3)(H) length: 2.171950e+04um, number of vias: 1077
[NR-eagl] Layer4(M4)(V) length: 9.294800e+03um, number of vias: 0
[NR-eagl] Total length: 4.998219e+04um, number of vias: 19917
[NR-eagl] End Peak syMemory usage = 993.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.08 seconds
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 993.5M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1025.5M, totSessionCpu=0:00:43 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1026.5M)
Extraction called for design 'sram_w16' of instances=1815 and nets=1952 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1024.434M)
** Profile ** Start :  cpu=0:00:00.0, mem=1024.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1025.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1119.63 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1119.6M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:43.3 mem=1119.6M)
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1119.6M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1119.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.528  |
|           TNS (ns):| -5209.9 |
|    Violating Paths:|  1280   |
|          All Paths:|  2432   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.382   |     17 (17)      |
|   max_tran     |    17 (2201)     |   -9.569   |    17 (2201)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.770%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1119.6M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1064.4M, totSessionCpu=0:00:43 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1056.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1056.4M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1815

Instance distribution across the VT partitions:

 LVT : inst = 10 (0.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10 (0.6%)

 HVT : inst = 1805 (99.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1805 (99.4%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  1950
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.61MB/816.61MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.73MB/816.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=816.77MB/816.77MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 10%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 20%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 30%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 40%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 50%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 60%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 70%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 80%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 90%

Finished Levelizing
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)

Starting Activity Propagation
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.08MB/817.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)
 ... Calculating leakage power
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 10%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 20%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 30%
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT): 40%

Finished Calculating power
2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.24MB/817.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.24MB/817.24MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.27MB/817.27MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:37:15 (2025-Mar-21 15:37:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.07190499
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06632       92.23
Macro                                  0           0
IO                                     0           0
Combinational                   0.005585       7.768
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.0719         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.0719         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                  Q_reg_0_ (EDFQD1): 	 5.766e-05
* 		Highest Leakage Power:                  Q_reg_0_ (EDFQD1): 	 5.766e-05
* 		Total Cap: 	1.01886e-11 F
* 		Total instances in design:  1815
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.071905 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1815 cells ( 100.000000%) , 0.071905 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=817.29MB/817.29MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -6.628 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.070 mW
Resizable instances =   1815 (100.0%), leakage = 0.070 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =     10 ( 0.6%), lkg = 0.000 mW ( 0.5%)
   -ve slk =     10 ( 0.6%), lkg = 0.000 mW ( 0.5%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   1805 (99.4%), lkg = 0.070 mW (99.5%)
   -ve slk =   1805 (99.4%), lkg = 0.070 mW (99.5%)

OptMgr: Begin forced downsizing
OptMgr: 14 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -6.739 ns
OptMgr: 5 (36%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -6.628 ns

Design leakage power (state independent) = 0.070 mW
Resizable instances =   1815 (100.0%), leakage = 0.070 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      4 ( 0.2%), lkg = 0.000 mW ( 0.1%)
   -ve slk =      4 ( 0.2%), lkg = 0.000 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   1811 (99.8%), lkg = 0.070 mW (99.9%)
   -ve slk =   1811 (99.8%), lkg = 0.070 mW (99.9%)


Summary: cell sizing

 9 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          9          9

    1 instances changed cell type from       IND2D1   to     IND2D0
    4 instances changed cell type from       INR2D2   to    INR2XD1
    1 instances changed cell type from        INVD1   to      CKND0
    2 instances changed cell type from        NR2D4   to     NR2XD2
    1 instances changed cell type from        OR3D1   to      OR3D0
  checkSum: 9



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.55MB/824.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.55MB/824.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.55MB/824.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 10%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 20%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 30%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 40%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 50%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 60%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 70%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 80%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 90%

Finished Levelizing
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)

Starting Activity Propagation
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.55MB/824.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)
 ... Calculating leakage power
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 10%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 20%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 30%
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT): 40%

Finished Calculating power
2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.56MB/824.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.56MB/824.56MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=824.56MB/824.56MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:37:16 (2025-Mar-21 15:37:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.07185885
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06632       92.29
Macro                                  0           0
IO                                     0           0
Combinational                   0.005539       7.708
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.07186         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9    0.07186         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                  Q_reg_0_ (EDFQD1): 	 5.766e-05
* 		Highest Leakage Power:                  Q_reg_0_ (EDFQD1): 	 5.766e-05
* 		Total Cap: 	1.01832e-11 F
* 		Total instances in design:  1815
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.0718589 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1815 cells ( 100.000000%) , 0.0718589 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=824.56MB/824.56MB)

OptMgr: Leakage power optimization took: 1 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1184.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1184.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1184.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1184.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1184.2M)
CPU of: netlist preparation :0:00:00.0 (mem :1184.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1184.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 7 out of 1815 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 1799
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -13.270  TNS Slack -8474.773 Density 69.74
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    69.74%|        -| -13.270|-8474.773|   0:00:00.0| 1266.1M|
|    69.74%|        0| -13.270|-8474.772|   0:00:00.0| 1266.1M|
|    69.74%|        0| -13.270|-8474.772|   0:00:00.0| 1266.1M|
|    69.74%|        0| -13.270|-8474.772|   0:00:00.0| 1266.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -13.270  TNS Slack -8474.773 Density 69.74
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1100.53M, totSessionCpu=0:00:48).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    69.74%|        -| -13.270|-8474.773|   0:00:00.0| 1235.1M|
|    69.74%|        -| -13.270|-8474.773|   0:00:00.0| 1235.1M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1235.1M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    17   |  2201   |    17   |     17  |     0   |     0   |     0   |     0   | -13.27 |          0|          0|          0|  69.74  |            |           |
|     7   |   429   |     0   |      0  |     0   |     0   |     0   |     0   | -0.96 |         33|          0|          9|  70.22  |   0:00:02.0|    1246.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.87 |          0|          0|          7|  70.24  |   0:00:00.0|    1246.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1246.2M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1112.7M, totSessionCpu=0:00:53 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.873  TNS Slack -521.821 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.873|-521.821|    70.24%|   0:00:00.0| 1259.2M|   WC_VIEW|  default| memory1_reg_110_/E  |
|  -0.622|-126.447|    70.22%|   0:00:02.0| 1311.2M|   WC_VIEW|  default| Q_reg_126_/D        |
|  -0.528| -55.604|    70.39%|   0:00:01.0| 1311.2M|   WC_VIEW|  default| Q_reg_126_/D        |
|  -0.528| -55.604|    70.39%|   0:00:01.0| 1311.2M|   WC_VIEW|  default| Q_reg_126_/D        |
|  -0.108|  -4.315|    70.47%|   0:00:01.0| 1311.2M|   WC_VIEW|  default| Q_reg_124_/D        |
|  -0.036|  -0.099|    70.58%|   0:00:01.0| 1311.2M|   WC_VIEW|  default| Q_reg_72_/D         |
|   0.000|   0.000|    70.60%|   0:00:00.0| 1311.2M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1311.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1311.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.000
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.60%|        -|   0.000|   0.000|   0:00:00.0| 1287.0M|
|    70.60%|        0|   0.000|   0.000|   0:00:00.0| 1288.8M|
|    70.60%|        0|   0.000|   0.000|   0:00:00.0| 1288.8M|
|    70.58%|        2|   0.000|   0.000|   0:00:00.0| 1288.8M|
|    70.50%|       13|   0.000|   0.000|   0:00:00.0| 1288.8M|
|    70.47%|        4|   0.000|   0.000|   0:00:01.0| 1288.8M|
|    70.47%|        0|   0.000|   0.000|   0:00:00.0| 1288.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.47
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1131.24M, totSessionCpu=0:01:06).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1139.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1982  numIgnoredNets=1
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1981 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1981 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.851540e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.04% V
[NR-eagl] End Peak syMemory usage = 1139.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:06 mem=1139.2M) ***
Move report: Timing Driven Placement moves 1844 insts, mean move: 10.68 um, max move: 39.80 um
	Max move on inst (Q_reg_73_): (185.20, 33.40) --> (161.60, 49.60)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1147.2MB
Move report: Detail placement moves 669 insts, mean move: 1.88 um, max move: 19.20 um
	Max move on inst (Q_reg_120_): (216.20, 80.20) --> (235.40, 80.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1147.2MB
Summary Report:
Instances move: 1845 (out of 1847 movable)
Mean displacement: 10.76 um
Max displacement: 38.40 um (Instance: Q_reg_73_) (185.2, 33.4) -> (161.2, 47.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1147.2MB
*** Finished refinePlace (0:01:09 mem=1147.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1982  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1982 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1982 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.495320e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7943
[NR-eagl] Layer2(M2)(V) length: 2.135010e+04um, number of vias: 12109
[NR-eagl] Layer3(M3)(H) length: 1.958650e+04um, number of vias: 605
[NR-eagl] Layer4(M4)(V) length: 5.408800e+03um, number of vias: 0
[NR-eagl] Total length: 4.634540e+04um, number of vias: 20657
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1119.7M)
Extraction called for design 'sram_w16' of instances=1847 and nets=1984 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1119.719M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1119.7M, totSessionCpu=0:01:09 **
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1201.88 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1201.9M) ***
*** Timing NOT met, worst failing slack is -0.034
*** Check timing (0:00:00.4)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.034 TNS Slack -1.496 Density 70.47
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1297.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1297.3M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1136.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1982  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1982 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1982 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.495320e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1136.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:14 mem=1136.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1156.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=1175.8M) ***
Move report: Timing Driven Placement moves 1828 insts, mean move: 4.05 um, max move: 19.00 um
	Max move on inst (FE_OFC33_N214): (23.40, 33.40) --> (33.40, 42.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1190.8MB
Move report: Detail placement moves 602 insts, mean move: 1.72 um, max move: 9.00 um
	Max move on inst (FE_OFC72_n665): (10.80, 56.80) --> (19.80, 56.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1190.8MB
Summary Report:
Instances move: 1833 (out of 1847 movable)
Mean displacement: 4.13 um
Max displacement: 19.60 um (Instance: FE_OFC33_N214) (23.4, 33.4) -> (34, 42.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1190.8MB
*** Finished refinePlace (0:01:19 mem=1190.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1982  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1982 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1982 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 4.433400e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7943
[NR-eagl] Layer2(M2)(V) length: 2.081358e+04um, number of vias: 11941
[NR-eagl] Layer3(M3)(H) length: 1.907430e+04um, number of vias: 595
[NR-eagl] Layer4(M4)(V) length: 5.780000e+03um, number of vias: 0
[NR-eagl] Total length: 4.566788e+04um, number of vias: 20479
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1168.9M)
Extraction called for design 'sram_w16' of instances=1847 and nets=1984 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1168.852M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 1168.9M, totSessionCpu=0:01:19 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1248.21 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1248.2M) ***
*** Timing NOT met, worst failing slack is -0.024
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.084 Density 70.47
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.024|   -0.024|  -0.084|   -0.084|    70.47%|   0:00:00.0| 1343.6M|   WC_VIEW|  default| Q_reg_106_/D        |
|   0.006|    0.006|   0.000|    0.000|    70.48%|   0:00:00.0| 1343.6M|   WC_VIEW|  default| memory1_reg_107_/E  |
|   0.017|    0.017|   0.000|    0.000|    70.48%|   0:00:00.0| 1343.6M|   WC_VIEW|  default| memory4_reg_112_/E  |
|   0.017|    0.017|   0.000|    0.000|    70.48%|   0:00:00.0| 1343.6M|   WC_VIEW|  default| memory4_reg_112_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1343.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1343.6M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 70.48
*** Starting refinePlace (0:01:24 mem=1375.6M) ***
Total net bbox length = 2.772e+04 (1.040e+04 1.732e+04) (ext = 9.522e+03)
Move report: Detail placement moves 3 insts, mean move: 0.93 um, max move: 1.40 um
	Max move on inst (FE_RC_3_0): (16.80, 49.60) --> (15.40, 49.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1375.6MB
Summary Report:
Instances move: 3 (out of 1849 movable)
Mean displacement: 0.93 um
Max displacement: 1.40 um (Instance: FE_RC_3_0) (16.8, 49.6) -> (15.4, 49.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Total net bbox length = 2.773e+04 (1.040e+04 1.732e+04) (ext = 9.522e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1375.6MB
*** Finished refinePlace (0:01:24 mem=1375.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1375.6M)


Density : 0.7048
Max route overflow : 0.0006


*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1375.6M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 70.48

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1375.6M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.017
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1984  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1984 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1984 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 4.433940e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7947
[NR-eagl] Layer2(M2)(V) length: 2.077861e+04um, number of vias: 11951
[NR-eagl] Layer3(M3)(H) length: 1.907250e+04um, number of vias: 602
[NR-eagl] Layer4(M4)(V) length: 5.815000e+03um, number of vias: 0
[NR-eagl] Total length: 4.566611e+04um, number of vias: 20500
[NR-eagl] End Peak syMemory usage = 1181.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
Extraction called for design 'sram_w16' of instances=1849 and nets=1986 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1181.383M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1271.82 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1271.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  70.48  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  70.48  |   0:00:00.0|    1348.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1348.1M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1313.1M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:45, real = 0:00:46, mem = 1189.5M, totSessionCpu=0:01:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1189.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1189.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1197.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1197.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.433  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.478%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1197.5M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.98MB/937.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.98MB/937.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.98MB/937.98MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 10%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 20%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 30%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 40%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 50%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 60%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 70%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 80%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 90%

Finished Levelizing
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)

Starting Activity Propagation
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=937.98MB/937.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)
 ... Calculating switching power
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 10%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 20%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 30%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 40%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 60%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 70%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 80%
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT): 90%

Finished Calculating power
2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.07MB/938.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.07MB/938.07MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.07MB/938.07MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:38:01 (2025-Mar-21 15:38:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.99270443 	   93.6560%
Total Switching Power:       0.53185371 	    5.5391%
Total Leakage Power:         0.07728377 	    0.8049%
Total Power:                 9.60184178
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.849      0.1727     0.06632       9.088       94.65
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1432      0.3591     0.01096      0.5133       5.346
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.993      0.5319     0.07728       9.602         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      8.993      0.5319     0.07728       9.602         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             FE_OFC41_N202 (CKND8): 	   0.02132
* 		Highest Leakage Power:             FE_OFC54_N204 (CKND16): 	 0.0002012
* 		Total Cap: 	9.98334e-12 F
* 		Total instances in design:  1849
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=938.07MB/938.07MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.48%|        -|   0.000|   0.000|   0:00:00.0| 1346.4M|
|    70.48%|        0|   0.000|   0.000|   0:00:04.0| 1346.4M|
|    70.48%|        0|   0.000|   0.000|   0:00:00.0| 1346.4M|
|    70.48%|        0|   0.000|   0.000|   0:00:00.0| 1346.4M|
|    70.46%|       97|   0.000|   0.000|   0:00:00.0| 1346.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.46
** Finished Core Power Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
Executing incremental physical updates
*** Starting refinePlace (0:01:32 mem=1321.6M) ***
Total net bbox length = 2.773e+04 (1.041e+04 1.732e+04) (ext = 9.522e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1321.6MB
Summary Report:
Instances move: 0 (out of 1849 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.773e+04 (1.041e+04 1.732e+04) (ext = 9.522e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1321.6MB
*** Finished refinePlace (0:01:32 mem=1321.6M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.018|    0.018|   0.000|    0.000|    70.46%|   0:00:00.0| 1359.7M|   WC_VIEW|  default| memory4_reg_127_/E  |
|   0.018|    0.018|   0.000|    0.000|    70.46%|   0:00:00.0| 1359.7M|   WC_VIEW|  default| memory4_reg_127_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1359.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1359.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 10%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 20%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 30%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 40%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 50%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 60%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 70%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 80%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 90%

Finished Levelizing
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)

Starting Activity Propagation
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)
 ... Calculating switching power
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 10%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 20%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 30%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 40%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 60%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 70%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 80%
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT): 90%

Finished Calculating power
2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.91MB/962.91MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:38:08 (2025-Mar-21 15:38:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.98400647 	   93.7610%
Total Switching Power:       0.52214206 	    5.4493%
Total Leakage Power:         0.07567056 	    0.7897%
Total Power:                 9.58181897
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          8.85      0.1727     0.06632       9.089       94.86
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1342      0.3494    0.009351      0.4929       5.145
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.984      0.5221     0.07567       9.582         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      8.984      0.5221     0.07567       9.582         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             FE_OFC41_N202 (CKND8): 	   0.02132
* 		Highest Leakage Power:             FE_OFC54_N204 (CKND16): 	 0.0002012
* 		Total Cap: 	9.85455e-12 F
* 		Total instances in design:  1849
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=962.91MB/962.91MB)

*** Finished Leakage Power Optimization (cpu=0:00:07, real=0:00:07, mem=1209.17M, totSessionCpu=0:01:36).
Extraction called for design 'sram_w16' of instances=1849 and nets=1986 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1193.027M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1267.13 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1267.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT)
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT)
 ... Calculating switching power
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 10%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 20%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 30%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 40%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 60%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 70%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 80%
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT): 90%

Finished Calculating power
2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.60MB/945.60MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:38:09 (2025-Mar-21 15:38:09 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_w16_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.98400805 	   93.7610%
Total Switching Power:       0.52214206 	    5.4493%
Total Leakage Power:         0.07567056 	    0.7897%
Total Power:                 9.58182055
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          8.85      0.1727     0.06632       9.089       94.86
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1342      0.3494    0.009351       0.493       5.145
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.984      0.5221     0.07567       9.582         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      8.984      0.5221     0.07567       9.582         100
Total leakage power = 0.0756706 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1849 cells ( 100.000000%) , 0.0756706 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=945.60MB/945.60MB)


Output file is ./timingReports/sram_w16_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 1209.9M, totSessionCpu=0:01:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1209.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1209.9M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1219.9M
** Profile ** Total reports :  cpu=0:00:00.1, mem=1211.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1211.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.386  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.464%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1211.9M
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 1209.9M, totSessionCpu=0:01:37 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:00:59, real = 0:01:01, mem = 1177.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 98 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1177.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/sram_w16.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/sram_w16.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 1152 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1173.5M, init mem=1173.5M)
*info: Placed = 1849          
*info: Unplaced = 0           
Placement Density:70.46%(12582/17856)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1173.5M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 24656.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       1152
    Delay constrained sinks:     1152
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1984  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1984 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1984 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 4.434300e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7947
[NR-eagl] Layer2(M2)(V) length: 2.078702e+04um, number of vias: 11934
[NR-eagl] Layer3(M3)(H) length: 1.907650e+04um, number of vias: 596
[NR-eagl] Layer4(M4)(V) length: 5.816200e+03um, number of vias: 0
[NR-eagl] Total length: 4.567972e+04um, number of vias: 20477
[NR-eagl] End Peak syMemory usage = 1160.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 24656.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       1152
    Delay constrained sinks:     1152
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:01:48 mem=1225.7M) ***
Total net bbox length = 2.886e+04 (1.100e+04 1.786e+04) (ext = 9.560e+03)
Density distribution unevenness ratio = 7.500%
Move report: Detail placement moves 131 insts, mean move: 2.21 um, max move: 8.00 um
	Max move on inst (U1304): (44.60, 38.80) --> (38.40, 37.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.7MB
Summary Report:
Instances move: 131 (out of 1868 movable)
Mean displacement: 2.21 um
Max displacement: 8.00 um (Instance: U1304) (44.6, 38.8) -> (38.4, 37)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 2.913e+04 (1.119e+04 1.794e+04) (ext = 9.573e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.7MB
*** Finished refinePlace (0:01:48 mem=1225.7M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.8,2.16)              1
      [2.16,2.52)             0
      [2.52,2.88)             0
      [2.88,3.24)             0
      [3.24,3.6)              0
      [3.6,3.96)              0
      [3.96,4.32)             0
      [4.32,4.68)             0
      [4.68,5.04)             0
      [5.04,5.4)              2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired             Achieved            Node
                       location            location            
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
           5.4         (46.108,39.517)     (46.108,44.917)     ccl clock buffer, uid:A851a (a lib_cell CKBD16) at (43.600,44.200), in power domain auto-default
           5.4         (44.907,39.517)     (44.907,34.117)     ccl clock buffer, uid:A8523 (a lib_cell CKBD16) at (42.400,33.400), in power domain auto-default
           1.8         (44.907,39.517)     (44.907,41.318)     ccl clock buffer, uid:A8510 (a lib_cell CKBD16) at (42.400,40.600), in power domain auto-default
           0           (209.107,48.517)    (209.107,48.517)    ccl clock buffer, uid:A851e (a lib_cell CKBD16) at (206.600,47.800), in power domain auto-default
           0           (187.292,39.883)    (187.292,39.883)    ccl clock buffer, uid:A851c (a lib_cell CKBD16) at (184.200,38.800), in power domain auto-default
           0           (113.892,39.883)    (113.892,39.883)    ccl clock buffer, uid:A8518 (a lib_cell CKBD16) at (110.800,38.800), in power domain auto-default
           0           (152.493,39.883)    (152.493,39.883)    ccl clock buffer, uid:A8513 (a lib_cell CKBD16) at (149.400,38.800), in power domain auto-default
           0           (145.907,52.117)    (145.907,52.117)    ccl clock buffer, uid:A851f (a lib_cell CKBD16) at (143.400,51.400), in power domain auto-default
           0           (176.308,48.517)    (176.308,48.517)    ccl clock buffer, uid:A8515 (a lib_cell CKBD16) at (173.800,47.800), in power domain auto-default
           0           (44.907,34.117)     (44.907,34.117)     ccl clock buffer, uid:A8523 (a lib_cell CKBD16) at (42.400,33.400), in power domain auto-default
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.759pF, total=0.809pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.092),top(nil), margined worst slew is leaf(0.080),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.008], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.008ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=1868 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1160.438M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
  Rebuilding timing graph   cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
  Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
    skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
  Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.763pF, total=0.813pF
      wire lengths   : top=0.000um, trunk=311.858um, leaf=3995.270um, total=4307.128um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.093),top(nil), margined worst slew is leaf(0.080),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.145, max=0.178, avg=0.165, sd=0.007], skew [0.033 vs 0.057, 100% {0.145, 0.166, 0.178}] (wid=0.017 ws=0.015) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.145ns, 0.178ns] average 0.165ns std.dev 0.007ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 174 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=191.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=191.520um^2
      gate capacitance : top=0.000pF, trunk=0.104pF, leaf=1.037pF, total=1.141pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.763pF, total=0.823pF
      wire lengths   : top=0.000um, trunk=375.192um, leaf=3995.270um, total=4370.463um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.080),trunk(0.089),top(nil), margined worst slew is leaf(0.080),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.152, max=0.174, avg=0.165, sd=0.005], skew [0.022 vs 0.057, 100% {0.152, 0.165, 0.174}] (wid=0.011 ws=0.008) (gid=0.164 gs=0.019)
    Clock network insertion delays are now [0.152ns, 0.174ns] average 0.165ns std.dev 0.005ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=19, i=0, cg=0, l=0, total=19
          cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
          gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
          wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
          sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=19, i=0, cg=0, l=0, total=19
    cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
    gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
    wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
    wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
    sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
    skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
  Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=19, i=0, cg=0, l=0, total=19
          cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
          gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
          wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
          sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=1868 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1160.441M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
  Rebuilding timing graph   cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
  Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
    skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
  Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=1.115pF fall=1.111pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.764pF, total=0.824pF
      wire lengths   : top=0.000um, trunk=372.842um, leaf=4006.690um, total=4379.533um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.074),top(nil), margined worst slew is leaf(0.103),trunk(0.074),top(nil)
      skew_group clk/CON: insertion delay [min=0.156, max=0.175, avg=0.167, sd=0.005], skew [0.019 vs 0.057, 100% {0.156, 0.167, 0.175}] (wid=0.011 ws=0.007) (gid=0.168 gs=0.016)
    Clock network insertion delays are now [0.156ns, 0.175ns] average 0.167ns std.dev 0.005ns
  Improving insertion delay done.
  Total capacitance is (rise=1.939pF fall=1.936pF), of which (rise=0.824pF fall=0.824pF) is wire, and (rise=1.115pF fall=1.111pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:01:56 mem=1225.7M) ***
Total net bbox length = 2.919e+04 (1.124e+04 1.794e+04) (ext = 9.638e+03)
Density distribution unevenness ratio = 1.971%
Move report: Detail placement moves 1 insts, mean move: 3.80 um, max move: 3.80 um
	Max move on inst (U958): (104.40, 47.80) --> (100.60, 47.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.7MB
Summary Report:
Instances move: 1 (out of 697 movable)
Mean displacement: 3.80 um
Max displacement: 3.80 um (Instance: U958) (104.4, 47.8) -> (100.6, 47.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.919e+04 (1.125e+04 1.794e+04) (ext = 9.638e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.7MB
*** Finished refinePlace (0:01:56 mem=1225.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:01:56 mem=1225.7M) ***
Total net bbox length = 2.919e+04 (1.125e+04 1.794e+04) (ext = 9.638e+03)
Density distribution unevenness ratio = 7.684%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.7MB
Summary Report:
Instances move: 0 (out of 1868 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.919e+04 (1.125e+04 1.794e+04) (ext = 9.638e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1225.7MB
*** Finished refinePlace (0:01:56 mem=1225.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        20 (unrouted=20, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  1983 (unrouted=0, trialRouted=1983, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=1868 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1227.215M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 20 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 20 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 08:39:00 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2003 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 926.49 (MB), peak = 963.51 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 08:39:02 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 08:39:02 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         459           0        2759    59.99%
#  Metal 2        V        1340           0        2759     0.00%
#  Metal 3        H         459           0        2759     0.00%
#  Metal 4        V        1236         104        2759     1.81%
#  --------------------------------------------------------------
#  Total                   3494       1.93%  11036    15.45%
#
#  20 nets (1.00%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.48 (MB), peak = 963.51 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.20 (MB), peak = 963.51 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.37 (MB), peak = 963.51 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.58 (MB), peak = 963.51 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.61 (MB), peak = 963.51 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 20.
#Total number of unselected nets (but routable) for routing = 1983 (skipped).
#Total number of nets in the design = 2005.
#
#1983 skipped nets do not have any wires.
#20 routable nets have only global wires.
#20 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20               0  
#------------------------------------------------
#        Total                 20               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            1983  
#------------------------------------------------
#        Total                 20            1983  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 4626 um.
#Total half perimeter of net bounding box = 1539 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 141 um.
#Total wire length on LAYER M3 = 3009 um.
#Total wire length on LAYER M4 = 1476 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 2788
#Up-Via Summary (total 2788):
#           
#-----------------------
#  Metal 1         1190
#  Metal 2          977
#  Metal 3          621
#-----------------------
#                  2788 
#
#Total number of involved priority nets 20
#Maximum src to sink distance for priority net 174.5
#Average of max src_to_sink distance for priority net 71.9
#Average of ave src_to_sink distance for priority net 42.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.71 (MB), peak = 963.51 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.18 (MB), peak = 963.51 (MB)
#Start Track Assignment.
#Done with 777 horizontal wires in 1 hboxes and 501 vertical wires in 1 hboxes.
#Done with 18 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 5248 um.
#Total half perimeter of net bounding box = 1539 um.
#Total wire length on LAYER M1 = 574 um.
#Total wire length on LAYER M2 = 144 um.
#Total wire length on LAYER M3 = 2990 um.
#Total wire length on LAYER M4 = 1541 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 2788
#Up-Via Summary (total 2788):
#           
#-----------------------
#  Metal 1         1190
#  Metal 2          977
#  Metal 3          621
#-----------------------
#                  2788 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.26 (MB), peak = 963.51 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 14.12 (MB)
#Total memory = 931.33 (MB)
#Peak memory = 963.51 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.7% of the total area was rechecked for DRC, and 93.3% required routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 958.36 (MB), peak = 969.22 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.01 (MB), peak = 969.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 4590 um.
#Total half perimeter of net bounding box = 1539 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 507 um.
#Total wire length on LAYER M3 = 2526 um.
#Total wire length on LAYER M4 = 1557 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 3102
#Total number of multi-cut vias = 19 (  0.6%)
#Total number of single cut vias = 3083 ( 99.4%)
#Up-Via Summary (total 3102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1171 ( 98.4%)        19 (  1.6%)       1190
#  Metal 2        1073 (100.0%)         0 (  0.0%)       1073
#  Metal 3         839 (100.0%)         0 (  0.0%)        839
#-----------------------------------------------------------
#                 3083 ( 99.4%)        19 (  0.6%)       3102 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 4.73 (MB)
#Total memory = 936.07 (MB)
#Peak memory = 969.22 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 4.73 (MB)
#Total memory = 936.07 (MB)
#Peak memory = 969.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 26.45 (MB)
#Total memory = 928.59 (MB)
#Peak memory = 969.22 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 08:39:08 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 20 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        40.000      60.000          14
        60.000      80.000           4
        80.000     100.000           0
       100.000     120.000           1
       120.000     140.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
        0.000      20.000          10
       20.000      40.000           5
       40.000      60.000           3
       60.000      80.000           1
       80.000     100.000           0
      100.000     120.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_69 (58 terminals)
    Guided length:  max path =    43.650um, total =   185.130um
    Routed length:  max path =    90.800um, total =   219.780um
    Deviation:      max path =   108.018%,  total =    18.717%

    Net CTS_66 (80 terminals)
    Guided length:  max path =    59.600um, total =   269.692um
    Routed length:  max path =    99.000um, total =   305.660um
    Deviation:      max path =    66.107%,  total =    13.336%

    Net CTS_68 (66 terminals)
    Guided length:  max path =    56.418um, total =   202.920um
    Routed length:  max path =    87.400um, total =   239.680um
    Deviation:      max path =    54.916%,  total =    18.116%

    Net CTS_71 (60 terminals)
    Guided length:  max path =    44.600um, total =   204.655um
    Routed length:  max path =    67.600um, total =   253.440um
    Deviation:      max path =    51.570%,  total =    23.838%

    Net CTS_70 (71 terminals)
    Guided length:  max path =    51.490um, total =   232.468um
    Routed length:  max path =    75.800um, total =   273.720um
    Deviation:      max path =    47.213%,  total =    17.745%

    Net CTS_61 (69 terminals)
    Guided length:  max path =    65.760um, total =   245.055um
    Routed length:  max path =    85.200um, total =   284.340um
    Deviation:      max path =    29.562%,  total =    16.031%

    Net CTS_65 (59 terminals)
    Guided length:  max path =    58.400um, total =   219.343um
    Routed length:  max path =    74.000um, total =   262.420um
    Deviation:      max path =    26.712%,  total =    19.639%

    Net CTS_64 (82 terminals)
    Guided length:  max path =    54.595um, total =   262.430um
    Routed length:  max path =    67.600um, total =   297.000um
    Deviation:      max path =    23.821%,  total =    13.173%

    Net CTS_72 (62 terminals)
    Guided length:  max path =    62.195um, total =   231.120um
    Routed length:  max path =    75.800um, total =   252.100um
    Deviation:      max path =    21.875%,  total =     9.078%

    Net CTS_62 (66 terminals)
    Guided length:  max path =    66.832um, total =   211.325um
    Routed length:  max path =    80.800um, total =   254.600um
    Deviation:      max path =    20.899%,  total =    20.478%

Set FIXED routing status on 20 net(s)
Set FIXED placed status on 19 instance(s)
Net route status summary:
  Clock:        20 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=20)
  Non-clock:  1983 (unrouted=1983, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=500 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 20  numPreroutedWires = 3210
[NR-eagl] Read numTotalNets=2003  numIgnoredNets=20
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 1983 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1983 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 4.100400e+04um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7985
[NR-eagl] Layer2(M2)(V) length: 1.934082e+04um, number of vias: 11072
[NR-eagl] Layer3(M3)(H) length: 1.997880e+04um, number of vias: 1451
[NR-eagl] Layer4(M4)(V) length: 7.369999e+03um, number of vias: 0
[NR-eagl] Total length: 4.668962e+04um, number of vias: 20508
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=1868 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1178.609M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um        56.014        57.800      1.032     79.215        81.742      1.000      1.032         0.969
    S->S Wire Res.       Ohm       63.975        67.420      1.054     90.475        95.346      1.000      1.054         0.949
    S->S Wire Res./um    Ohm        0.571         0.583      1.021      0.808         0.825      1.000      1.021         0.979
    Total Wire Len.      um        56.014        57.800      1.032     79.215        81.742      1.000      1.032         0.969
    Trans. Time          ns         0.002         0.002      1.000      0.003         0.003      1.000      1.000         1.000
    Wire Cap.            fF         8.627         8.923      1.034     12.200        12.618      1.000      1.034         0.967
    Wire Cap./um         fF         0.077         0.077      1.002      0.109         0.109      1.000      1.002         0.998
    Wire Delay           ns         0.001         0.001      1.056      0.001         0.001      1.000      1.056         0.947
    Wire Skew            ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.065        0.065      1.002      0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um         68.768       71.478      1.039     34.952        37.024      0.985      1.043         0.930
    S->S Wire Res.       Ohm        87.193       92.726      1.063     40.394        44.644      0.981      1.084         0.888
    S->S Wire Res./um    Ohm         1.342        1.346      1.003      0.220         0.120      0.910      0.499         1.662
    Total Wire Len.      um        260.815      270.400      1.037      0.000         0.000      1.000      1.000         1.000
    Trans. Time          ns          0.074        0.075      1.008      0.000         0.000      0.980      1.494         0.643
    Wire Cap.            fF         42.839       43.676      1.020      0.000         0.000      1.000      1.000         1.000
    Wire Cap./um         fF          0.164        0.162      0.983      0.000         0.000      1.000      1.000         1.000
    Wire Delay           ns          0.004        0.004      1.054      0.001         0.002      0.986      1.175         0.828
    Wire Skew            ns          0.005        0.005      1.170      0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.095        0.094      0.988      0.005         0.005      0.993      0.965         1.023
    S->S Wire Len.       um         30.027       40.578      1.351     13.574        19.010      0.746      1.044         0.532
    S->S Wire Res.       Ohm        52.876       60.623      1.147     21.158        26.222      0.709      0.879         0.572
    S->S Wire Res./um    Ohm         1.868        1.564      0.838      0.406         0.253      0.759      0.472         1.219
    Total Wire Len.      um        222.594      233.544      1.049     37.049        37.988      0.979      1.004         0.955
    Trans. Time          ns          0.090        0.090      1.001      0.009         0.008      0.991      0.967         1.015
    Wire Cap.            fF         42.465       41.331      0.973      7.306         6.995      0.987      0.945         1.031
    Wire Cap./um         fF          0.191        0.177      0.927      0.004         0.002      0.831      0.561         1.230
    Wire Delay           ns          0.002        0.003      1.595      0.001         0.002      0.623      1.075         0.361
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A8523/I        -5.556
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           101.835um    101.600um        1.599         0.282         0.451
    M4                            10.193um     14.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A851d/I        23.810
    CTS_ccl_BUF_CLOCK_NODE_UID_A8521/I       -23.529
    CTS_ccl_BUF_CLOCK_NODE_UID_A851c/I       -13.462
    CTS_ccl_BUF_CLOCK_NODE_UID_A8517/I       -12.500
    CTS_ccl_BUF_CLOCK_NODE_UID_A8511/I       -12.281
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      5.400um        1.599         0.282         0.451
    M3                           187.180um    184.000um        1.599         0.282         0.451
    M4                            73.635um     81.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      98.003%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------
    Route Sink Pin        Difference (%)
    ------------------------------------
    memory4_reg_60_/CP       -787.500
    Q_reg_64_/CP             -688.889
    memory5_reg_69_/CP       -677.778
    memory7_reg_69_/CP       -555.556
    memory3_reg_74_/CP       -528.571
    ------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um     501.800um       1.599         0.282         0.451
    M3                           1836.870um    2240.000um       1.599         0.282         0.451
    M4                           2169.820um    1462.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       88.063%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    1152         98%       ER       19          95%        ER         -          -         -
    M1-M2    VIA12_2cut_N    0.750    0.059    0.044       9          1%        -        1           5%          -        -          -         -
    M1-M2    VIA12_2cut_S    0.750    0.059    0.044       9          1%        -        -           -           -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046    1054        100%       ER       19         100%        ER         -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046     807        100%       ER       32         100%        ER         -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
      wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.075),top(nil), margined worst slew is leaf(0.103),trunk(0.075),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.176, avg=0.167, sd=0.005], skew [0.021 vs 0.057, 100% {0.155, 0.168, 0.176}] (wid=0.013 ws=0.010) (gid=0.167 gs=0.015)
    Clock network insertion delays are now [0.155ns, 0.176ns] average 0.167ns std.dev 0.005ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1326.74 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1326.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
      Rebuilding timing graph   cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
      Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=19, i=0, cg=0, l=0, total=19
        cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
        gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
        wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
        wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
        sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 20, tested: 20, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=19, i=0, cg=0, l=0, total=19
          cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
          gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
          wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
          sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.075),top(nil), margined worst slew is leaf(0.103),trunk(0.075),top(nil)
          skew_group clk/CON: insertion delay [min=0.155, max=0.176, avg=0.167, sd=0.005], skew [0.021 vs 0.057, 100% {0.155, 0.168, 0.176}] (wid=0.013 ws=0.010) (gid=0.167 gs=0.015)
        Clock network insertion delays are now [0.155ns, 0.176ns] average 0.167ns std.dev 0.005ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_w16' of instances=1868 and nets=2005 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1202.734M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=19, i=0, cg=0, l=0, total=19
      Rebuilding timing graph   cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
      Rebuilding timing graph   sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        20 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=20)
  Non-clock:  1983 (unrouted=0, trialRouted=1983, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=19, i=0, cg=0, l=0, total=19
      cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
      gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
      wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
      sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.075),top(nil), margined worst slew is leaf(0.103),trunk(0.075),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.176, avg=0.167, sd=0.005], skew [0.021 vs 0.057, 100% {0.155, 0.168, 0.176}] (wid=0.013 ws=0.010) (gid=0.167 gs=0.015)
    Clock network insertion delays are now [0.155ns, 0.176ns] average 0.167ns std.dev 0.005ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         19      140.400
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             19      140.400
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      386.000
  Leaf      4203.800
  Total     4589.800
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.078    0.062    0.139
  Leaf     1.037    0.744    1.781
  Total    1.115    0.805    1.920
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1152     1.037     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.075               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.155     0.176     0.021       0.057         0.010           0.007           0.167        0.005     100% {0.155, 0.168, 0.176}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.155ns, 0.176ns] average 0.167ns std.dev 0.005ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=19, i=0, cg=0, l=0, total=19
  cell areas     : b=140.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=140.400um^2
  gate capacitance : top=0.000pF, trunk=0.078pF, leaf=1.037pF, total=1.115pF
  wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.744pF, total=0.805pF
  wire lengths   : top=0.000um, trunk=386.000um, leaf=4203.800um, total=4589.800um
  sink capacitance : count=1152, total=1.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.075),top(nil), margined worst slew is leaf(0.103),trunk(0.075),top(nil)
  skew_group clk/CON: insertion delay [min=0.155, max=0.176, avg=0.167, sd=0.005], skew [0.021 vs 0.057, 100% {0.155, 0.168, 0.176}] (wid=0.013 ws=0.010) (gid=0.167 gs=0.015)
Clock network insertion delays are now [0.155ns, 0.176ns] average 0.167ns std.dev 0.005ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1194.6M, totSessionCpu=0:02:07 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1194.6M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1322.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1322.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1336.3 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1336.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:07 mem=1336.3M)
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1336.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1336.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.209  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2432   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.250%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1336.3M
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1240.0M, totSessionCpu=0:02:07 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1868

Instance distribution across the VT partitions:

 LVT : inst = 56 (3.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 56 (3.0%)

 HVT : inst = 1812 (97.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1812 (97.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1224.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.0M) ***
*** Starting optimizing excluded clock nets MEM= 1224.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.0M) ***
Include MVT Delays for Hold Opt
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1235.0M, totSessionCpu=0:02:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=1235.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1235.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1243.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1243.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.209  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2432   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.250%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1243.0M
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.40MB/990.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.40MB/990.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.40MB/990.40MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT)
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 10%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 20%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 30%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 40%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 50%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 60%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 70%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 80%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 90%

Finished Levelizing
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT)

Starting Activity Propagation
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT)
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.42MB/990.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT)
 ... Calculating switching power
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 10%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 20%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 30%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 40%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 60%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 70%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 80%
2025-Mar-21 08:39:12 (2025-Mar-21 15:39:12 GMT): 90%

Finished Calculating power
2025-Mar-21 08:39:13 (2025-Mar-21 15:39:13 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.42MB/990.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.42MB/990.42MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=990.42MB/990.42MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:39:13 (2025-Mar-21 15:39:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.32752292 	   81.3485%
Total Switching Power:       2.06000795 	   17.9660%
Total Leakage Power:         0.07860101 	    0.6855%
Total Power:                11.46613200
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.746      0.1745     0.06632       8.986       78.37
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1342      0.3492    0.009351      0.4927       4.297
Clock (Combinational)             0.4477       1.536     0.00293       1.987       17.33
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.328        2.06      0.0786       11.47         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.328        2.06      0.0786       11.47         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4477       1.536     0.00293       1.987       17.33
-----------------------------------------------------------------------------------------
Total                             0.4477       1.536     0.00293       1.987       17.33
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1287
* 		Highest Leakage Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	 0.0002228
* 		Total Cap: 	1.17651e-11 F
* 		Total instances in design:  1868
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=990.42MB/990.42MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    71.25%|        -|   0.000|   0.000|   0:00:00.0| 1390.6M|
|    71.25%|        0|   0.000|   0.000|   0:00:04.0| 1390.6M|
|    71.25%|        0|   0.000|   0.000|   0:00:00.0| 1390.6M|
|    71.25%|        1|   0.000|   0.000|   0:00:00.0| 1393.3M|
|    71.22%|       80|   0.000|   0.000|   0:00:00.0| 1393.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.22
** Finished Core Power Optimization (cpu = 0:00:04.4) (real = 0:00:04.0) **
Executing incremental physical updates
*** Starting refinePlace (0:02:14 mem=1374.2M) ***
Total net bbox length = 2.920e+04 (1.125e+04 1.794e+04) (ext = 9.636e+03)
Density distribution unevenness ratio = 8.489%
Density distribution unevenness ratio = 8.489%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1374.2MB
Summary Report:
Instances move: 0 (out of 1848 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.920e+04 (1.125e+04 1.794e+04) (ext = 9.636e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1374.2MB
*** Finished refinePlace (0:02:14 mem=1374.2M) ***
Checking setup slack degradation ...
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.025|    0.025|   0.000|    0.000|    71.22%|   0:00:00.0| 1412.4M|   WC_VIEW|  default| Q_reg_106_/D        |
|   0.025|    0.025|   0.000|    0.000|    71.22%|   0:00:00.0| 1412.4M|   WC_VIEW|  default| Q_reg_106_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1412.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1412.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 10%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 20%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 30%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 40%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 50%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 60%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 70%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 80%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 90%

Finished Levelizing
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)

Starting Activity Propagation
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)
 ... Calculating switching power
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 10%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 20%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 30%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 40%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 60%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 70%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 80%
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT): 90%

Finished Calculating power
2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1024.67MB/1024.67MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:39:21 (2025-Mar-21 15:39:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.32178534 	   81.3902%
Total Switching Power:       2.05386476 	   17.9327%
Total Leakage Power:         0.07755209 	    0.6771%
Total Power:                11.45320230
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.746      0.1745     0.06632       8.987       78.46
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1282       0.343    0.008302      0.4796       4.187
Clock (Combinational)             0.4477       1.536     0.00293       1.987       17.35
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.322       2.054     0.07755       11.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.322       2.054     0.07755       11.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4477       1.536     0.00293       1.987       17.35
-----------------------------------------------------------------------------------------
Total                             0.4477       1.536     0.00293       1.987       17.35
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1287
* 		Highest Leakage Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	 0.0002228
* 		Total Cap: 	1.16816e-11 F
* 		Total instances in design:  1867
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1024.67MB/1024.67MB)

*** Finished Leakage Power Optimization (cpu=0:00:08, real=0:00:07, mem=1268.21M, totSessionCpu=0:02:17).
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1252.070M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1325.44 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1325.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.32MB/1005.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.38MB/1005.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.38MB/1005.38MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT)
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.38MB/1005.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT)
 ... Calculating switching power
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 10%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 20%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 30%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 40%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 60%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 70%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 80%
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT): 90%

Finished Calculating power
2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.38MB/1005.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.38MB/1005.38MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1005.38MB/1005.38MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:39:22 (2025-Mar-21 15:39:22 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_w16_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.32178440 	   81.3902%
Total Switching Power:       2.05386476 	   17.9327%
Total Leakage Power:         0.07755209 	    0.6771%
Total Power:                11.45320137
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.746      0.1745     0.06632       8.987       78.46
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1282       0.343    0.008302      0.4796       4.187
Clock (Combinational)             0.4477       1.536     0.00293       1.987       17.35
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.322       2.054     0.07755       11.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.322       2.054     0.07755       11.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4477       1.536     0.00293       1.987       17.35
-----------------------------------------------------------------------------------------
Total                             0.4477       1.536     0.00293       1.987       17.35
-----------------------------------------------------------------------------------------
Total leakage power = 0.0775521 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1867 cells ( 100.000000%) , 0.0775521 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1005.38MB/1005.38MB)


Output file is ./timingReports/sram_w16_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1266.2M, totSessionCpu=0:02:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=1266.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1266.2M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1276.2M
** Profile ** Total reports :  cpu=0:00:00.1, mem=1268.2M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1268.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.321  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.216%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1268.2M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1266.2M, totSessionCpu=0:02:18 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 10 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:00:34, real = 0:00:34, mem = 1234.1M, totSessionCpu=0:02:19 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1238.1M, totSessionCpu=0:02:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1238.1M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:20 mem=1222.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:02:20 mem=1220.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1220.1M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1228.1M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1228.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1228.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1228.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.321  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.216%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1238.1M, totSessionCpu=0:02:21 **
*info: Run optDesign holdfix with 1 thread.
Info: 20 nets with fixed/cover wires excluded.
Info: 20 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1267.6M, totSessionCpu=0:02:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1267.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1267.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-2:00.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1275.6M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1263.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1263.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.321  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.216%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1263.6M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1261.6M, totSessionCpu=0:02:21 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 98 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1261.6M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/sram_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.57 (MB), peak = 1024.67 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1231.9M, init mem=1231.9M)
*info: Placed = 1867           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:71.22%(12716/17856)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1231.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (20) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1231.9M) ***
#Start route 20 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 08:42:04 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2002 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.14 (MB), peak = 1024.67 (MB)
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.84 (MB)
#Total memory = 971.43 (MB)
#Peak memory = 1024.67 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#75 out of 1867 instances need to be verified(marked ipoed).
#26.3% of the total area is being checked for drcs
#26.3% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.34 (MB), peak = 1024.67 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.21 (MB), peak = 1024.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 4590 um.
#Total half perimeter of net bounding box = 1539 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 507 um.
#Total wire length on LAYER M3 = 2526 um.
#Total wire length on LAYER M4 = 1557 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 3102
#Total number of multi-cut vias = 19 (  0.6%)
#Total number of single cut vias = 3083 ( 99.4%)
#Up-Via Summary (total 3102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        1171 ( 98.4%)        19 (  1.6%)       1190
#  Metal 2        1073 (100.0%)         0 (  0.0%)       1073
#  Metal 3         839 (100.0%)         0 (  0.0%)        839
#-----------------------------------------------------------
#                 3083 ( 99.4%)        19 (  0.6%)       3102 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.82 (MB)
#Total memory = 980.25 (MB)
#Peak memory = 1024.67 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.82 (MB)
#Total memory = 980.25 (MB)
#Peak memory = 1024.67 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.07 (MB)
#Total memory = 971.68 (MB)
#Peak memory = 1024.67 (MB)
#Number of warnings = 1
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 08:42:06 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 08:42:06 2025
#
#Generating timing data, please wait...
#2002 total nets, 20 already routed, 20 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1297.21 CPU=0:00:00.3 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 942.95 (MB), peak = 1024.67 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_6919.tif.gz ...
#Read in timing information for 263 ports, 1867 instances from timing file .timing_file_6919.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2002 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.38 (MB), peak = 1024.67 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 08:42:07 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 08:42:07 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         459           0        2759    60.02%
#  Metal 2        V        1340           0        2759     0.00%
#  Metal 3        H         459           0        2759     0.00%
#  Metal 4        V        1236         104        2759     1.81%
#  --------------------------------------------------------------
#  Total                   3494       1.93%  11036    15.46%
#
#  20 nets (1.00%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.08 (MB), peak = 1024.67 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.45 (MB), peak = 1024.67 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 942.73 (MB), peak = 1024.67 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.13 (MB), peak = 1024.67 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.28 (MB), peak = 1024.67 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.30 (MB), peak = 1024.67 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2002.
#Total number of nets in the design = 2004.
#
#1982 routable nets have only global wires.
#20 routable nets have only detail routed wires.
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1982  
#-----------------------------
#        Total            1982  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            1982  
#------------------------------------------------
#        Total                 20            1982  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     28(1.01%)     11(0.40%)      3(0.11%)   (1.52%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     28(0.29%)     11(0.11%)      3(0.03%)   (0.43%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.77% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 46580 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 81 um.
#Total wire length on LAYER M2 = 18905 um.
#Total wire length on LAYER M3 = 19077 um.
#Total wire length on LAYER M4 = 8517 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14936
#Total number of multi-cut vias = 19 (  0.1%)
#Total number of single cut vias = 14917 ( 99.9%)
#Up-Via Summary (total 14936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7694 ( 99.8%)        19 (  0.2%)       7713
#  Metal 2        6013 (100.0%)         0 (  0.0%)       6013
#  Metal 3        1210 (100.0%)         0 (  0.0%)       1210
#-----------------------------------------------------------
#                14917 ( 99.9%)        19 (  0.1%)      14936 
#
#Max overcon = 5 tracks.
#Total overcon = 0.43%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 943.35 (MB), peak = 1024.67 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.93 (MB), peak = 1024.67 (MB)
#Start Track Assignment.
#Done with 3520 horizontal wires in 1 hboxes and 3842 vertical wires in 1 hboxes.
#Done with 779 horizontal wires in 1 hboxes and 797 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 48966 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 1649 um.
#Total wire length on LAYER M2 = 18920 um.
#Total wire length on LAYER M3 = 19816 um.
#Total wire length on LAYER M4 = 8581 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14936
#Total number of multi-cut vias = 19 (  0.1%)
#Total number of single cut vias = 14917 ( 99.9%)
#Up-Via Summary (total 14936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7694 ( 99.8%)        19 (  0.2%)       7713
#  Metal 2        6013 (100.0%)         0 (  0.0%)       6013
#  Metal 3        1210 (100.0%)         0 (  0.0%)       1210
#-----------------------------------------------------------
#                14917 ( 99.9%)        19 (  0.1%)      14936 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 943.72 (MB), peak = 1024.67 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.25 (MB)
#Total memory = 943.75 (MB)
#Peak memory = 1024.67 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1            8        0        4        8       20
#	M2           13        7        0        0       20
#	Totals       21        7        4        8       40
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 984.07 (MB), peak = 1024.67 (MB)
#start 1st optimization iteration ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            8        4        0        2       14
#	M2           12        3        2        0       17
#	Totals       20        7        2        2       31
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.34 (MB), peak = 1024.67 (MB)
#start 2nd optimization iteration ...
#    number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   CutSpc   Totals
#	M1            8        4        1       13
#	M2           13        4        0       17
#	Totals       21        8        1       30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.29 (MB), peak = 1024.67 (MB)
#start 3rd optimization iteration ...
#    number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            2        4        2        1        9
#	Totals        2        4        2        1        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 961.45 (MB), peak = 1024.67 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.60 (MB), peak = 1024.67 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49157 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 741 um.
#Total wire length on LAYER M2 = 17841 um.
#Total wire length on LAYER M3 = 19218 um.
#Total wire length on LAYER M4 = 11358 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17092
#Total number of multi-cut vias = 37 (  0.2%)
#Total number of single cut vias = 17055 ( 99.8%)
#Up-Via Summary (total 17092):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7979 ( 99.5%)        37 (  0.5%)       8016
#  Metal 2        7287 (100.0%)         0 (  0.0%)       7287
#  Metal 3        1789 (100.0%)         0 (  0.0%)       1789
#-----------------------------------------------------------
#                17055 ( 99.8%)        37 (  0.2%)      17092 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 2.21 (MB)
#Total memory = 945.95 (MB)
#Peak memory = 1024.67 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 946.98 (MB), peak = 1024.67 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49157 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 741 um.
#Total wire length on LAYER M2 = 17841 um.
#Total wire length on LAYER M3 = 19218 um.
#Total wire length on LAYER M4 = 11358 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17092
#Total number of multi-cut vias = 37 (  0.2%)
#Total number of single cut vias = 17055 ( 99.8%)
#Up-Via Summary (total 17092):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7979 ( 99.5%)        37 (  0.5%)       8016
#  Metal 2        7287 (100.0%)         0 (  0.0%)       7287
#  Metal 3        1789 (100.0%)         0 (  0.0%)       1789
#-----------------------------------------------------------
#                17055 ( 99.8%)        37 (  0.2%)      17092 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 08:42:27 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 946.98 (MB), peak = 1024.67 (MB)
#
#Start Post Route Wire Spread.
#Done with 666 horizontal wires in 1 hboxes and 579 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49630 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 742 um.
#Total wire length on LAYER M2 = 17987 um.
#Total wire length on LAYER M3 = 19471 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17092
#Total number of multi-cut vias = 37 (  0.2%)
#Total number of single cut vias = 17055 ( 99.8%)
#Up-Via Summary (total 17092):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7979 ( 99.5%)        37 (  0.5%)       8016
#  Metal 2        7287 (100.0%)         0 (  0.0%)       7287
#  Metal 3        1789 (100.0%)         0 (  0.0%)       1789
#-----------------------------------------------------------
#                17055 ( 99.8%)        37 (  0.2%)      17092 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.52 (MB), peak = 1024.67 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49630 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 742 um.
#Total wire length on LAYER M2 = 17987 um.
#Total wire length on LAYER M3 = 19471 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17092
#Total number of multi-cut vias = 37 (  0.2%)
#Total number of single cut vias = 17055 ( 99.8%)
#Up-Via Summary (total 17092):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7979 ( 99.5%)        37 (  0.5%)       8016
#  Metal 2        7287 (100.0%)         0 (  0.0%)       7287
#  Metal 3        1789 (100.0%)         0 (  0.0%)       1789
#-----------------------------------------------------------
#                17055 ( 99.8%)        37 (  0.2%)      17092 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 977.67 (MB), peak = 1024.67 (MB)
#CELL_VIEW sram_w16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 947.83 (MB), peak = 1024.67 (MB)
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 948.06 (MB), peak = 1024.67 (MB)
#CELL_VIEW sram_w16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49630 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 742 um.
#Total wire length on LAYER M2 = 17987 um.
#Total wire length on LAYER M3 = 19471 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17092
#Total number of multi-cut vias = 10948 ( 64.1%)
#Total number of single cut vias = 6144 ( 35.9%)
#Up-Via Summary (total 17092):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6113 ( 76.3%)      1903 ( 23.7%)       8016
#  Metal 2          31 (  0.4%)      7256 ( 99.6%)       7287
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6144 ( 35.9%)     10948 ( 64.1%)      17092 
#
#detailRoute Statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 3.35 (MB)
#Total memory = 947.10 (MB)
#Peak memory = 1024.67 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:26
#Increased memory = -33.57 (MB)
#Total memory = 938.11 (MB)
#Peak memory = 1024.67 (MB)
#Number of warnings = 0
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 08:42:32 2025
#
#routeDesign: cpu time = 00:00:27, elapsed time = 00:00:27, memory = 938.11 (MB), peak = 1024.67 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1189.7M)
Extracted 10.0066% (CPU Time= 0:00:00.1  MEM= 1225.5M)
Extracted 20.0049% (CPU Time= 0:00:00.1  MEM= 1249.5M)
Extracted 30.0074% (CPU Time= 0:00:00.1  MEM= 1249.5M)
Extracted 40.0057% (CPU Time= 0:00:00.1  MEM= 1249.5M)
Extracted 50.0082% (CPU Time= 0:00:00.1  MEM= 1249.5M)
Extracted 60.0066% (CPU Time= 0:00:00.1  MEM= 1249.5M)
Extracted 70.0049% (CPU Time= 0:00:00.2  MEM= 1249.5M)
Extracted 80.0074% (CPU Time= 0:00:00.2  MEM= 1249.5M)
Extracted 90.0057% (CPU Time= 0:00:00.2  MEM= 1249.5M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1249.5M)
Number of Extracted Resistors     : 44192
Number of Extracted Ground Cap.   : 43448
Number of Extracted Coupling Cap. : 72860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1213.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1213.496M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1213.5M, totSessionCpu=0:03:14 **
#Created 847 library cell signatures
#Created 2004 NETS and 0 SPECIALNETS signatures
#Created 1868 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.21 (MB), peak = 1024.67 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.34 (MB), peak = 1024.67 (MB)
Begin checking placement ... (start mem=1213.5M, init mem=1213.5M)
*info: Placed = 1867           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:71.22%(12716/17856)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1213.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1867

Instance distribution across the VT partitions:

 LVT : inst = 48 (2.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 48 (2.6%)

 HVT : inst = 1819 (97.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1819 (97.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1205.5M)
Extracted 10.0066% (CPU Time= 0:00:00.1  MEM= 1225.3M)
Extracted 20.0049% (CPU Time= 0:00:00.1  MEM= 1249.3M)
Extracted 30.0074% (CPU Time= 0:00:00.1  MEM= 1249.3M)
Extracted 40.0057% (CPU Time= 0:00:00.1  MEM= 1249.3M)
Extracted 50.0082% (CPU Time= 0:00:00.1  MEM= 1249.3M)
Extracted 60.0066% (CPU Time= 0:00:00.1  MEM= 1249.3M)
Extracted 70.0049% (CPU Time= 0:00:00.2  MEM= 1249.3M)
Extracted 80.0074% (CPU Time= 0:00:00.2  MEM= 1249.3M)
Extracted 90.0057% (CPU Time= 0:00:00.2  MEM= 1249.3M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1249.3M)
Number of Extracted Resistors     : 44192
Number of Extracted Ground Cap.   : 43448
Number of Extracted Coupling Cap. : 72860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1229.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1233.254M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1323.71 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1323.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1299.75 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1299.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:17 mem=1299.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1299.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1299.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1299.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1299.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.320  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.216%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1223.3M, totSessionCpu=0:03:17 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1290.04M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 20 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.05 |          0|          0|          0|  71.22  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.05 |          0|          0|          0|  71.22  |   0:00:00.0|    1494.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1494.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1364.9M, totSessionCpu=0:03:20 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1364.88M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1364.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1364.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1374.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1374.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.03min mem=1364.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.320  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.216%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1374.9M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1364.9M, totSessionCpu=0:03:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
** Profile ** Start :  cpu=0:00:00.0, mem=1355.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1355.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1355.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1355.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.320  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.216%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1355.3M
Info: 20 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.47MB/1033.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.47MB/1033.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.47MB/1033.47MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT)
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.47MB/1033.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT)
 ... Calculating switching power
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 10%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 20%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 30%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 40%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 60%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 70%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 80%
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT): 90%

Finished Calculating power
2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.48MB/1033.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.48MB/1033.48MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1033.48MB/1033.48MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:42:41 (2025-Mar-21 15:42:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.31954568 	   82.0683%
Total Switching Power:       1.95875013 	   17.2488%
Total Leakage Power:         0.07755209 	    0.6829%
Total Power:                11.35584799
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.744      0.1695     0.06632        8.98       79.08
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1278      0.3229    0.008302      0.4589       4.041
Clock (Combinational)             0.4474       1.466     0.00293       1.917       16.88
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               9.32       1.959     0.07755       11.36         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       9.32       1.959     0.07755       11.36         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4474       1.466     0.00293       1.917       16.88
-----------------------------------------------------------------------------------------
Total                             0.4474       1.466     0.00293       1.917       16.88
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1238
* 		Highest Leakage Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	 0.0002228
* 		Total Cap: 	1.11558e-11 F
* 		Total instances in design:  1867
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1033.48MB/1033.48MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    71.22%|        -|   0.000|   0.000|   0:00:00.0| 1574.7M|
|    71.21%|        8|   0.000|   0.000|   0:00:04.0| 1574.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.21
** Finished Core Power Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
*** Starting refinePlace (0:03:25 mem=1546.1M) ***
Density distribution unevenness ratio = 8.493%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1546.1MB
Summary Report:
Instances move: 0 (out of 1848 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1546.1MB
*** Finished refinePlace (0:03:25 mem=1546.1M) ***
Density distribution unevenness ratio = 8.487%
Running setup recovery post routing.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1300.4M, totSessionCpu=0:03:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1300.40M, totSessionCpu=0:03:25 .
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1300.4M, totSessionCpu=0:03:25 **

Info: 20 clock nets excluded from IPO operation.
Info: 20 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.033|    0.033|   0.000|    0.000|    71.21%|   0:00:00.0| 1436.1M|   WC_VIEW|  default| memory5_reg_103_/E  |
|   0.033|    0.033|   0.000|    0.000|    71.21%|   0:00:00.0| 1437.1M|   WC_VIEW|  default| memory5_reg_103_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1437.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1437.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 10%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 20%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 30%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 40%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 50%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 60%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 70%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 80%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 90%

Finished Levelizing
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)

Starting Activity Propagation
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)
 ... Calculating switching power
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 10%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 20%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 30%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 40%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 60%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 70%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 80%
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT): 90%

Finished Calculating power
2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.46MB/1057.46MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:42:48 (2025-Mar-21 15:42:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.31936461 	   82.0703%
Total Switching Power:       1.95847726 	   17.2472%
Total Leakage Power:         0.07749600 	    0.6825%
Total Power:                11.35533796
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.744      0.1695     0.06632        8.98       79.08
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1275      0.3226    0.008246      0.4584       4.037
Clock (Combinational)             0.4474       1.466     0.00293       1.917       16.88
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.319       1.958      0.0775       11.36         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.319       1.958      0.0775       11.36         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4474       1.466     0.00293       1.917       16.88
-----------------------------------------------------------------------------------------
Total                             0.4474       1.466     0.00293       1.917       16.88
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	    0.1238
* 		Highest Leakage Power:   CTS_ccl_BUF_clk_G0_L1_1 (CKBD16): 	 0.0002228
* 		Total Cap: 	1.11514e-11 F
* 		Total instances in design:  1867
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1057.46MB/1057.46MB)

*** Finished Leakage Power Optimization (cpu=0:00:07, real=0:00:07, mem=1301.52M, totSessionCpu=0:03:28).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:28 mem=1301.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:00:01.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:00:01.1 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/coe_eosdata_7fRvNy/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:03:29 mem=1301.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1301.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1309.5M
Loading timing data from /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/coe_eosdata_7fRvNy/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1309.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1309.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1309.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.338  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.098  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1303.5M, totSessionCpu=0:03:30 **
*info: Run optDesign holdfix with 1 thread.
Info: 20 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.338 ns
Total 0 nets layer assigned (1.0).
GigaOpt: setting up router preferences
        design wns: 0.3384
        slack threshold: 1.7584
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.033 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.0330
        slack threshold: 1.4530
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 24 (1.2%)
** Profile ** Start :  cpu=0:00:00.0, mem=1360.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1360.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1360.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1360.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.338  |  0.033  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1360.8M
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1275.4M, totSessionCpu=0:03:32 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 08:42:53 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_RC_3_0 connects to NET FE_RN_1_0 at location ( 15.700 50.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_1_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_OFC66_n1062 connects to NET FE_OFN66_n1062 at location ( 23.300 48.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN66_n1062 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC56_n1058 connects to NET FE_OFN55_n1058 at location ( 14.900 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN55_n1058 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_OFC53_N204 connects to NET FE_OFN53_N204 at location ( 31.900 38.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN53_N204 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC53_N204 connects to NET N204 at location ( 31.500 38.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N204 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC43_N206 connects to NET N206 at location ( 27.500 37.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET N206 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC66_n1062 connects to NET n1062 at location ( 23.700 48.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n1062 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 8
#  Total number of placement changes (moved instances are counted twice) = 8
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2002 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#24/2002 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.25 (MB), peak = 1057.46 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 31.820 37.900 ) on M1 for NET FE_OFN53_N204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 14.715 41.320 ) on M1 for NET FE_OFN55_n1058. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 23.115 48.680 ) on M1 for NET FE_OFN66_n1062. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 15.520 50.500 ) on M1 for NET FE_RN_1_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 31.695 37.900 ) on M1 for NET N204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 27.680 37.720 ) on M1 for NET N206. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 23.480 48.700 ) on M1 for NET n1062. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#20 routed nets are extracted.
#    7 (0.35%) extracted nets are partially routed.
#1982 routed nets are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2004.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 7
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 08:42:53 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 08:42:53 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         459           0        2759    60.02%
#  Metal 2        V        1340           0        2759     0.00%
#  Metal 3        H         459           0        2759     0.00%
#  Metal 4        V        1236         104        2759     1.81%
#  --------------------------------------------------------------
#  Total                   3494       1.93%  11036    15.46%
#
#  20 nets (1.00%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.29 (MB), peak = 1057.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.84 (MB), peak = 1057.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2002.
#Total number of nets in the design = 2004.
#
#7 routable nets have only global wires.
#1995 routable nets have only detail routed wires.
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               7  
#-----------------------------
#        Total               7  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            1982  
#------------------------------------------------
#        Total                 20            1982  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49630 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 742 um.
#Total wire length on LAYER M2 = 17987 um.
#Total wire length on LAYER M3 = 19471 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17091
#Total number of multi-cut vias = 10948 ( 64.1%)
#Total number of single cut vias = 6143 ( 35.9%)
#Up-Via Summary (total 17091):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6112 ( 76.3%)      1903 ( 23.7%)       8015
#  Metal 2          31 (  0.4%)      7256 ( 99.6%)       7287
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6143 ( 35.9%)     10948 ( 64.1%)      17091 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.94 (MB), peak = 1057.46 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.38 (MB), peak = 1057.46 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49630 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 742 um.
#Total wire length on LAYER M2 = 17987 um.
#Total wire length on LAYER M3 = 19471 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17091
#Total number of multi-cut vias = 10948 ( 64.1%)
#Total number of single cut vias = 6143 ( 35.9%)
#Up-Via Summary (total 17091):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6112 ( 76.3%)      1903 ( 23.7%)       8015
#  Metal 2          31 (  0.4%)      7256 ( 99.6%)       7287
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6143 ( 35.9%)     10948 ( 64.1%)      17091 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.43 (MB), peak = 1057.46 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.18 (MB)
#Total memory = 1012.43 (MB)
#Peak memory = 1057.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 4.0% required routing.
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        1        1
#	M2            1        1        0        2
#	Totals        1        1        1        3
#8 out of 1867 instances need to be verified(marked ipoed).
#2.6% of the total area is being checked for drcs
#2.6% of the total area was checked
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        2        2
#	M2            1        1        0        2
#	Totals        1        1        2        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.95 (MB), peak = 1057.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.36 (MB), peak = 1057.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49627 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 17981 um.
#Total wire length on LAYER M3 = 19479 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10933 ( 63.9%)
#Total number of single cut vias = 6169 ( 36.1%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6125 ( 76.4%)      1890 ( 23.6%)       8015
#  Metal 2          44 (  0.6%)      7254 ( 99.4%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6169 ( 36.1%)     10933 ( 63.9%)      17102 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.55 (MB)
#Total memory = 1015.98 (MB)
#Peak memory = 1057.46 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.95 (MB), peak = 1057.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49627 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 17981 um.
#Total wire length on LAYER M3 = 19479 um.
#Total wire length on LAYER M4 = 11429 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10933 ( 63.9%)
#Total number of single cut vias = 6169 ( 36.1%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6125 ( 76.4%)      1890 ( 23.6%)       8015
#  Metal 2          44 (  0.6%)      7254 ( 99.4%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6169 ( 36.1%)     10933 ( 63.9%)      17102 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 08:42:55 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.95 (MB), peak = 1057.46 (MB)
#
#Start Post Route Wire Spread.
#Done with 38 horizontal wires in 1 hboxes and 126 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10933 ( 63.9%)
#Total number of single cut vias = 6169 ( 36.1%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6125 ( 76.4%)      1890 ( 23.6%)       8015
#  Metal 2          44 (  0.6%)      7254 ( 99.4%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6169 ( 36.1%)     10933 ( 63.9%)      17102 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.62 (MB), peak = 1057.46 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10933 ( 63.9%)
#Total number of single cut vias = 6169 ( 36.1%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6125 ( 76.4%)      1890 ( 23.6%)       8015
#  Metal 2          44 (  0.6%)      7254 ( 99.4%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6169 ( 36.1%)     10933 ( 63.9%)      17102 
#
#
#Start Post Route via swapping..
#4.82% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.00 (MB), peak = 1057.46 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.00 (MB), peak = 1057.46 (MB)
#CELL_VIEW sram_w16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.60 (MB)
#Total memory = 1016.03 (MB)
#Peak memory = 1057.46 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 2004 NETS and 0 SPECIALNETS signatures
#Created 1868 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.03 (MB), peak = 1057.46 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.03 (MB), peak = 1057.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -31.55 (MB)
#Total memory = 984.12 (MB)
#Peak memory = 1057.46 (MB)
#Number of warnings = 21
#Total number of warnings = 52
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 08:42:56 2025
#
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1244.8M, totSessionCpu=0:03:35 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1244.8M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1264.6M)
Extracted 20.0064% (CPU Time= 0:00:00.1  MEM= 1288.6M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1288.6M)
Extracted 40.0048% (CPU Time= 0:00:00.1  MEM= 1288.6M)
Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1288.6M)
Extracted 60.0073% (CPU Time= 0:00:00.1  MEM= 1288.6M)
Extracted 70.0044% (CPU Time= 0:00:00.2  MEM= 1288.6M)
Extracted 80.0056% (CPU Time= 0:00:00.2  MEM= 1288.6M)
Extracted 90.0069% (CPU Time= 0:00:00.2  MEM= 1288.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1288.6M)
Number of Extracted Resistors     : 44659
Number of Extracted Ground Cap.   : 43911
Number of Extracted Coupling Cap. : 73304
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1268.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1272.559M)
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1242.8M, totSessionCpu=0:03:35 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1328.71 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1328.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1304.75 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1304.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:03:36 mem=1304.8M)
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1247.5M, totSessionCpu=0:03:36 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1247.5M, totSessionCpu=0:03:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1247.52M, totSessionCpu=0:03:36 .
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1247.5M, totSessionCpu=0:03:36 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1247.5M, totSessionCpu=0:03:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1304.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1304.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:02.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-3:0-4.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1304.8M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1245.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1245.5M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.098  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1245.5M
**optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 1243.5M, totSessionCpu=0:03:37 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1261.5M, totSessionCpu=0:03:38 **
#Created 847 library cell signatures
#Created 2004 NETS and 0 SPECIALNETS signatures
#Created 1868 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.30 (MB), peak = 1057.46 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.30 (MB), peak = 1057.46 (MB)
Begin checking placement ... (start mem=1261.5M, init mem=1261.5M)
*info: Placed = 1867           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:71.21%(12716/17856)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1261.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1867

Instance distribution across the VT partitions:

 LVT : inst = 46 (2.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 46 (2.5%)

 HVT : inst = 1821 (97.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1821 (97.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1249.5M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1285.3M)
Extracted 20.0064% (CPU Time= 0:00:00.1  MEM= 1310.3M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1310.3M)
Extracted 40.0048% (CPU Time= 0:00:00.1  MEM= 1310.3M)
Extracted 50.006% (CPU Time= 0:00:00.2  MEM= 1310.3M)
Extracted 60.0073% (CPU Time= 0:00:00.2  MEM= 1310.3M)
Extracted 70.0044% (CPU Time= 0:00:00.2  MEM= 1310.3M)
Extracted 80.0056% (CPU Time= 0:00:00.2  MEM= 1310.3M)
Extracted 90.0069% (CPU Time= 0:00:00.2  MEM= 1310.3M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1310.3M)
Number of Extracted Resistors     : 44659
Number of Extracted Ground Cap.   : 43911
Number of Extracted Coupling Cap. : 73304
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1291.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1299.277M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1357.99 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1358.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1334.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1334.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:40 mem=1334.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1334.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1334.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1330.0M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1330.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1330.0M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1236.1M, totSessionCpu=0:03:41 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1302.83M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 20 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  71.21  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.02 |          0|          0|          0|  71.21  |   0:00:00.0|    1507.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1507.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1377.7M, totSessionCpu=0:03:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1377.67M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1377.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1377.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1387.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1387.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=1377.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1387.7M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1377.7M, totSessionCpu=0:03:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=1349.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1349.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1349.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1349.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1349.1M
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1310.9M, totSessionCpu=0:03:44 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 08:43:06 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2002 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#24/2002 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.38 (MB), peak = 1057.46 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1046.38 (MB)
#Peak memory = 1057.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.34 (MB), peak = 1057.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.34 (MB), peak = 1057.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1046.38 (MB)
#Peak memory = 1057.46 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.35 (MB), peak = 1057.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.35 (MB), peak = 1057.46 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.36 (MB), peak = 1057.46 (MB)
#CELL_VIEW sram_w16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.02 (MB)
#Total memory = 1046.39 (MB)
#Peak memory = 1057.46 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 2004 NETS and 0 SPECIALNETS signatures
#Created 1868 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.39 (MB), peak = 1057.46 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.39 (MB), peak = 1057.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -6.17 (MB)
#Total memory = 1042.42 (MB)
#Peak memory = 1057.46 (MB)
#Number of warnings = 1
#Total number of warnings = 53
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 08:43:08 2025
#
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1308.9M, totSessionCpu=0:03:45 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1308.9M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1328.7M)
Extracted 20.0064% (CPU Time= 0:00:00.1  MEM= 1352.7M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1352.7M)
Extracted 40.0048% (CPU Time= 0:00:00.1  MEM= 1352.7M)
Extracted 50.006% (CPU Time= 0:00:00.2  MEM= 1352.7M)
Extracted 60.0073% (CPU Time= 0:00:00.2  MEM= 1352.7M)
Extracted 70.0044% (CPU Time= 0:00:00.2  MEM= 1352.7M)
Extracted 80.0056% (CPU Time= 0:00:00.2  MEM= 1352.7M)
Extracted 90.0069% (CPU Time= 0:00:00.2  MEM= 1352.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1352.7M)
Number of Extracted Resistors     : 44659
Number of Extracted Ground Cap.   : 43911
Number of Extracted Coupling Cap. : 73304
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1332.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1336.684M)
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1279.4M, totSessionCpu=0:03:45 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1364.33 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1364.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1340.37 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1340.4M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:47 mem=1340.4M)
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1277.6M, totSessionCpu=0:03:47 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1277.6M, totSessionCpu=0:03:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1334.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1334.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1334.9M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1279.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1279.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1279.6M
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1277.6M, totSessionCpu=0:03:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1268.6M, totSessionCpu=0:03:48 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 2004 NETS and 0 SPECIALNETS signatures
#Created 1868 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.32 (MB), peak = 1058.85 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.32 (MB), peak = 1058.85 (MB)
Begin checking placement ... (start mem=1268.6M, init mem=1268.6M)
*info: Placed = 1867           (Fixed = 19)
*info: Unplaced = 0           
Placement Density:71.21%(12716/17856)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1268.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 1867

Instance distribution across the VT partitions:

 LVT : inst = 46 (2.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 46 (2.5%)

 HVT : inst = 1821 (97.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 1821 (97.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1256.6M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1292.4M)
Extracted 20.0064% (CPU Time= 0:00:00.1  MEM= 1316.4M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1316.4M)
Extracted 40.0048% (CPU Time= 0:00:00.1  MEM= 1316.4M)
Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1316.4M)
Extracted 60.0073% (CPU Time= 0:00:00.2  MEM= 1316.4M)
Extracted 70.0044% (CPU Time= 0:00:00.2  MEM= 1316.4M)
Extracted 80.0056% (CPU Time= 0:00:00.2  MEM= 1316.4M)
Extracted 90.0069% (CPU Time= 0:00:00.2  MEM= 1316.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1316.4M)
Number of Extracted Resistors     : 44659
Number of Extracted Ground Cap.   : 43911
Number of Extracted Coupling Cap. : 73304
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1296.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1300.371M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1359.09 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1359.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1335.13 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1335.1M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:50 mem=1335.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1335.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1335.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1335.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1335.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1335.1M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1238.1M, totSessionCpu=0:03:51 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.320 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.3202
        slack threshold: 1.7402
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.023 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.0230
        slack threshold: 1.4430
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 24 (1.2%)
** Profile ** Start :  cpu=0:00:00.0, mem=1371.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1371.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1371.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1371.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1371.0M
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1263.6M, totSessionCpu=0:03:52 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 08:43:15 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2002 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#24/2002 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.33 (MB), peak = 1058.85 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 1014.33 (MB)
#Peak memory = 1058.85 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.30 (MB), peak = 1058.85 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.32 (MB), peak = 1058.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 1014.36 (MB)
#Peak memory = 1058.85 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.32 (MB), peak = 1058.85 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.32 (MB), peak = 1058.85 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.32 (MB), peak = 1058.85 (MB)
#CELL_VIEW sram_w16,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 20
#Total wire length = 49670 um.
#Total half perimeter of net bounding box = 31531 um.
#Total wire length on LAYER M1 = 737 um.
#Total wire length on LAYER M2 = 18009 um.
#Total wire length on LAYER M3 = 19490 um.
#Total wire length on LAYER M4 = 11434 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17102
#Total number of multi-cut vias = 10960 ( 64.1%)
#Total number of single cut vias = 6142 ( 35.9%)
#Up-Via Summary (total 17102):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6110 ( 76.2%)      1905 ( 23.8%)       8015
#  Metal 2          32 (  0.4%)      7266 ( 99.6%)       7298
#  Metal 3           0 (  0.0%)      1789 (100.0%)       1789
#-----------------------------------------------------------
#                 6142 ( 35.9%)     10960 ( 64.1%)      17102 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.03 (MB)
#Total memory = 1014.36 (MB)
#Peak memory = 1058.85 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 2004 NETS and 0 SPECIALNETS signatures
#Created 1868 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.36 (MB), peak = 1058.85 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.36 (MB), peak = 1058.85 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -5.99 (MB)
#Total memory = 1010.39 (MB)
#Peak memory = 1058.85 (MB)
#Number of warnings = 1
#Total number of warnings = 54
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 08:43:17 2025
#
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1261.6M, totSessionCpu=0:03:53 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_w16' of instances=1867 and nets=2004 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/sram_w16_6919_NNQj8o.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1261.6M)
Extracted 10.0052% (CPU Time= 0:00:00.1  MEM= 1297.4M)
Extracted 20.0064% (CPU Time= 0:00:00.1  MEM= 1321.4M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1321.4M)
Extracted 40.0048% (CPU Time= 0:00:00.1  MEM= 1321.4M)
Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1321.4M)
Extracted 60.0073% (CPU Time= 0:00:00.2  MEM= 1321.4M)
Extracted 70.0044% (CPU Time= 0:00:00.2  MEM= 1321.4M)
Extracted 80.0056% (CPU Time= 0:00:00.2  MEM= 1321.4M)
Extracted 90.0069% (CPU Time= 0:00:00.2  MEM= 1321.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1321.4M)
Number of Extracted Resistors     : 44659
Number of Extracted Ground Cap.   : 43911
Number of Extracted Coupling Cap. : 73304
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1301.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1309.434M)
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1252.9M, totSessionCpu=0:03:54 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2004,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1335.86 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_6919_ieng6-ece-06.ucsd.edu_lnaab_Qw9vGv/.AAE_Bkitbh/.AAE_6919/waveform.data...
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1335.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2004,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1311.9 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1311.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:03:55 mem=1311.9M)
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.1M, totSessionCpu=0:03:55 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.1M, totSessionCpu=0:03:55 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1245.13M, totSessionCpu=0:03:55 .
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.1M, totSessionCpu=0:03:55 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.55MB/849.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.91MB/849.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=849.95MB/849.95MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT)
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 10%

Finished Activity Propagation
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=850.37MB/850.37MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT)
 ... Calculating switching power
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 10%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 20%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 30%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 40%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 60%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 70%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 80%
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT): 90%

Finished Calculating power
2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=851.11MB/851.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=851.11MB/851.11MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=851.14MB/851.14MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 08:43:19 (2025-Mar-21 15:43:19 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_w16_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.31937535 	   82.0723%
Total Switching Power:       1.95821328 	   17.2453%
Total Leakage Power:         0.07749600 	    0.6825%
Total Power:                11.35508477
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         8.744      0.1695     0.06632        8.98       79.09
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1275      0.3226    0.008246      0.4584       4.037
Clock (Combinational)             0.4474       1.466     0.00293       1.916       16.88
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.319       1.958      0.0775       11.36         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      9.319       1.958      0.0775       11.36         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.4474       1.466     0.00293       1.916       16.88
-----------------------------------------------------------------------------------------
Total                             0.4474       1.466     0.00293       1.916       16.88
-----------------------------------------------------------------------------------------
Total leakage power = 0.077496 mW
Cell usage statistics:  
Library tcbn65gpluswc , 1867 cells ( 100.000000%) , 0.077496 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=851.55MB/851.55MB)


Output file is ./timingReports/sram_w16_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.1M, totSessionCpu=0:03:55 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.1M, totSessionCpu=0:03:55 **
** Profile ** Start :  cpu=0:00:00.0, mem=1302.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1302.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1302.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1247.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1247.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.023  |  0.320  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2432   |   128   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1247.1M
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1245.1M, totSessionCpu=0:03:56 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 65 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 100 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 264 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 349 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 1125 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 1903 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 1903 new insts, 1903 new pwr-pin connections were made to global net 'VDD'.
1903 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 3770 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/sram_w16.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1269.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report sram_w16.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1266.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 155.4M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}

*** Memory Usage v#1 (Current mem = 1337.812M, initial mem = 149.258M) ***
*** Message Summary: 1687 warning(s), 17 error(s)

--- Ending "Innovus" (totcpu=0:05:07, real=0:17:20, mem=1337.8M) ---
