{
    "fileIDs": {
        "1": "/home/users/bilal.malik/Downloads/raptor_installation/NewFolder/alu.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "ALU_Result",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "tmp",
                    "range": {
                        "lsb": 0,
                        "msb": 8
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 51,
            "ports": [
                {
                    "direction": "Input",
                    "name": "A",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "B",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ALU_Sel",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "ALU_Out",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "CarryOut",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "alu"
        }
    ],
    "modules": null
}
