verilog work "../Lab2/FullAdder.v"
verilog work "../Lab5-ALU/xor_gate.v"
verilog work "../Lab5-ALU/Thirty-TwoBitFullAdder.v"
verilog work "../Lab5-ALU/or_gate.v"
verilog work "../Lab5-ALU/nor_gate.v"
verilog work "../Lab5-ALU/LogicMUX.v"
verilog work "../Lab5-ALU/ExtendMUX.v"
verilog work "../Lab5-ALU/and_gate.v"
verilog work "../Lab5-ALU/AdderSubtractorMUX.v"
verilog work "../Lab5-ALU/LogicUnit.v"
verilog work "../Lab5-ALU/ArithmeticUnit.v"
verilog work "../Lab5-ALU/ALU.v"
