# 1 "arch/arm64/boot/dts/qcom/ipq8074-hk10-c1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/ipq8074-hk10-c1.dts"



/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi" 1




/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/ipq8074.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm64/boot/dts/qcom/ipq8074.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq8074.h" 1
# 8 "arch/arm64/boot/dts/qcom/ipq8074.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;

 model = "Qualcomm Technologies, Inc. IPQ8074";
 compatible = "qcom,ipq8074";
 interrupt-parent = <&intc>;

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <19200000>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <0x2>;
  };
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  smem@4ab00000 {
   compatible = "qcom,smem";
   reg = <0x0 0x4ab00000 0x0 0x00100000>;
   no-map;

   hwlocks = <&tcsr_mutex 0>;
  };

  memory@4ac00000 {
   no-map;
   reg = <0x0 0x4ac00000 0x0 0x00400000>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq8074", "qcom,scm";
  };
 };

 soc: soc {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  ssphy_1: phy@58000 {
   compatible = "qcom,ipq8074-qmp-usb3-phy";
   reg = <0x00058000 0x1c4>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 130>,
    <&gcc 134>,
    <&xo>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 44>,
    <&gcc 45>;
   reset-names = "phy","common";
   status = "disabled";

   usb1_ssphy: phy@58200 {
    reg = <0x00058200 0x130>,
          <0x00058400 0x200>,
          <0x00058800 0x1f8>,
          <0x00058600 0x044>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 135>;
    clock-names = "pipe0";
    clock-output-names = "gcc_usb1_pipe_clk_src";
   };
  };

  qusb_phy_1: phy@59000 {
   compatible = "qcom,ipq8074-qusb2-phy";
   reg = <0x00059000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 134>,
     <&xo>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 48>;
   status = "disabled";
  };

  ssphy_0: phy@78000 {
   compatible = "qcom,ipq8074-qmp-usb3-phy";
   reg = <0x00078000 0x1c4>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 123>,
    <&gcc 127>,
    <&xo>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 41>,
    <&gcc 42>;
   reset-names = "phy","common";
   status = "disabled";

   usb0_ssphy: phy@78200 {
    reg = <0x00078200 0x130>,
          <0x00078400 0x200>,
          <0x00078800 0x1f8>,
          <0x00078600 0x044>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 128>;
    clock-names = "pipe0";
    clock-output-names = "gcc_usb0_pipe_clk_src";
   };
  };

  qusb_phy_0: phy@79000 {
   compatible = "qcom,ipq8074-qusb2-phy";
   reg = <0x00079000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 127>,
     <&xo>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 47>;
   status = "disabled";
  };

  pcie_qmp0: phy@86000 {
   compatible = "qcom,ipq8074-qmp-pcie-phy";
   reg = <0x00086000 0x1c4>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 112>,
    <&gcc 111>;
   clock-names = "aux", "cfg_ahb";
   resets = <&gcc 78>,
    <&gcc 79>;
   reset-names = "phy",
          "common";
   status = "disabled";

   pcie_phy0: phy@86200 {
    reg = <0x86200 0x16c>,
          <0x86400 0x200>,
          <0x86800 0x4f4>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 115>;
    clock-names = "pipe0";
    clock-output-names = "pcie_0_pipe_clk";
   };
  };

  pcie_qmp1: phy@8e000 {
   compatible = "qcom,ipq8074-qmp-pcie-phy";
   reg = <0x0008e000 0x1c4>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 118>,
    <&gcc 117>;
   clock-names = "aux", "cfg_ahb";
   resets = <&gcc 82>,
    <&gcc 83>;
   reset-names = "phy",
          "common";
   status = "disabled";

   pcie_phy1: phy@8e200 {
    reg = <0x8e200 0x16c>,
          <0x8e400 0x200>,
          <0x8e800 0x4f4>;
    #phy-cells = <0>;
    #clock-cells = <0>;
    clocks = <&gcc 121>;
    clock-names = "pipe0";
    clock-output-names = "pcie_1_pipe_clk";
   };
  };

  mdio: mdio@90000 {
   compatible = "qcom,ipq4019-mdio";
   reg = <0x00090000 0x64>;
   #address-cells = <1>;
   #size-cells = <0>;

   clocks = <&gcc 179>;
   clock-names = "gcc_mdio_ahb_clk";

   status = "disabled";
  };

  prng: rng@e3000 {
   compatible = "qcom,prng-ee";
   reg = <0x000e3000 0x1000>;
   clocks = <&gcc 40>;
   clock-names = "core";
   status = "disabled";
  };

  cryptobam: dma-controller@704000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x00704000 0x20000>;
   interrupts = <0 207 4>;
   clocks = <&gcc 218>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,controlled-remotely;
   status = "disabled";
  };

  crypto: crypto@73a000 {
   compatible = "qcom,crypto-v5.1";
   reg = <0x0073a000 0x6000>;
   clocks = <&gcc 218>,
     <&gcc 219>,
     <&gcc 220>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq8074-pinctrl";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 70>;
   #gpio-cells = <0x2>;
   interrupt-controller;
   #interrupt-cells = <0x2>;

   serial_4_pins: serial4-pinmux {
    pins = "gpio23", "gpio24";
    function = "blsp4_uart1";
    drive-strength = <8>;
    bias-disable;
   };

   i2c_0_pins: i2c-0-pinmux {
    pins = "gpio42", "gpio43";
    function = "blsp1_i2c";
    drive-strength = <8>;
    bias-disable;
   };

   spi_0_pins: spi-0-pins {
    pins = "gpio38", "gpio39", "gpio40", "gpio41";
    function = "blsp0_spi";
    drive-strength = <8>;
    bias-disable;
   };

   hsuart_pins: hsuart-pins {
    pins = "gpio46", "gpio47", "gpio48", "gpio49";
    function = "blsp2_uart";
    drive-strength = <8>;
    bias-disable;
   };

   qpic_pins: qpic-pins {
    pins = "gpio1", "gpio3", "gpio4",
           "gpio5", "gpio6", "gpio7",
           "gpio8", "gpio10", "gpio11",
           "gpio12", "gpio13", "gpio14",
           "gpio15", "gpio16", "gpio17";
    function = "qpic";
    drive-strength = <8>;
    bias-disable;
   };
  };

  gcc: gcc@1800000 {
   compatible = "qcom,gcc-ipq8074";
   reg = <0x01800000 0x80000>;
   #clock-cells = <0x1>;
   #power-domain-cells = <1>;
   #reset-cells = <0x1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x001000>,
         <0x02400000 0x800000>,
         <0x02c00000 0x800000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x000700>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupts = <0 190 4>;
   interrupt-names = "periph_irq";
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  sdhc_1: mmc@7824900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x7824900 0x500>, <0x7824000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 137>,
     <&gcc 138>,
     <&xo>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 49>;
   max-frequency = <384000000>;
   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   bus-width = <8>;

   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x2b000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 21>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 34>,
     <&gcc 21>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart3: serial@78b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b1000 0x200>;
   interrupts = <0 306 4>;
   clocks = <&gcc 36>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>,
    <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&hsuart_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_uart5: serial@78b3000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b3000 0x200>;
   interrupts = <0 308 4>;
   clocks = <&gcc 38>,
     <&gcc 21>;
   clock-names = "core", "iface";
   pinctrl-0 = <&serial_4_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x078b5000 0x600>;
   interrupts = <0 95 4>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 23>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&spi_0_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x078b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 24>,
     <&gcc 21>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&i2c_0_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 26>,
     <&gcc 21>;
   clock-names = "core", "iface";
   clock-frequency = <100000>;
   dmas = <&blsp_dma 16>, <&blsp_dma 17>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c5: i2c@78b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b9000 0x600>;
   interrupts = <0 299 4>;
   clocks = <&gcc 30>,
     <&gcc 21>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 20>, <&blsp_dma 21>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_i2c6: i2c@78ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x078ba000 0x600>;
   interrupts = <0 300 4>;
   clocks = <&gcc 32>,
     <&gcc 21>;
   clock-names = "core", "iface";
   clock-frequency = <100000>;
   dmas = <&blsp_dma 22>, <&blsp_dma 23>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  qpic_bam: dma-controller@7984000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07984000 0x1a000>;
   interrupts = <0 146 4>;
   clocks = <&gcc 41>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  qpic_nand: nand-controller@79b0000 {
   compatible = "qcom,ipq8074-nand";
   reg = <0x079b0000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 42>,
     <&gcc 41>;
   clock-names = "core", "aon";

   dmas = <&qpic_bam 0>,
          <&qpic_bam 1>,
          <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   pinctrl-0 = <&qpic_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  usb_0: usb@8af8800 {
   compatible = "qcom,ipq8074-dwc3", "qcom,dwc3";
   reg = <0x08af8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 124>,
    <&gcc 125>,
    <&gcc 129>,
    <&gcc 126>;
   clock-names = "cfg_noc",
    "core",
    "sleep",
    "mock_utmi";

   assigned-clocks = <&gcc 124>,
       <&gcc 125>,
       <&gcc 126>;
   assigned-clock-rates = <133330000>,
      <133330000>,
      <19200000>;

   power-domains = <&gcc 0>;

   resets = <&gcc 43>;
   status = "disabled";

   dwc_0: usb@8a00000 {
    compatible = "snps,dwc3";
    reg = <0x8a00000 0xcd00>;
    interrupts = <0 140 4>;
    phys = <&qusb_phy_0>, <&usb0_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    dr_mode = "host";
   };
  };

  usb_1: usb@8cf8800 {
   compatible = "qcom,ipq8074-dwc3", "qcom,dwc3";
   reg = <0x08cf8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 131>,
    <&gcc 132>,
    <&gcc 136>,
    <&gcc 133>;
   clock-names = "cfg_noc",
    "core",
    "sleep",
    "mock_utmi";

   assigned-clocks = <&gcc 131>,
       <&gcc 132>,
       <&gcc 133>;
   assigned-clock-rates = <133330000>,
      <133330000>,
      <19200000>;

   power-domains = <&gcc 1>;

   resets = <&gcc 46>;
   status = "disabled";

   dwc_1: usb@8c00000 {
    compatible = "snps,dwc3";
    reg = <0x8c00000 0xcd00>;
    interrupts = <0 99 4>;
    phys = <&qusb_phy_1>, <&usb1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    dr_mode = "host";
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <0x3>;
   reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
   ranges = <0 0xb00a000 0xffd>;

   v2m@0 {
    compatible = "arm,gic-v2m-frame";
    msi-controller;
    reg = <0x0 0xffd>;
   };
  };

  watchdog: watchdog@b017000 {
   compatible = "qcom,kpss-wdt";
   reg = <0xb017000 0x1000>;
   interrupts = <0 3 1>;
   clocks = <&sleep_clk>;
   timeout-sec = <30>;
  };

  apcs_glb: mailbox@b111000 {
   compatible = "qcom,ipq8074-apcs-apps-global";
   reg = <0x0b111000 0x1000>;

   #clock-cells = <1>;
   #mbox-cells = <1>;
  };

  timer@b120000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;

   frame@b120000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
   };

   frame@b123000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x0b123000 0x1000>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0b124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x0b125000 0x1000>;
    status = "disabled";
   };

   frame@b126000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x0b126000 0x1000>;
    status = "disabled";
   };

   frame@b127000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x0b127000 0x1000>;
    status = "disabled";
   };

   frame@b128000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x0b128000 0x1000>;
    status = "disabled";
   };
  };

  pcie1: pci@10000000 {
   compatible = "qcom,pcie-ipq8074";
   reg = <0x10000000 0xf1d>,
          <0x10000f20 0xa8>,
          <0x00088000 0x2000>,
          <0x10100000 0x1000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy1>;
   phy-names = "pciephy";

   ranges = <0x81000000 0 0x10200000 0x10200000
      0 0x100000
      0x82000000 0 0x10300000 0x10300000
      0 0xd00000>;

   interrupts = <0 85 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 142
      4>,
     <0 0 0 2 &intc 0 143
      4>,
     <0 0 0 3 &intc 0 144
      4>,
     <0 0 0 4 &intc 0 145
      4>;

   clocks = <&gcc 122>,
     <&gcc 119>,
     <&gcc 120>,
     <&gcc 117>,
     <&gcc 118>;
   clock-names = "iface",
          "axi_m",
          "axi_s",
          "ahb",
          "aux";
   resets = <&gcc 124>,
     <&gcc 125>,
     <&gcc 126>,
     <&gcc 127>,
     <&gcc 128>,
     <&gcc 129>,
     <&gcc 130>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky";
   status = "disabled";
  };

  pcie0: pci@20000000 {
   compatible = "qcom,pcie-ipq8074";
   reg = <0x20000000 0xf1d>,
         <0x20000f20 0xa8>,
         <0x00080000 0x2000>,
         <0x20100000 0x1000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy0>;
   phy-names = "pciephy";

   ranges = <0x81000000 0 0x20200000 0x20200000
      0 0x100000
      0x82000000 0 0x20300000 0x20300000
      0 0xd00000>;

   interrupts = <0 52 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 75
      4>,
     <0 0 0 2 &intc 0 78
      4>,
     <0 0 0 3 &intc 0 79
      4>,
     <0 0 0 4 &intc 0 83
      4>;

   clocks = <&gcc 116>,
     <&gcc 113>,
     <&gcc 114>,
     <&gcc 111>,
     <&gcc 112>;

   clock-names = "iface",
          "axi_m",
          "axi_s",
          "ahb",
          "aux";
   resets = <&gcc 117>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 122>,
     <&gcc 123>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky";
   status = "disabled";
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 8 "arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart5;
 };

 chosen {
  stdout-path = "serial0";
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x40000000 0x0 0x20000000>;
 };
};

&blsp1_spi1 {
 status = "ok";

 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <50000000>;
 };
};

&blsp1_uart5 {
 status = "ok";
};

&pcie0 {
 status = "ok";
 perst-gpios = <&tlmm 58 0x1>;
};

&pcie1 {
 status = "ok";
 perst-gpios = <&tlmm 61 0x1>;
};

&pcie_phy0 {
 status = "ok";
};

&pcie_phy1 {
 status = "ok";
};

&qpic_bam {
 status = "ok";
};

&qpic_nand {
 status = "ok";

 nand@0 {
  reg = <0>;
  nand-ecc-strength = <4>;
  nand-ecc-step-size = <512>;
  nand-bus-width = <8>;
 };
};
# 7 "arch/arm64/boot/dts/qcom/ipq8074-hk10-c1.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ8074/AP-HK10-C1";
 compatible = "qcom,ipq8074-hk10-c1", "qcom,ipq8074";
};
