{"design__instance__count": 1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 207, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.009411986917257309, "power__switching__total": 0.003343994962051511, "power__leakage__total": 4.2968366642526235e-07, "power__total": 0.012756410986185074, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -3.299828, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.309661, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.817232, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.563779, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.817232, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.956467, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -3.523827, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.53789, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.246942, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.827754, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.744863, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.827042, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -3.200716, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.208494, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.425016, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.258772, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.463891, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.348398, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -3.286289, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.295575, "timing__hold__ws__corner:min_tt_025C_1v80": 0.808856, "timing__setup__ws__corner:min_tt_025C_1v80": 6.67993, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.808856, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.239611, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -3.501735, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.514695, "timing__hold__ws__corner:min_ss_100C_1v60": 1.305801, "timing__setup__ws__corner:min_ss_100C_1v60": 1.056737, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.730887, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.315311, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -3.192036, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.199174, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.445111, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.323431, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.459968, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.508099, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -3.317, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.326838, "timing__hold__ws__corner:max_tt_025C_1v80": 0.82506, "timing__setup__ws__corner:max_tt_025C_1v80": 6.532043, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.82506, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.705236, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -3.549173, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.563773, "timing__hold__ws__corner:max_ss_100C_1v60": 1.195168, "timing__setup__ws__corner:max_ss_100C_1v60": 0.625878, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.75897, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 6.391893, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -3.212687, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.22063, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.398863, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.242029, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.468231, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.17984, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 987, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -3.192036, "clock__skew__worst_setup": 0.199174, "timing__hold__ws": 0.398863, "timing__setup__ws": 0.625878, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.459968, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 6.391893, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 2920.0 3520.0", "design__core__bbox": "5.52 10.88 2914.1 3508.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 645, "design__die__area": 10278400, "design__core__area": 10174000, "design__instance__area": 656000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 1, "design__instance__area__macros": 656000, "design__instance__utilization": 0.0644782, "design__instance__utilization__stdcell": 0, "design__power_grid_violation__count__net:vssa2": 0, "design__power_grid_violation__count__net:vdda1": 0, "design__power_grid_violation__count__net:vssa1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vdda2": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd2": 0, "design__power_grid_violation__count__net:vssd2": 0, "design__power_grid_violation__count": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13751.4, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 637, "route__net__special": 8, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 13328, "route__drc_errors": 0, "route__wirelength": 13328, "route__vias": 214, "route__vias__singlecut": 214, "route__vias__multicut": 0, "design__disconnected_pin__count": 537, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 201.52, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 324, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "ir__voltage__worst": 0, "ir__drop__avg": 0, "ir__drop__worst": 0, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}