
Probe_LA_v5_calibrate_table.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8f8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  0800da08  0800da08  0001da08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc34  0800dc34  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800dc34  0800dc34  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800dc34  0800dc34  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc34  0800dc34  0001dc34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc38  0800dc38  0001dc38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800dc3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013c8  200001f0  0800de2c  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200015b8  0800de2c  000215b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb61  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a8c  00000000  00000000  0003fd7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c0  00000000  00000000  00044808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014b8  00000000  00000000  00045ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dcd6  00000000  00000000  00047380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be26  00000000  00000000  00065056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097ebf  00000000  00000000  00080e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00118d3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006908  00000000  00000000  00118d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d9f0 	.word	0x0800d9f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800d9f0 	.word	0x0800d9f0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__gedf2>:
 80004d8:	f04f 3cff 	mov.w	ip, #4294967295
 80004dc:	e006      	b.n	80004ec <__cmpdf2+0x4>
 80004de:	bf00      	nop

080004e0 <__ledf2>:
 80004e0:	f04f 0c01 	mov.w	ip, #1
 80004e4:	e002      	b.n	80004ec <__cmpdf2+0x4>
 80004e6:	bf00      	nop

080004e8 <__cmpdf2>:
 80004e8:	f04f 0c01 	mov.w	ip, #1
 80004ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004fc:	bf18      	it	ne
 80004fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000502:	d01b      	beq.n	800053c <__cmpdf2+0x54>
 8000504:	b001      	add	sp, #4
 8000506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800050a:	bf0c      	ite	eq
 800050c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000510:	ea91 0f03 	teqne	r1, r3
 8000514:	bf02      	ittt	eq
 8000516:	ea90 0f02 	teqeq	r0, r2
 800051a:	2000      	moveq	r0, #0
 800051c:	4770      	bxeq	lr
 800051e:	f110 0f00 	cmn.w	r0, #0
 8000522:	ea91 0f03 	teq	r1, r3
 8000526:	bf58      	it	pl
 8000528:	4299      	cmppl	r1, r3
 800052a:	bf08      	it	eq
 800052c:	4290      	cmpeq	r0, r2
 800052e:	bf2c      	ite	cs
 8000530:	17d8      	asrcs	r0, r3, #31
 8000532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000536:	f040 0001 	orr.w	r0, r0, #1
 800053a:	4770      	bx	lr
 800053c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d102      	bne.n	800054c <__cmpdf2+0x64>
 8000546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800054a:	d107      	bne.n	800055c <__cmpdf2+0x74>
 800054c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000554:	d1d6      	bne.n	8000504 <__cmpdf2+0x1c>
 8000556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800055a:	d0d3      	beq.n	8000504 <__cmpdf2+0x1c>
 800055c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__aeabi_cdrcmple>:
 8000564:	4684      	mov	ip, r0
 8000566:	4610      	mov	r0, r2
 8000568:	4662      	mov	r2, ip
 800056a:	468c      	mov	ip, r1
 800056c:	4619      	mov	r1, r3
 800056e:	4663      	mov	r3, ip
 8000570:	e000      	b.n	8000574 <__aeabi_cdcmpeq>
 8000572:	bf00      	nop

08000574 <__aeabi_cdcmpeq>:
 8000574:	b501      	push	{r0, lr}
 8000576:	f7ff ffb7 	bl	80004e8 <__cmpdf2>
 800057a:	2800      	cmp	r0, #0
 800057c:	bf48      	it	mi
 800057e:	f110 0f00 	cmnmi.w	r0, #0
 8000582:	bd01      	pop	{r0, pc}

08000584 <__aeabi_dcmpeq>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff fff4 	bl	8000574 <__aeabi_cdcmpeq>
 800058c:	bf0c      	ite	eq
 800058e:	2001      	moveq	r0, #1
 8000590:	2000      	movne	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmplt>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffea 	bl	8000574 <__aeabi_cdcmpeq>
 80005a0:	bf34      	ite	cc
 80005a2:	2001      	movcc	r0, #1
 80005a4:	2000      	movcs	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmple>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffe0 	bl	8000574 <__aeabi_cdcmpeq>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpge>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffce 	bl	8000564 <__aeabi_cdrcmple>
 80005c8:	bf94      	ite	ls
 80005ca:	2001      	movls	r0, #1
 80005cc:	2000      	movhi	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmpgt>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffc4 	bl	8000564 <__aeabi_cdrcmple>
 80005dc:	bf34      	ite	cc
 80005de:	2001      	movcc	r0, #1
 80005e0:	2000      	movcs	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <__aeabi_frsub>:
 8000628:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800062c:	e002      	b.n	8000634 <__addsf3>
 800062e:	bf00      	nop

08000630 <__aeabi_fsub>:
 8000630:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000634 <__addsf3>:
 8000634:	0042      	lsls	r2, r0, #1
 8000636:	bf1f      	itttt	ne
 8000638:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800063c:	ea92 0f03 	teqne	r2, r3
 8000640:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000644:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000648:	d06a      	beq.n	8000720 <__addsf3+0xec>
 800064a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800064e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000652:	bfc1      	itttt	gt
 8000654:	18d2      	addgt	r2, r2, r3
 8000656:	4041      	eorgt	r1, r0
 8000658:	4048      	eorgt	r0, r1
 800065a:	4041      	eorgt	r1, r0
 800065c:	bfb8      	it	lt
 800065e:	425b      	neglt	r3, r3
 8000660:	2b19      	cmp	r3, #25
 8000662:	bf88      	it	hi
 8000664:	4770      	bxhi	lr
 8000666:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800066a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800066e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000672:	bf18      	it	ne
 8000674:	4240      	negne	r0, r0
 8000676:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800067a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800067e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000682:	bf18      	it	ne
 8000684:	4249      	negne	r1, r1
 8000686:	ea92 0f03 	teq	r2, r3
 800068a:	d03f      	beq.n	800070c <__addsf3+0xd8>
 800068c:	f1a2 0201 	sub.w	r2, r2, #1
 8000690:	fa41 fc03 	asr.w	ip, r1, r3
 8000694:	eb10 000c 	adds.w	r0, r0, ip
 8000698:	f1c3 0320 	rsb	r3, r3, #32
 800069c:	fa01 f103 	lsl.w	r1, r1, r3
 80006a0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006a4:	d502      	bpl.n	80006ac <__addsf3+0x78>
 80006a6:	4249      	negs	r1, r1
 80006a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006b0:	d313      	bcc.n	80006da <__addsf3+0xa6>
 80006b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006b6:	d306      	bcc.n	80006c6 <__addsf3+0x92>
 80006b8:	0840      	lsrs	r0, r0, #1
 80006ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80006be:	f102 0201 	add.w	r2, r2, #1
 80006c2:	2afe      	cmp	r2, #254	; 0xfe
 80006c4:	d251      	bcs.n	800076a <__addsf3+0x136>
 80006c6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80006ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006ce:	bf08      	it	eq
 80006d0:	f020 0001 	biceq.w	r0, r0, #1
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	4770      	bx	lr
 80006da:	0049      	lsls	r1, r1, #1
 80006dc:	eb40 0000 	adc.w	r0, r0, r0
 80006e0:	3a01      	subs	r2, #1
 80006e2:	bf28      	it	cs
 80006e4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80006e8:	d2ed      	bcs.n	80006c6 <__addsf3+0x92>
 80006ea:	fab0 fc80 	clz	ip, r0
 80006ee:	f1ac 0c08 	sub.w	ip, ip, #8
 80006f2:	ebb2 020c 	subs.w	r2, r2, ip
 80006f6:	fa00 f00c 	lsl.w	r0, r0, ip
 80006fa:	bfaa      	itet	ge
 80006fc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000700:	4252      	neglt	r2, r2
 8000702:	4318      	orrge	r0, r3
 8000704:	bfbc      	itt	lt
 8000706:	40d0      	lsrlt	r0, r2
 8000708:	4318      	orrlt	r0, r3
 800070a:	4770      	bx	lr
 800070c:	f092 0f00 	teq	r2, #0
 8000710:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000714:	bf06      	itte	eq
 8000716:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800071a:	3201      	addeq	r2, #1
 800071c:	3b01      	subne	r3, #1
 800071e:	e7b5      	b.n	800068c <__addsf3+0x58>
 8000720:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000724:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000728:	bf18      	it	ne
 800072a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800072e:	d021      	beq.n	8000774 <__addsf3+0x140>
 8000730:	ea92 0f03 	teq	r2, r3
 8000734:	d004      	beq.n	8000740 <__addsf3+0x10c>
 8000736:	f092 0f00 	teq	r2, #0
 800073a:	bf08      	it	eq
 800073c:	4608      	moveq	r0, r1
 800073e:	4770      	bx	lr
 8000740:	ea90 0f01 	teq	r0, r1
 8000744:	bf1c      	itt	ne
 8000746:	2000      	movne	r0, #0
 8000748:	4770      	bxne	lr
 800074a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800074e:	d104      	bne.n	800075a <__addsf3+0x126>
 8000750:	0040      	lsls	r0, r0, #1
 8000752:	bf28      	it	cs
 8000754:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000758:	4770      	bx	lr
 800075a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800075e:	bf3c      	itt	cc
 8000760:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000764:	4770      	bxcc	lr
 8000766:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800076a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800076e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000772:	4770      	bx	lr
 8000774:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000778:	bf16      	itet	ne
 800077a:	4608      	movne	r0, r1
 800077c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000780:	4601      	movne	r1, r0
 8000782:	0242      	lsls	r2, r0, #9
 8000784:	bf06      	itte	eq
 8000786:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800078a:	ea90 0f01 	teqeq	r0, r1
 800078e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000792:	4770      	bx	lr

08000794 <__aeabi_ui2f>:
 8000794:	f04f 0300 	mov.w	r3, #0
 8000798:	e004      	b.n	80007a4 <__aeabi_i2f+0x8>
 800079a:	bf00      	nop

0800079c <__aeabi_i2f>:
 800079c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	ea5f 0c00 	movs.w	ip, r0
 80007a8:	bf08      	it	eq
 80007aa:	4770      	bxeq	lr
 80007ac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007b0:	4601      	mov	r1, r0
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	e01c      	b.n	80007f2 <__aeabi_l2f+0x2a>

080007b8 <__aeabi_ul2f>:
 80007b8:	ea50 0201 	orrs.w	r2, r0, r1
 80007bc:	bf08      	it	eq
 80007be:	4770      	bxeq	lr
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	e00a      	b.n	80007dc <__aeabi_l2f+0x14>
 80007c6:	bf00      	nop

080007c8 <__aeabi_l2f>:
 80007c8:	ea50 0201 	orrs.w	r2, r0, r1
 80007cc:	bf08      	it	eq
 80007ce:	4770      	bxeq	lr
 80007d0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80007d4:	d502      	bpl.n	80007dc <__aeabi_l2f+0x14>
 80007d6:	4240      	negs	r0, r0
 80007d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007dc:	ea5f 0c01 	movs.w	ip, r1
 80007e0:	bf02      	ittt	eq
 80007e2:	4684      	moveq	ip, r0
 80007e4:	4601      	moveq	r1, r0
 80007e6:	2000      	moveq	r0, #0
 80007e8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80007ec:	bf08      	it	eq
 80007ee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80007f2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80007f6:	fabc f28c 	clz	r2, ip
 80007fa:	3a08      	subs	r2, #8
 80007fc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000800:	db10      	blt.n	8000824 <__aeabi_l2f+0x5c>
 8000802:	fa01 fc02 	lsl.w	ip, r1, r2
 8000806:	4463      	add	r3, ip
 8000808:	fa00 fc02 	lsl.w	ip, r0, r2
 800080c:	f1c2 0220 	rsb	r2, r2, #32
 8000810:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000814:	fa20 f202 	lsr.w	r2, r0, r2
 8000818:	eb43 0002 	adc.w	r0, r3, r2
 800081c:	bf08      	it	eq
 800081e:	f020 0001 	biceq.w	r0, r0, #1
 8000822:	4770      	bx	lr
 8000824:	f102 0220 	add.w	r2, r2, #32
 8000828:	fa01 fc02 	lsl.w	ip, r1, r2
 800082c:	f1c2 0220 	rsb	r2, r2, #32
 8000830:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000834:	fa21 f202 	lsr.w	r2, r1, r2
 8000838:	eb43 0002 	adc.w	r0, r3, r2
 800083c:	bf08      	it	eq
 800083e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000842:	4770      	bx	lr

08000844 <__aeabi_fmul>:
 8000844:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000848:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800084c:	bf1e      	ittt	ne
 800084e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000852:	ea92 0f0c 	teqne	r2, ip
 8000856:	ea93 0f0c 	teqne	r3, ip
 800085a:	d06f      	beq.n	800093c <__aeabi_fmul+0xf8>
 800085c:	441a      	add	r2, r3
 800085e:	ea80 0c01 	eor.w	ip, r0, r1
 8000862:	0240      	lsls	r0, r0, #9
 8000864:	bf18      	it	ne
 8000866:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800086a:	d01e      	beq.n	80008aa <__aeabi_fmul+0x66>
 800086c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000870:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000874:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000878:	fba0 3101 	umull	r3, r1, r0, r1
 800087c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000880:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000884:	bf3e      	ittt	cc
 8000886:	0049      	lslcc	r1, r1, #1
 8000888:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800088c:	005b      	lslcc	r3, r3, #1
 800088e:	ea40 0001 	orr.w	r0, r0, r1
 8000892:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000896:	2afd      	cmp	r2, #253	; 0xfd
 8000898:	d81d      	bhi.n	80008d6 <__aeabi_fmul+0x92>
 800089a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800089e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008a2:	bf08      	it	eq
 80008a4:	f020 0001 	biceq.w	r0, r0, #1
 80008a8:	4770      	bx	lr
 80008aa:	f090 0f00 	teq	r0, #0
 80008ae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008b2:	bf08      	it	eq
 80008b4:	0249      	lsleq	r1, r1, #9
 80008b6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008ba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008be:	3a7f      	subs	r2, #127	; 0x7f
 80008c0:	bfc2      	ittt	gt
 80008c2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008c6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008ca:	4770      	bxgt	lr
 80008cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008d0:	f04f 0300 	mov.w	r3, #0
 80008d4:	3a01      	subs	r2, #1
 80008d6:	dc5d      	bgt.n	8000994 <__aeabi_fmul+0x150>
 80008d8:	f112 0f19 	cmn.w	r2, #25
 80008dc:	bfdc      	itt	le
 80008de:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80008e2:	4770      	bxle	lr
 80008e4:	f1c2 0200 	rsb	r2, r2, #0
 80008e8:	0041      	lsls	r1, r0, #1
 80008ea:	fa21 f102 	lsr.w	r1, r1, r2
 80008ee:	f1c2 0220 	rsb	r2, r2, #32
 80008f2:	fa00 fc02 	lsl.w	ip, r0, r2
 80008f6:	ea5f 0031 	movs.w	r0, r1, rrx
 80008fa:	f140 0000 	adc.w	r0, r0, #0
 80008fe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000902:	bf08      	it	eq
 8000904:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000908:	4770      	bx	lr
 800090a:	f092 0f00 	teq	r2, #0
 800090e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000912:	bf02      	ittt	eq
 8000914:	0040      	lsleq	r0, r0, #1
 8000916:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800091a:	3a01      	subeq	r2, #1
 800091c:	d0f9      	beq.n	8000912 <__aeabi_fmul+0xce>
 800091e:	ea40 000c 	orr.w	r0, r0, ip
 8000922:	f093 0f00 	teq	r3, #0
 8000926:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800092a:	bf02      	ittt	eq
 800092c:	0049      	lsleq	r1, r1, #1
 800092e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000932:	3b01      	subeq	r3, #1
 8000934:	d0f9      	beq.n	800092a <__aeabi_fmul+0xe6>
 8000936:	ea41 010c 	orr.w	r1, r1, ip
 800093a:	e78f      	b.n	800085c <__aeabi_fmul+0x18>
 800093c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000940:	ea92 0f0c 	teq	r2, ip
 8000944:	bf18      	it	ne
 8000946:	ea93 0f0c 	teqne	r3, ip
 800094a:	d00a      	beq.n	8000962 <__aeabi_fmul+0x11e>
 800094c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000950:	bf18      	it	ne
 8000952:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000956:	d1d8      	bne.n	800090a <__aeabi_fmul+0xc6>
 8000958:	ea80 0001 	eor.w	r0, r0, r1
 800095c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000960:	4770      	bx	lr
 8000962:	f090 0f00 	teq	r0, #0
 8000966:	bf17      	itett	ne
 8000968:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800096c:	4608      	moveq	r0, r1
 800096e:	f091 0f00 	teqne	r1, #0
 8000972:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000976:	d014      	beq.n	80009a2 <__aeabi_fmul+0x15e>
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	d101      	bne.n	8000982 <__aeabi_fmul+0x13e>
 800097e:	0242      	lsls	r2, r0, #9
 8000980:	d10f      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000982:	ea93 0f0c 	teq	r3, ip
 8000986:	d103      	bne.n	8000990 <__aeabi_fmul+0x14c>
 8000988:	024b      	lsls	r3, r1, #9
 800098a:	bf18      	it	ne
 800098c:	4608      	movne	r0, r1
 800098e:	d108      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800099c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a0:	4770      	bx	lr
 80009a2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009aa:	4770      	bx	lr

080009ac <__aeabi_fdiv>:
 80009ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009b4:	bf1e      	ittt	ne
 80009b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009ba:	ea92 0f0c 	teqne	r2, ip
 80009be:	ea93 0f0c 	teqne	r3, ip
 80009c2:	d069      	beq.n	8000a98 <__aeabi_fdiv+0xec>
 80009c4:	eba2 0203 	sub.w	r2, r2, r3
 80009c8:	ea80 0c01 	eor.w	ip, r0, r1
 80009cc:	0249      	lsls	r1, r1, #9
 80009ce:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009d2:	d037      	beq.n	8000a44 <__aeabi_fdiv+0x98>
 80009d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009d8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009dc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009e0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009e4:	428b      	cmp	r3, r1
 80009e6:	bf38      	it	cc
 80009e8:	005b      	lslcc	r3, r3, #1
 80009ea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80009ee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80009f2:	428b      	cmp	r3, r1
 80009f4:	bf24      	itt	cs
 80009f6:	1a5b      	subcs	r3, r3, r1
 80009f8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009fc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a00:	bf24      	itt	cs
 8000a02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a0e:	bf24      	itt	cs
 8000a10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a1c:	bf24      	itt	cs
 8000a1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	bf18      	it	ne
 8000a2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a2e:	d1e0      	bne.n	80009f2 <__aeabi_fdiv+0x46>
 8000a30:	2afd      	cmp	r2, #253	; 0xfd
 8000a32:	f63f af50 	bhi.w	80008d6 <__aeabi_fmul+0x92>
 8000a36:	428b      	cmp	r3, r1
 8000a38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4c:	327f      	adds	r2, #127	; 0x7f
 8000a4e:	bfc2      	ittt	gt
 8000a50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a58:	4770      	bxgt	lr
 8000a5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5e:	f04f 0300 	mov.w	r3, #0
 8000a62:	3a01      	subs	r2, #1
 8000a64:	e737      	b.n	80008d6 <__aeabi_fmul+0x92>
 8000a66:	f092 0f00 	teq	r2, #0
 8000a6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a6e:	bf02      	ittt	eq
 8000a70:	0040      	lsleq	r0, r0, #1
 8000a72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a76:	3a01      	subeq	r2, #1
 8000a78:	d0f9      	beq.n	8000a6e <__aeabi_fdiv+0xc2>
 8000a7a:	ea40 000c 	orr.w	r0, r0, ip
 8000a7e:	f093 0f00 	teq	r3, #0
 8000a82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a86:	bf02      	ittt	eq
 8000a88:	0049      	lsleq	r1, r1, #1
 8000a8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a8e:	3b01      	subeq	r3, #1
 8000a90:	d0f9      	beq.n	8000a86 <__aeabi_fdiv+0xda>
 8000a92:	ea41 010c 	orr.w	r1, r1, ip
 8000a96:	e795      	b.n	80009c4 <__aeabi_fdiv+0x18>
 8000a98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a9c:	ea92 0f0c 	teq	r2, ip
 8000aa0:	d108      	bne.n	8000ab4 <__aeabi_fdiv+0x108>
 8000aa2:	0242      	lsls	r2, r0, #9
 8000aa4:	f47f af7d 	bne.w	80009a2 <__aeabi_fmul+0x15e>
 8000aa8:	ea93 0f0c 	teq	r3, ip
 8000aac:	f47f af70 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	e776      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ab4:	ea93 0f0c 	teq	r3, ip
 8000ab8:	d104      	bne.n	8000ac4 <__aeabi_fdiv+0x118>
 8000aba:	024b      	lsls	r3, r1, #9
 8000abc:	f43f af4c 	beq.w	8000958 <__aeabi_fmul+0x114>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e76e      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ac4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ac8:	bf18      	it	ne
 8000aca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ace:	d1ca      	bne.n	8000a66 <__aeabi_fdiv+0xba>
 8000ad0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ad4:	f47f af5c 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ad8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000adc:	f47f af3c 	bne.w	8000958 <__aeabi_fmul+0x114>
 8000ae0:	e75f      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ae2:	bf00      	nop

08000ae4 <ToggleLDAC>:
// Подключение заголовочного файла
#include <DAC_AD5322.h>

//--------------------------------------------------------------------------
// Необходим для загрузки значений в ЦАП
void ToggleLDAC() {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2102      	movs	r1, #2
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <ToggleLDAC+0x1c>)
 8000aee:	f004 f836 	bl	8004b5e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2102      	movs	r1, #2
 8000af6:	4802      	ldr	r0, [pc, #8]	; (8000b00 <ToggleLDAC+0x1c>)
 8000af8:	f004 f831 	bl	8004b5e <HAL_GPIO_WritePin>
}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40010800 	.word	0x40010800

08000b04 <SendSPI>:
//--------------------------------------------------------------------------
void SendSPI(SPI_HandleTypeDef *pSPI,uint16_t out){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]

  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2110      	movs	r1, #16
 8000b14:	4808      	ldr	r0, [pc, #32]	; (8000b38 <SendSPI+0x34>)
 8000b16:	f004 f822 	bl	8004b5e <HAL_GPIO_WritePin>

  	// Передача значений в цап
  	//out	= 0b0100000111111111;
  	HAL_SPI_Transmit(pSPI, (uint8_t*)(&out), 1, 1);
 8000b1a:	1cb9      	adds	r1, r7, #2
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2201      	movs	r2, #1
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f006 f9c9 	bl	8006eb8 <HAL_SPI_Transmit>

  	// запепрет передачи CS
  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	4803      	ldr	r0, [pc, #12]	; (8000b38 <SendSPI+0x34>)
 8000b2c:	f004 f817 	bl	8004b5e <HAL_GPIO_WritePin>

}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40010800 	.word	0x40010800

08000b3c <DAC_AD5322_Ch1>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала А
void DAC_AD5322_Ch1(SPI_HandleTypeDef *pSPI, uint16_t data_ch1) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	460b      	mov	r3, r1
 8000b46:	807b      	strh	r3, [r7, #2]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b4e:	d302      	bcc.n	8000b56 <DAC_AD5322_Ch1+0x1a>
 8000b50:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000b54:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000b56:	2300      	movs	r3, #0
 8000b58:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000b5e:	2300      	movs	r3, #0
 8000b60:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000b62:	2300      	movs	r3, #0
 8000b64:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000b66:	8afb      	ldrh	r3, [r7, #22]
 8000b68:	03db      	lsls	r3, r3, #15
 8000b6a:	b21a      	sxth	r2, r3
 8000b6c:	8abb      	ldrh	r3, [r7, #20]
 8000b6e:	039b      	lsls	r3, r3, #14
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	b21a      	sxth	r2, r3
 8000b76:	8a7b      	ldrh	r3, [r7, #18]
 8000b78:	035b      	lsls	r3, r3, #13
 8000b7a:	b21b      	sxth	r3, r3
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	b21a      	sxth	r2, r3
 8000b80:	8a3b      	ldrh	r3, [r7, #16]
 8000b82:	031b      	lsls	r3, r3, #12
 8000b84:	b21b      	sxth	r3, r3
 8000b86:	4313      	orrs	r3, r2
 8000b88:	b21b      	sxth	r3, r3
 8000b8a:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000b8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000b94:	f023 030f 	bic.w	r3, r3, #15
 8000b98:	b21a      	sxth	r2, r3
 8000b9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000baa:	89bb      	ldrh	r3, [r7, #12]
 8000bac:	4619      	mov	r1, r3
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ffa8 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000bb4:	89bb      	ldrh	r3, [r7, #12]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f7ff ffa3 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000bbe:	f7ff ff91 	bl	8000ae4 <ToggleLDAC>
}
 8000bc2:	bf00      	nop
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <DAC_AD5322_Ch2>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала В
void DAC_AD5322_Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch2) {
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b086      	sub	sp, #24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	807b      	strh	r3, [r7, #2]

	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000bdc:	d302      	bcc.n	8000be4 <DAC_AD5322_Ch2+0x1a>
 8000bde:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000be2:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000be4:	2301      	movs	r3, #1
 8000be6:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000be8:	2301      	movs	r3, #1
 8000bea:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000bec:	2300      	movs	r3, #0
 8000bee:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000bf4:	8afb      	ldrh	r3, [r7, #22]
 8000bf6:	03db      	lsls	r3, r3, #15
 8000bf8:	b21a      	sxth	r2, r3
 8000bfa:	8abb      	ldrh	r3, [r7, #20]
 8000bfc:	039b      	lsls	r3, r3, #14
 8000bfe:	b21b      	sxth	r3, r3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	8a7b      	ldrh	r3, [r7, #18]
 8000c06:	035b      	lsls	r3, r3, #13
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	8a3b      	ldrh	r3, [r7, #16]
 8000c10:	031b      	lsls	r3, r3, #12
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	4313      	orrs	r3, r2
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000c1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c1e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000c22:	f023 030f 	bic.w	r3, r3, #15
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	4313      	orrs	r3, r2
 8000c34:	b21b      	sxth	r3, r3
 8000c36:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000c38:	89bb      	ldrh	r3, [r7, #12]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff61 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000c42:	89bb      	ldrh	r3, [r7, #12]
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff5c 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000c4c:	f7ff ff4a 	bl	8000ae4 <ToggleLDAC>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <DAC_AD5322_Ch1Ch2>:
//--------------------------------------------------------------------------
void DAC_AD5322_Ch1Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch1, uint16_t data_ch2) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
 8000c64:	4613      	mov	r3, r2
 8000c66:	803b      	strh	r3, [r7, #0]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000c68:	887b      	ldrh	r3, [r7, #2]
 8000c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c6e:	d302      	bcc.n	8000c76 <DAC_AD5322_Ch1Ch2+0x1e>
 8000c70:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c74:	807b      	strh	r3, [r7, #2]
	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000c76:	883b      	ldrh	r3, [r7, #0]
 8000c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c7c:	d302      	bcc.n	8000c84 <DAC_AD5322_Ch1Ch2+0x2c>
 8000c7e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c82:	803b      	strh	r3, [r7, #0]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000c84:	2300      	movs	r3, #0
 8000c86:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000c88:	2301      	movs	r3, #1
 8000c8a:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000c90:	2300      	movs	r3, #0
 8000c92:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000c94:	8afb      	ldrh	r3, [r7, #22]
 8000c96:	03db      	lsls	r3, r3, #15
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	8abb      	ldrh	r3, [r7, #20]
 8000c9c:	039b      	lsls	r3, r3, #14
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	8a7b      	ldrh	r3, [r7, #18]
 8000ca6:	035b      	lsls	r3, r3, #13
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	4313      	orrs	r3, r2
 8000cac:	b21a      	sxth	r2, r3
 8000cae:	8a3b      	ldrh	r3, [r7, #16]
 8000cb0:	031b      	lsls	r3, r3, #12
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	81fb      	strh	r3, [r7, #14]
	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000cba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cbe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000cc2:	f023 030f 	bic.w	r3, r3, #15
 8000cc6:	b21a      	sxth	r2, r3
 8000cc8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	b21b      	sxth	r3, r3
 8000cd6:	81bb      	strh	r3, [r7, #12]

  	SendSPI(pSPI,out);
 8000cd8:	89bb      	ldrh	r3, [r7, #12]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff11 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000ce2:	89bb      	ldrh	r3, [r7, #12]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff ff0c 	bl	8000b04 <SendSPI>
  	//--------------------------------------------------------------------------
  	chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000cec:	2301      	movs	r3, #1
 8000cee:	82fb      	strh	r3, [r7, #22]
  	bufferVref 	= 1;	// bit 14: усилитель VREF?
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	82bb      	strh	r3, [r7, #20]
  	PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	827b      	strh	r3, [r7, #18]
  	PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	823b      	strh	r3, [r7, #16]

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000cfc:	8afb      	ldrh	r3, [r7, #22]
 8000cfe:	03db      	lsls	r3, r3, #15
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	8abb      	ldrh	r3, [r7, #20]
 8000d04:	039b      	lsls	r3, r3, #14
 8000d06:	b21b      	sxth	r3, r3
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	b21a      	sxth	r2, r3
 8000d0c:	8a7b      	ldrh	r3, [r7, #18]
 8000d0e:	035b      	lsls	r3, r3, #13
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	4313      	orrs	r3, r2
 8000d14:	b21a      	sxth	r2, r3
 8000d16:	8a3b      	ldrh	r3, [r7, #16]
 8000d18:	031b      	lsls	r3, r3, #12
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000d22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000d2a:	f023 030f 	bic.w	r3, r3, #15
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000d40:	89bb      	ldrh	r3, [r7, #12]
 8000d42:	4619      	mov	r1, r3
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff fedd 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000d4a:	89bb      	ldrh	r3, [r7, #12]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fed8 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000d54:	f7ff fec6 	bl	8000ae4 <ToggleLDAC>
}
 8000d58:	bf00      	nop
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <crete_calibration_table>:
 * @Purpose: Calibration table volt2dac
 *******************************************************************************/
#include <logic_calibration_table.h>
#include <math.h>

void crete_calibration_table(Table_t *calibTable){//de
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]

     calibTable->dacValA_m12[0] = 0x0;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	819a      	strh	r2, [r3, #12]
     calibTable->dacValA_m12[1] = 0x189;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f240 1289 	movw	r2, #393	; 0x189
 8000d74:	81da      	strh	r2, [r3, #14]
     calibTable->dacValA_m12[2] = 0x31d;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f240 321d 	movw	r2, #797	; 0x31d
 8000d7c:	821a      	strh	r2, [r3, #16]
     calibTable->dacValA_m12[3] = 0x223;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	f240 2223 	movw	r2, #547	; 0x223
 8000d84:	825a      	strh	r2, [r3, #18]
     calibTable->dacValA_m12[4] = 0x21f;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f240 221f 	movw	r2, #543	; 0x21f
 8000d8c:	829a      	strh	r2, [r3, #20]
     calibTable->dacValA_m12[5] = 0x19d;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f240 129d 	movw	r2, #413	; 0x19d
 8000d94:	82da      	strh	r2, [r3, #22]
     calibTable->dacValA_m12[6] = 0x27e;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f240 227e 	movw	r2, #638	; 0x27e
 8000d9c:	831a      	strh	r2, [r3, #24]
     calibTable->dacValA_m12[7] = 0x297;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	f240 2297 	movw	r2, #663	; 0x297
 8000da4:	835a      	strh	r2, [r3, #26]
     calibTable->dacValA_m12[8] = 0x27e;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f240 227e 	movw	r2, #638	; 0x27e
 8000dac:	839a      	strh	r2, [r3, #28]
     calibTable->dacValA_m12[9] = 0x297;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f240 2297 	movw	r2, #663	; 0x297
 8000db4:	83da      	strh	r2, [r3, #30]
     calibTable->dacValA_m12[10] = 0x1a1;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f240 12a1 	movw	r2, #417	; 0x1a1
 8000dbc:	841a      	strh	r2, [r3, #32]
     calibTable->dacValA_m12[11] = 0x223;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f240 2223 	movw	r2, #547	; 0x223
 8000dc4:	845a      	strh	r2, [r3, #34]	; 0x22
     calibTable->dacValA_m12[12] = 0x21e;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f240 221e 	movw	r2, #542	; 0x21e
 8000dcc:	849a      	strh	r2, [r3, #36]	; 0x24
     calibTable->dacValA_m12[13] = 0x1b6;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8000dd4:	84da      	strh	r2, [r3, #38]	; 0x26
     calibTable->dacValA_m12[14] = 0x297;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	f240 2297 	movw	r2, #663	; 0x297
 8000ddc:	851a      	strh	r2, [r3, #40]	; 0x28
     calibTable->dacValA_m12[15] = 0x188;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f44f 72c4 	mov.w	r2, #392	; 0x188
 8000de4:	855a      	strh	r2, [r3, #42]	; 0x2a
     calibTable->dacValA_m12[16] = 0x223;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f240 2223 	movw	r2, #547	; 0x223
 8000dec:	859a      	strh	r2, [r3, #44]	; 0x2c
     calibTable->dacValA_m12[17] = 0x1a6;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8000df4:	85da      	strh	r2, [r3, #46]	; 0x2e
     calibTable->dacValA_m12[18] = 0x233;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f240 2233 	movw	r2, #563	; 0x233
 8000dfc:	861a      	strh	r2, [r3, #48]	; 0x30
     calibTable->dacValA_m12[19] = 0x29b;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f240 229b 	movw	r2, #667	; 0x29b
 8000e04:	865a      	strh	r2, [r3, #50]	; 0x32
     calibTable->dacValA_m12[20] = 0x21e;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	f240 221e 	movw	r2, #542	; 0x21e
 8000e0c:	869a      	strh	r2, [r3, #52]	; 0x34
     calibTable->dacValA_m12[21] = 0x1b6;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8000e14:	86da      	strh	r2, [r3, #54]	; 0x36
     calibTable->dacValA_m12[22] = 0x2e6;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f240 22e6 	movw	r2, #742	; 0x2e6
 8000e1c:	871a      	strh	r2, [r3, #56]	; 0x38
     calibTable->dacValA_m12[23] = 0x233;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f240 2233 	movw	r2, #563	; 0x233
 8000e24:	875a      	strh	r2, [r3, #58]	; 0x3a
     calibTable->dacValA_m12[24] = 0x184;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8000e2c:	879a      	strh	r2, [r3, #60]	; 0x3c
     calibTable->dacValA_m12[25] = 0x27e;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f240 227e 	movw	r2, #638	; 0x27e
 8000e34:	87da      	strh	r2, [r3, #62]	; 0x3e
     calibTable->dacValA_m12[26] = 0x855;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f640 0255 	movw	r2, #2133	; 0x855
 8000e3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
     calibTable->dacValA_m12[27] = 0x877;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f640 0277 	movw	r2, #2167	; 0x877
 8000e46:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
     calibTable->dacValA_m12[28] = 0x8b1;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f640 02b1 	movw	r2, #2225	; 0x8b1
 8000e50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
     calibTable->dacValA_m12[29] = 0x8cb;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f640 02cb 	movw	r2, #2251	; 0x8cb
 8000e5a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
     calibTable->dacValA_m12[30] = 0x8fc;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8000e64:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
     calibTable->dacValA_m12[31] = 0x960;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8000e6e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
     calibTable->dacValA_m12[32] = 0x953;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f640 1253 	movw	r2, #2387	; 0x953
 8000e78:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
     calibTable->dacValA_m12[33] = 0x992;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f640 1292 	movw	r2, #2450	; 0x992
 8000e82:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
     calibTable->dacValA_m12[34] = 0x9c4;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000e8c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
     calibTable->dacValA_m12[35] = 0x9d6;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f640 12d6 	movw	r2, #2518	; 0x9d6
 8000e96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
     calibTable->dacValA_m12[36] = 0xa02;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f640 2202 	movw	r2, #2562	; 0xa02
 8000ea0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
     calibTable->dacValA_m12[37] = 0xa2f;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f640 222f 	movw	r2, #2607	; 0xa2f
 8000eaa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
     calibTable->dacValA_m12[38] = 0x9dd;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f640 12dd 	movw	r2, #2525	; 0x9dd
 8000eb4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
     calibTable->dacValA_m12[39] = 0xa89;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f640 2289 	movw	r2, #2697	; 0xa89
 8000ebe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
     calibTable->dacValA_m12[40] = 0xab4;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f640 22b4 	movw	r2, #2740	; 0xab4
 8000ec8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
     calibTable->dacValA_m12[41] = 0xae1;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f640 22e1 	movw	r2, #2785	; 0xae1
 8000ed2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
     calibTable->dacValA_m12[42] = 0xb0b;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f640 320b 	movw	r2, #2827	; 0xb0b
 8000edc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
     calibTable->dacValA_m12[43] = 0xb36;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f640 3236 	movw	r2, #2870	; 0xb36
 8000ee6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
     calibTable->dacValA_m12[44] = 0xb8b;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f640 328b 	movw	r2, #2955	; 0xb8b
 8000ef0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
     calibTable->dacValA_m12[45] = 0xb8f;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f640 328f 	movw	r2, #2959	; 0xb8f
 8000efa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
     calibTable->dacValA_m12[46] = 0xbd1;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f640 32d1 	movw	r2, #3025	; 0xbd1
 8000f04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
     calibTable->dacValA_m12[47] = 0xbe6;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f640 32e6 	movw	r2, #3046	; 0xbe6
 8000f0e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
     calibTable->dacValA_m12[48] = 0xc12;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f640 4212 	movw	r2, #3090	; 0xc12
 8000f18:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
     calibTable->dacValA_m12[49] = 0xc4e;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f640 424e 	movw	r2, #3150	; 0xc4e
 8000f22:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
     calibTable->dacValA_m12[50] = 0xc69;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f640 4269 	movw	r2, #3177	; 0xc69
 8000f2c:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
     calibTable->dacValA_m12[51] = 0xc96;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f640 4296 	movw	r2, #3222	; 0xc96
 8000f36:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
     calibTable->dacValA_m12[52] = 0xcd5;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f640 42d5 	movw	r2, #3285	; 0xcd5
 8000f40:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
     calibTable->dacValA_m12[53] = 0xcee;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f640 42ee 	movw	r2, #3310	; 0xcee
 8000f4a:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
     calibTable->dacValA_m12[54] = 0xd19;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f640 5219 	movw	r2, #3353	; 0xd19
 8000f54:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
     calibTable->dacValA_m12[55] = 0xc98;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f640 4298 	movw	r2, #3224	; 0xc98
 8000f5e:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
     calibTable->dacValA_m12[56] = 0xd70;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f44f 6257 	mov.w	r2, #3440	; 0xd70
 8000f68:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
     calibTable->dacValA_m12[57] = 0xd99;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f640 5299 	movw	r2, #3481	; 0xd99
 8000f72:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
     calibTable->dacValA_m12[58] = 0xdb7;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f640 52b7 	movw	r2, #3511	; 0xdb7
 8000f7c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     calibTable->dacValA_m12[59] = 0xdca;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f640 52ca 	movw	r2, #3530	; 0xdca
 8000f86:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
     calibTable->dacValA_m12[60] = 0xdd8;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f640 52d8 	movw	r2, #3544	; 0xdd8
 8000f90:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
     calibTable->dacValA_m12[61] = 0xddc;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f640 52dc 	movw	r2, #3548	; 0xddc
 8000f9a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
     calibTable->dacValA_m12[62] = 0xde9;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f640 52e9 	movw	r2, #3561	; 0xde9
 8000fa4:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
     calibTable->dacValA_m12[63] = 0xded;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f640 52ed 	movw	r2, #3565	; 0xded
 8000fae:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
     calibTable->dacValA_m12[64] = 0xdf4;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f640 52f4 	movw	r2, #3572	; 0xdf4
 8000fb8:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
     calibTable->dacValA_m12[65] = 0xdf9;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f640 52f9 	movw	r2, #3577	; 0xdf9
 8000fc2:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
     calibTable->dacValA_m12[66] = 0xdfc;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f640 52fc 	movw	r2, #3580	; 0xdfc
 8000fcc:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
     calibTable->dacValA_m12[67] = 0xdf7;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f640 52f7 	movw	r2, #3575	; 0xdf7
 8000fd6:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
     calibTable->dacValA_m12[68] = 0xdf8;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f640 52f8 	movw	r2, #3576	; 0xdf8
 8000fe0:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
     calibTable->dacValA_m12[69] = 0xdfa;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f640 52fa 	movw	r2, #3578	; 0xdfa
 8000fea:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
     calibTable->dacValA_m12[70] = 0xdfc;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f640 52fc 	movw	r2, #3580	; 0xdfc
 8000ff4:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
     calibTable->dacValA_m12[71] = 0xdfe;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f640 52fe 	movw	r2, #3582	; 0xdfe
 8000ffe:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
     calibTable->dacValA_m12[72] = 0xe01;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f640 6201 	movw	r2, #3585	; 0xe01
 8001008:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
     calibTable->dacValA_m12[73] = 0xe01;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f640 6201 	movw	r2, #3585	; 0xe01
 8001012:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
     calibTable->dacValA_m12[74] = 0xe06;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f640 6206 	movw	r2, #3590	; 0xe06
 800101c:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
     calibTable->dacValA_m12[75] = 0xe06;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f640 6206 	movw	r2, #3590	; 0xe06
 8001026:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
     calibTable->dacValA_m12[76] = 0xe0a;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f640 620a 	movw	r2, #3594	; 0xe0a
 8001030:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
     calibTable->dacValA_m12[77] = 0xe0e;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f640 620e 	movw	r2, #3598	; 0xe0e
 800103a:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
     calibTable->dacValA_m12[78] = 0xe05;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f640 6205 	movw	r2, #3589	; 0xe05
 8001044:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
     calibTable->dacValA_m12[79] = 0xe01;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f640 6201 	movw	r2, #3585	; 0xe01
 800104e:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
     calibTable->dacValA_m12[80] = 0xe09;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f640 6209 	movw	r2, #3593	; 0xe09
 8001058:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
     calibTable->dacValA_m12[81] = 0x7d0;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001062:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
     calibTable->dacValA_m12[82] = 0xe06;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f640 6206 	movw	r2, #3590	; 0xe06
 800106c:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
     calibTable->dacValA_m12[83] = 0x7d0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001076:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
     calibTable->dacValA_m12[84] = 0xe06;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f640 6206 	movw	r2, #3590	; 0xe06
 8001080:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
     calibTable->dacValA_m12[85] = 0xe00;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 800108a:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
     calibTable->dacValA_m12[86] = 0xdfe;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f640 52fe 	movw	r2, #3582	; 0xdfe
 8001094:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
     calibTable->dacValA_m12[87] = 0x1000;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800109e:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba

     calibTable->dacValB_m12[0] = 0x0;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
     calibTable->dacValB_m12[1] = 0x1bb;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f240 12bb 	movw	r2, #443	; 0x1bb
 80010b0:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
     calibTable->dacValB_m12[2] = 0x1ed;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f240 12ed 	movw	r2, #493	; 0x1ed
 80010ba:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
     calibTable->dacValB_m12[3] = 0x251;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f240 2251 	movw	r2, #593	; 0x251
 80010c4:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
     calibTable->dacValB_m12[4] = 0x1bb;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f240 12bb 	movw	r2, #443	; 0x1bb
 80010ce:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
     calibTable->dacValB_m12[5] = 0x1ed;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f240 12ed 	movw	r2, #493	; 0x1ed
 80010d8:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
     calibTable->dacValB_m12[6] = 0x2ce;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f240 22ce 	movw	r2, #718	; 0x2ce
 80010e2:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
     calibTable->dacValB_m12[7] = 0x1d4;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 80010ec:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
     calibTable->dacValB_m12[8] = 0x1f2;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
 80010f6:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
     calibTable->dacValB_m12[9] = 0x1d9;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f240 12d9 	movw	r2, #473	; 0x1d9
 8001100:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
     calibTable->dacValB_m12[10] = 0x1bc;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f44f 72de 	mov.w	r2, #444	; 0x1bc
 800110a:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
     calibTable->dacValB_m12[11] = 0x1bb;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001114:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
     calibTable->dacValB_m12[12] = 0x1f3;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f240 12f3 	movw	r2, #499	; 0x1f3
 800111e:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
     calibTable->dacValB_m12[13] = 0x1d9;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f240 12d9 	movw	r2, #473	; 0x1d9
 8001128:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6
     calibTable->dacValB_m12[14] = 0x1ed;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f240 12ed 	movw	r2, #493	; 0x1ed
 8001132:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
     calibTable->dacValB_m12[15] = 0x1f3;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f240 12f3 	movw	r2, #499	; 0x1f3
 800113c:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
     calibTable->dacValB_m12[16] = 0x1c0;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8001146:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
     calibTable->dacValB_m12[17] = 0x1c1;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f240 12c1 	movw	r2, #449	; 0x1c1
 8001150:	f8a3 20de 	strh.w	r2, [r3, #222]	; 0xde
     calibTable->dacValB_m12[18] = 0x1c0;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800115a:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
     calibTable->dacValB_m12[19] = 0x2ec;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8001164:	f8a3 20e2 	strh.w	r2, [r3, #226]	; 0xe2
     calibTable->dacValB_m12[20] = 0x1d4;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 800116e:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
     calibTable->dacValB_m12[21] = 0x251;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f240 2251 	movw	r2, #593	; 0x251
 8001178:	f8a3 20e6 	strh.w	r2, [r3, #230]	; 0xe6
     calibTable->dacValB_m12[22] = 0x1d4;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8001182:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8
     calibTable->dacValB_m12[23] = 0x1d4;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 800118c:	f8a3 20ea 	strh.w	r2, [r3, #234]	; 0xea
     calibTable->dacValB_m12[24] = 0x2ce;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f240 22ce 	movw	r2, #718	; 0x2ce
 8001196:	f8a3 20ec 	strh.w	r2, [r3, #236]	; 0xec
     calibTable->dacValB_m12[25] = 0x1cb;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f240 12cb 	movw	r2, #459	; 0x1cb
 80011a0:	f8a3 20ee 	strh.w	r2, [r3, #238]	; 0xee
     calibTable->dacValB_m12[26] = 0x857;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f640 0257 	movw	r2, #2135	; 0x857
 80011aa:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
     calibTable->dacValB_m12[27] = 0x877;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f640 0277 	movw	r2, #2167	; 0x877
 80011b4:	f8a3 20f2 	strh.w	r2, [r3, #242]	; 0xf2
     calibTable->dacValB_m12[28] = 0x8a4;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f640 02a4 	movw	r2, #2212	; 0x8a4
 80011be:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
     calibTable->dacValB_m12[29] = 0x8cf;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f640 02cf 	movw	r2, #2255	; 0x8cf
 80011c8:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
     calibTable->dacValB_m12[30] = 0x8fb;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f640 02fb 	movw	r2, #2299	; 0x8fb
 80011d2:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
     calibTable->dacValB_m12[31] = 0x926;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f640 1226 	movw	r2, #2342	; 0x926
 80011dc:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
     calibTable->dacValB_m12[32] = 0x954;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f640 1254 	movw	r2, #2388	; 0x954
 80011e6:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
     calibTable->dacValB_m12[33] = 0x980;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f44f 6218 	mov.w	r2, #2432	; 0x980
 80011f0:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
     calibTable->dacValB_m12[34] = 0x9ac;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f640 12ac 	movw	r2, #2476	; 0x9ac
 80011fa:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
     calibTable->dacValB_m12[35] = 0x9d8;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f640 12d8 	movw	r2, #2520	; 0x9d8
 8001204:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
     calibTable->dacValB_m12[36] = 0xa04;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f640 2204 	movw	r2, #2564	; 0xa04
 800120e:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
     calibTable->dacValB_m12[37] = 0xa30;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f44f 6223 	mov.w	r2, #2608	; 0xa30
 8001218:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
     calibTable->dacValB_m12[38] = 0xa5b;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f640 225b 	movw	r2, #2651	; 0xa5b
 8001222:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
     calibTable->dacValB_m12[39] = 0xa86;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	f640 2286 	movw	r2, #2694	; 0xa86
 800122c:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
     calibTable->dacValB_m12[40] = 0xab2;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f640 22b2 	movw	r2, #2738	; 0xab2
 8001236:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
     calibTable->dacValB_m12[41] = 0xadf;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f640 22df 	movw	r2, #2783	; 0xadf
 8001240:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
     calibTable->dacValB_m12[42] = 0xb0b;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f640 320b 	movw	r2, #2827	; 0xb0b
 800124a:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
     calibTable->dacValB_m12[43] = 0xb36;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f640 3236 	movw	r2, #2870	; 0xb36
 8001254:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112
     calibTable->dacValB_m12[44] = 0xb63;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f640 3263 	movw	r2, #2915	; 0xb63
 800125e:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
     calibTable->dacValB_m12[45] = 0xb8e;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f640 328e 	movw	r2, #2958	; 0xb8e
 8001268:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
     calibTable->dacValB_m12[46] = 0xbea;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f640 32ea 	movw	r2, #3050	; 0xbea
 8001272:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
     calibTable->dacValB_m12[47] = 0xafd;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f640 22fd 	movw	r2, #2813	; 0xafd
 800127c:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
     calibTable->dacValB_m12[48] = 0xb91;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f640 3291 	movw	r2, #2961	; 0xb91
 8001286:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c
     calibTable->dacValB_m12[49] = 0xc3d;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f640 423d 	movw	r2, #3133	; 0xc3d
 8001290:	f8a3 211e 	strh.w	r2, [r3, #286]	; 0x11e
     calibTable->dacValB_m12[50] = 0xc69;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f640 4269 	movw	r2, #3177	; 0xc69
 800129a:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
     calibTable->dacValB_m12[51] = 0xbbe;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f640 32be 	movw	r2, #3006	; 0xbbe
 80012a4:	f8a3 2122 	strh.w	r2, [r3, #290]	; 0x122
     calibTable->dacValB_m12[52] = 0xcc2;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f640 42c2 	movw	r2, #3266	; 0xcc2
 80012ae:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
     calibTable->dacValB_m12[53] = 0xd20;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 80012b8:	f8a3 2126 	strh.w	r2, [r3, #294]	; 0x126
     calibTable->dacValB_m12[54] = 0xd19;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f640 5219 	movw	r2, #3353	; 0xd19
 80012c2:	f8a3 2128 	strh.w	r2, [r3, #296]	; 0x128
     calibTable->dacValB_m12[55] = 0xd44;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f640 5244 	movw	r2, #3396	; 0xd44
 80012cc:	f8a3 212a 	strh.w	r2, [r3, #298]	; 0x12a
     calibTable->dacValB_m12[56] = 0xd6e;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f640 526e 	movw	r2, #3438	; 0xd6e
 80012d6:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
     calibTable->dacValB_m12[57] = 0xd92;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f640 5292 	movw	r2, #3474	; 0xd92
 80012e0:	f8a3 212e 	strh.w	r2, [r3, #302]	; 0x12e
     calibTable->dacValB_m12[58] = 0xd17;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f640 5217 	movw	r2, #3351	; 0xd17
 80012ea:	f8a3 2130 	strh.w	r2, [r3, #304]	; 0x130
     calibTable->dacValB_m12[59] = 0xdc5;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f640 52c5 	movw	r2, #3525	; 0xdc5
 80012f4:	f8a3 2132 	strh.w	r2, [r3, #306]	; 0x132
     calibTable->dacValB_m12[60] = 0xdc2;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f640 52c2 	movw	r2, #3522	; 0xdc2
 80012fe:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
     calibTable->dacValB_m12[61] = 0xdcb;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f640 52cb 	movw	r2, #3531	; 0xdcb
 8001308:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
     calibTable->dacValB_m12[62] = 0xdd4;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f640 52d4 	movw	r2, #3540	; 0xdd4
 8001312:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
     calibTable->dacValB_m12[63] = 0xdd9;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f640 52d9 	movw	r2, #3545	; 0xdd9
 800131c:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
     calibTable->dacValB_m12[64] = 0xe09;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f640 6209 	movw	r2, #3593	; 0xe09
 8001326:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
     calibTable->dacValB_m12[65] = 0xc6a;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f640 426a 	movw	r2, #3178	; 0xc6a
 8001330:	f8a3 213e 	strh.w	r2, [r3, #318]	; 0x13e
     calibTable->dacValB_m12[66] = 0xbbc;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f640 32bc 	movw	r2, #3004	; 0xbbc
 800133a:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
     calibTable->dacValB_m12[67] = 0xc5d;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f640 425d 	movw	r2, #3165	; 0xc5d
 8001344:	f8a3 2142 	strh.w	r2, [r3, #322]	; 0x142
     calibTable->dacValB_m12[68] = 0xc4f;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f640 424f 	movw	r2, #3151	; 0xc4f
 800134e:	f8a3 2144 	strh.w	r2, [r3, #324]	; 0x144
     calibTable->dacValB_m12[69] = 0xcde;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f640 42de 	movw	r2, #3294	; 0xcde
 8001358:	f8a3 2146 	strh.w	r2, [r3, #326]	; 0x146
     calibTable->dacValB_m12[70] = 0xc52;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f640 4252 	movw	r2, #3154	; 0xc52
 8001362:	f8a3 2148 	strh.w	r2, [r3, #328]	; 0x148
     calibTable->dacValB_m12[71] = 0xdde;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f640 52de 	movw	r2, #3550	; 0xdde
 800136c:	f8a3 214a 	strh.w	r2, [r3, #330]	; 0x14a
     calibTable->dacValB_m12[72] = 0xdff;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f640 52ff 	movw	r2, #3583	; 0xdff
 8001376:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
     calibTable->dacValB_m12[73] = 0xe05;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f640 6205 	movw	r2, #3589	; 0xe05
 8001380:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e
     calibTable->dacValB_m12[74] = 0xe0b;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f640 620b 	movw	r2, #3595	; 0xe0b
 800138a:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
     calibTable->dacValB_m12[75] = 0xc80;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001394:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152
     calibTable->dacValB_m12[76] = 0xc1f;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f640 421f 	movw	r2, #3103	; 0xc1f
 800139e:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
     calibTable->dacValB_m12[77] = 0xe0d;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f640 620d 	movw	r2, #3597	; 0xe0d
 80013a8:	f8a3 2156 	strh.w	r2, [r3, #342]	; 0x156
     calibTable->dacValB_m12[78] = 0xc77;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f640 4277 	movw	r2, #3191	; 0xc77
 80013b2:	f8a3 2158 	strh.w	r2, [r3, #344]	; 0x158
     calibTable->dacValB_m12[79] = 0xd49;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f640 5249 	movw	r2, #3401	; 0xd49
 80013bc:	f8a3 215a 	strh.w	r2, [r3, #346]	; 0x15a
     calibTable->dacValB_m12[80] = 0xd55;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f640 5255 	movw	r2, #3413	; 0xd55
 80013c6:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
     calibTable->dacValB_m12[81] = 0xcf5;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f640 42f5 	movw	r2, #3317	; 0xcf5
 80013d0:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e
     calibTable->dacValB_m12[82] = 0xe14;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f640 6214 	movw	r2, #3604	; 0xe14
 80013da:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
     calibTable->dacValB_m12[83] = 0xd7f;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f640 527f 	movw	r2, #3455	; 0xd7f
 80013e4:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
     calibTable->dacValB_m12[84] = 0xd2a;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f640 522a 	movw	r2, #3370	; 0xd2a
 80013ee:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
     calibTable->dacValB_m12[85] = 0xd51;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f640 5251 	movw	r2, #3409	; 0xd51
 80013f8:	f8a3 2166 	strh.w	r2, [r3, #358]	; 0x166
     calibTable->dacValB_m12[86] = 0xde0;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f44f 625e 	mov.w	r2, #3552	; 0xde0
 8001402:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
     calibTable->dacValB_m12[87] = 0x1000;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800140c:	f8a3 216a 	strh.w	r2, [r3, #362]	; 0x16a

     calibTable->dacValA_m27[0] = 0x0;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	f8a3 216c 	strh.w	r2, [r3, #364]	; 0x16c
     calibTable->dacValA_m27[1] = 0x1f1;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f240 12f1 	movw	r2, #497	; 0x1f1
 800141e:	f8a3 216e 	strh.w	r2, [r3, #366]	; 0x16e
     calibTable->dacValA_m27[2] = 0x1a6;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8001428:	f8a3 2170 	strh.w	r2, [r3, #368]	; 0x170
     calibTable->dacValA_m27[3] = 0x21e;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f240 221e 	movw	r2, #542	; 0x21e
 8001432:	f8a3 2172 	strh.w	r2, [r3, #370]	; 0x172
     calibTable->dacValA_m27[4] = 0x233;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f240 2233 	movw	r2, #563	; 0x233
 800143c:	f8a3 2174 	strh.w	r2, [r3, #372]	; 0x174
     calibTable->dacValA_m27[5] = 0x27e;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f240 227e 	movw	r2, #638	; 0x27e
 8001446:	f8a3 2176 	strh.w	r2, [r3, #374]	; 0x176
     calibTable->dacValA_m27[6] = 0x27e;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f240 227e 	movw	r2, #638	; 0x27e
 8001450:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
     calibTable->dacValA_m27[7] = 0x1bb;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f240 12bb 	movw	r2, #443	; 0x1bb
 800145a:	f8a3 217a 	strh.w	r2, [r3, #378]	; 0x17a
     calibTable->dacValA_m27[8] = 0x1bb;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001464:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
     calibTable->dacValA_m27[9] = 0x1bb;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f240 12bb 	movw	r2, #443	; 0x1bb
 800146e:	f8a3 217e 	strh.w	r2, [r3, #382]	; 0x17e
     calibTable->dacValA_m27[10] = 0x477;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f240 4277 	movw	r2, #1143	; 0x477
 8001478:	f8a3 2180 	strh.w	r2, [r3, #384]	; 0x180
     calibTable->dacValA_m27[11] = 0x5a3;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f240 52a3 	movw	r2, #1443	; 0x5a3
 8001482:	f8a3 2182 	strh.w	r2, [r3, #386]	; 0x182
     calibTable->dacValA_m27[12] = 0x1c4;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 800148c:	f8a3 2184 	strh.w	r2, [r3, #388]	; 0x184
     calibTable->dacValA_m27[13] = 0x1bb;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001496:	f8a3 2186 	strh.w	r2, [r3, #390]	; 0x186
     calibTable->dacValA_m27[14] = 0x1bb;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f240 12bb 	movw	r2, #443	; 0x1bb
 80014a0:	f8a3 2188 	strh.w	r2, [r3, #392]	; 0x188
     calibTable->dacValA_m27[15] = 0x29c;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f44f 7227 	mov.w	r2, #668	; 0x29c
 80014aa:	f8a3 218a 	strh.w	r2, [r3, #394]	; 0x18a
     calibTable->dacValA_m27[16] = 0x1bf;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f240 12bf 	movw	r2, #447	; 0x1bf
 80014b4:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c
     calibTable->dacValA_m27[17] = 0x1bb;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f240 12bb 	movw	r2, #443	; 0x1bb
 80014be:	f8a3 218e 	strh.w	r2, [r3, #398]	; 0x18e
     calibTable->dacValA_m27[18] = 0x386;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f240 3286 	movw	r2, #902	; 0x386
 80014c8:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190
     calibTable->dacValA_m27[19] = 0x1bf;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f240 12bf 	movw	r2, #447	; 0x1bf
 80014d2:	f8a3 2192 	strh.w	r2, [r3, #402]	; 0x192
     calibTable->dacValA_m27[20] = 0x1bb;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f240 12bb 	movw	r2, #443	; 0x1bb
 80014dc:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
     calibTable->dacValA_m27[21] = 0x283;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f240 2283 	movw	r2, #643	; 0x283
 80014e6:	f8a3 2196 	strh.w	r2, [r3, #406]	; 0x196
     calibTable->dacValA_m27[22] = 0x37d;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f240 327d 	movw	r2, #893	; 0x37d
 80014f0:	f8a3 2198 	strh.w	r2, [r3, #408]	; 0x198
     calibTable->dacValA_m27[23] = 0x283;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f240 2283 	movw	r2, #643	; 0x283
 80014fa:	f8a3 219a 	strh.w	r2, [r3, #410]	; 0x19a
     calibTable->dacValA_m27[24] = 0x37d;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f240 327d 	movw	r2, #893	; 0x37d
 8001504:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
     calibTable->dacValA_m27[25] = 0x37d;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f240 327d 	movw	r2, #893	; 0x37d
 800150e:	f8a3 219e 	strh.w	r2, [r3, #414]	; 0x19e
     calibTable->dacValA_m27[26] = 0x843;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f640 0243 	movw	r2, #2115	; 0x843
 8001518:	f8a3 21a0 	strh.w	r2, [r3, #416]	; 0x1a0
     calibTable->dacValA_m27[27] = 0x843;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f640 0243 	movw	r2, #2115	; 0x843
 8001522:	f8a3 21a2 	strh.w	r2, [r3, #418]	; 0x1a2
     calibTable->dacValA_m27[28] = 0x83e;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f640 023e 	movw	r2, #2110	; 0x83e
 800152c:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
     calibTable->dacValA_m27[29] = 0x869;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f640 0269 	movw	r2, #2153	; 0x869
 8001536:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6
     calibTable->dacValA_m27[30] = 0x870;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f44f 6207 	mov.w	r2, #2160	; 0x870
 8001540:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
     calibTable->dacValA_m27[31] = 0x877;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f640 0277 	movw	r2, #2167	; 0x877
 800154a:	f8a3 21aa 	strh.w	r2, [r3, #426]	; 0x1aa
     calibTable->dacValA_m27[32] = 0x7d9;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f240 72d9 	movw	r2, #2009	; 0x7d9
 8001554:	f8a3 21ac 	strh.w	r2, [r3, #428]	; 0x1ac
     calibTable->dacValA_m27[33] = 0x7e3;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f240 72e3 	movw	r2, #2019	; 0x7e3
 800155e:	f8a3 21ae 	strh.w	r2, [r3, #430]	; 0x1ae
     calibTable->dacValA_m27[34] = 0x864;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f640 0264 	movw	r2, #2148	; 0x864
 8001568:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0
     calibTable->dacValA_m27[35] = 0x800;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001572:	f8a3 21b2 	strh.w	r2, [r3, #434]	; 0x1b2
     calibTable->dacValA_m27[36] = 0x864;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f640 0264 	movw	r2, #2148	; 0x864
 800157c:	f8a3 21b4 	strh.w	r2, [r3, #436]	; 0x1b4
     calibTable->dacValA_m27[37] = 0x828;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f640 0228 	movw	r2, #2088	; 0x828
 8001586:	f8a3 21b6 	strh.w	r2, [r3, #438]	; 0x1b6
     calibTable->dacValA_m27[38] = 0x8cc;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f640 02cc 	movw	r2, #2252	; 0x8cc
 8001590:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8
     calibTable->dacValA_m27[39] = 0x8d2;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f640 02d2 	movw	r2, #2258	; 0x8d2
 800159a:	f8a3 21ba 	strh.w	r2, [r3, #442]	; 0x1ba
     calibTable->dacValA_m27[40] = 0x7fc;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f240 72fc 	movw	r2, #2044	; 0x7fc
 80015a4:	f8a3 21bc 	strh.w	r2, [r3, #444]	; 0x1bc
     calibTable->dacValA_m27[41] = 0x864;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f640 0264 	movw	r2, #2148	; 0x864
 80015ae:	f8a3 21be 	strh.w	r2, [r3, #446]	; 0x1be
     calibTable->dacValA_m27[42] = 0x7fc;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f240 72fc 	movw	r2, #2044	; 0x7fc
 80015b8:	f8a3 21c0 	strh.w	r2, [r3, #448]	; 0x1c0
     calibTable->dacValA_m27[43] = 0x8ff;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f640 02ff 	movw	r2, #2303	; 0x8ff
 80015c2:	f8a3 21c2 	strh.w	r2, [r3, #450]	; 0x1c2
     calibTable->dacValA_m27[44] = 0x87e;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f640 027e 	movw	r2, #2174	; 0x87e
 80015cc:	f8a3 21c4 	strh.w	r2, [r3, #452]	; 0x1c4
     calibTable->dacValA_m27[45] = 0x834;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f640 0234 	movw	r2, #2100	; 0x834
 80015d6:	f8a3 21c6 	strh.w	r2, [r3, #454]	; 0x1c6
     calibTable->dacValA_m27[46] = 0x828;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f640 0228 	movw	r2, #2088	; 0x828
 80015e0:	f8a3 21c8 	strh.w	r2, [r3, #456]	; 0x1c8
     calibTable->dacValA_m27[47] = 0x847;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f640 0247 	movw	r2, #2119	; 0x847
 80015ea:	f8a3 21ca 	strh.w	r2, [r3, #458]	; 0x1ca
     calibTable->dacValA_m27[48] = 0x800;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015f4:	f8a3 21cc 	strh.w	r2, [r3, #460]	; 0x1cc
     calibTable->dacValA_m27[49] = 0x87d;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f640 027d 	movw	r2, #2173	; 0x87d
 80015fe:	f8a3 21ce 	strh.w	r2, [r3, #462]	; 0x1ce
     calibTable->dacValA_m27[50] = 0x94a;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f640 124a 	movw	r2, #2378	; 0x94a
 8001608:	f8a3 21d0 	strh.w	r2, [r3, #464]	; 0x1d0
     calibTable->dacValA_m27[51] = 0x977;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f640 1277 	movw	r2, #2423	; 0x977
 8001612:	f8a3 21d2 	strh.w	r2, [r3, #466]	; 0x1d2
     calibTable->dacValA_m27[52] = 0x7de;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f240 72de 	movw	r2, #2014	; 0x7de
 800161c:	f8a3 21d4 	strh.w	r2, [r3, #468]	; 0x1d4
     calibTable->dacValA_m27[53] = 0x864;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f640 0264 	movw	r2, #2148	; 0x864
 8001626:	f8a3 21d6 	strh.w	r2, [r3, #470]	; 0x1d6
     calibTable->dacValA_m27[54] = 0x974;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f640 1274 	movw	r2, #2420	; 0x974
 8001630:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
     calibTable->dacValA_m27[55] = 0x90f;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f640 120f 	movw	r2, #2319	; 0x90f
 800163a:	f8a3 21da 	strh.w	r2, [r3, #474]	; 0x1da
     calibTable->dacValA_m27[56] = 0x8dd;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f640 02dd 	movw	r2, #2269	; 0x8dd
 8001644:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc
     calibTable->dacValA_m27[57] = 0x874;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f640 0274 	movw	r2, #2164	; 0x874
 800164e:	f8a3 21de 	strh.w	r2, [r3, #478]	; 0x1de
     calibTable->dacValA_m27[58] = 0x7d4;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f240 72d4 	movw	r2, #2004	; 0x7d4
 8001658:	f8a3 21e0 	strh.w	r2, [r3, #480]	; 0x1e0
     calibTable->dacValA_m27[59] = 0x7e3;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f240 72e3 	movw	r2, #2019	; 0x7e3
 8001662:	f8a3 21e2 	strh.w	r2, [r3, #482]	; 0x1e2
     calibTable->dacValA_m27[60] = 0x7e8;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 800166c:	f8a3 21e4 	strh.w	r2, [r3, #484]	; 0x1e4
     calibTable->dacValA_m27[61] = 0x914;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f640 1214 	movw	r2, #2324	; 0x914
 8001676:	f8a3 21e6 	strh.w	r2, [r3, #486]	; 0x1e6
     calibTable->dacValA_m27[62] = 0x9d3;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f640 12d3 	movw	r2, #2515	; 0x9d3
 8001680:	f8a3 21e8 	strh.w	r2, [r3, #488]	; 0x1e8
     calibTable->dacValA_m27[63] = 0x919;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f640 1219 	movw	r2, #2329	; 0x919
 800168a:	f8a3 21ea 	strh.w	r2, [r3, #490]	; 0x1ea
     calibTable->dacValA_m27[64] = 0x8fb;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f640 02fb 	movw	r2, #2299	; 0x8fb
 8001694:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
     calibTable->dacValA_m27[65] = 0x7e4;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f240 72e4 	movw	r2, #2020	; 0x7e4
 800169e:	f8a3 21ee 	strh.w	r2, [r3, #494]	; 0x1ee
     calibTable->dacValA_m27[66] = 0x86b;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f640 026b 	movw	r2, #2155	; 0x86b
 80016a8:	f8a3 21f0 	strh.w	r2, [r3, #496]	; 0x1f0
     calibTable->dacValA_m27[67] = 0x814;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f640 0214 	movw	r2, #2068	; 0x814
 80016b2:	f8a3 21f2 	strh.w	r2, [r3, #498]	; 0x1f2
     calibTable->dacValA_m27[68] = 0x823;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f640 0223 	movw	r2, #2083	; 0x823
 80016bc:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
     calibTable->dacValA_m27[69] = 0x826;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f640 0226 	movw	r2, #2086	; 0x826
 80016c6:	f8a3 21f6 	strh.w	r2, [r3, #502]	; 0x1f6
     calibTable->dacValA_m27[70] = 0x8af;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f640 02af 	movw	r2, #2223	; 0x8af
 80016d0:	f8a3 21f8 	strh.w	r2, [r3, #504]	; 0x1f8
     calibTable->dacValA_m27[71] = 0x804;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f640 0204 	movw	r2, #2052	; 0x804
 80016da:	f8a3 21fa 	strh.w	r2, [r3, #506]	; 0x1fa
     calibTable->dacValA_m27[72] = 0xa44;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f640 2244 	movw	r2, #2628	; 0xa44
 80016e4:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
     calibTable->dacValA_m27[73] = 0x7ef;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f240 72ef 	movw	r2, #2031	; 0x7ef
 80016ee:	f8a3 21fe 	strh.w	r2, [r3, #510]	; 0x1fe
     calibTable->dacValA_m27[74] = 0x8f0;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f44f 620f 	mov.w	r2, #2288	; 0x8f0
 80016f8:	f8a3 2200 	strh.w	r2, [r3, #512]	; 0x200
     calibTable->dacValA_m27[75] = 0x853;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f640 0253 	movw	r2, #2131	; 0x853
 8001702:	f8a3 2202 	strh.w	r2, [r3, #514]	; 0x202
     calibTable->dacValA_m27[76] = 0x7d4;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f240 72d4 	movw	r2, #2004	; 0x7d4
 800170c:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
     calibTable->dacValA_m27[77] = 0x900;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8001716:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
     calibTable->dacValA_m27[78] = 0x949;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f640 1249 	movw	r2, #2377	; 0x949
 8001720:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
     calibTable->dacValA_m27[79] = 0x951;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f640 1251 	movw	r2, #2385	; 0x951
 800172a:	f8a3 220a 	strh.w	r2, [r3, #522]	; 0x20a
     calibTable->dacValA_m27[80] = 0xa80;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f44f 6228 	mov.w	r2, #2688	; 0xa80
 8001734:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
     calibTable->dacValA_m27[81] = 0x832;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f640 0232 	movw	r2, #2098	; 0x832
 800173e:	f8a3 220e 	strh.w	r2, [r3, #526]	; 0x20e
     calibTable->dacValA_m27[82] = 0x899;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f640 0299 	movw	r2, #2201	; 0x899
 8001748:	f8a3 2210 	strh.w	r2, [r3, #528]	; 0x210
     calibTable->dacValA_m27[83] = 0x879;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f640 0279 	movw	r2, #2169	; 0x879
 8001752:	f8a3 2212 	strh.w	r2, [r3, #530]	; 0x212
     calibTable->dacValA_m27[84] = 0xac1;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f640 22c1 	movw	r2, #2753	; 0xac1
 800175c:	f8a3 2214 	strh.w	r2, [r3, #532]	; 0x214
     calibTable->dacValA_m27[85] = 0x8b7;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f640 02b7 	movw	r2, #2231	; 0x8b7
 8001766:	f8a3 2216 	strh.w	r2, [r3, #534]	; 0x216
     calibTable->dacValA_m27[86] = 0x8dd;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f640 02dd 	movw	r2, #2269	; 0x8dd
 8001770:	f8a3 2218 	strh.w	r2, [r3, #536]	; 0x218
     calibTable->dacValA_m27[87] = 0x7d0;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800177a:	f8a3 221a 	strh.w	r2, [r3, #538]	; 0x21a
     calibTable->dacValA_m27[88] = 0x897;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f640 0297 	movw	r2, #2199	; 0x897
 8001784:	f8a3 221c 	strh.w	r2, [r3, #540]	; 0x21c
     calibTable->dacValA_m27[89] = 0x7d3;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f240 72d3 	movw	r2, #2003	; 0x7d3
 800178e:	f8a3 221e 	strh.w	r2, [r3, #542]	; 0x21e
     calibTable->dacValA_m27[90] = 0x94b;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f640 124b 	movw	r2, #2379	; 0x94b
 8001798:	f8a3 2220 	strh.w	r2, [r3, #544]	; 0x220
     calibTable->dacValA_m27[91] = 0x8e9;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f640 02e9 	movw	r2, #2281	; 0x8e9
 80017a2:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
     calibTable->dacValA_m27[92] = 0x8e9;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f640 02e9 	movw	r2, #2281	; 0x8e9
 80017ac:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
     calibTable->dacValA_m27[93] = 0x7da;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f240 72da 	movw	r2, #2010	; 0x7da
 80017b6:	f8a3 2226 	strh.w	r2, [r3, #550]	; 0x226
     calibTable->dacValA_m27[94] = 0x836;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f640 0236 	movw	r2, #2102	; 0x836
 80017c0:	f8a3 2228 	strh.w	r2, [r3, #552]	; 0x228
     calibTable->dacValA_m27[95] = 0x802;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f640 0202 	movw	r2, #2050	; 0x802
 80017ca:	f8a3 222a 	strh.w	r2, [r3, #554]	; 0x22a
     calibTable->dacValA_m27[96] = 0x836;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f640 0236 	movw	r2, #2102	; 0x836
 80017d4:	f8a3 222c 	strh.w	r2, [r3, #556]	; 0x22c
     calibTable->dacValA_m27[97] = 0x802;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f640 0202 	movw	r2, #2050	; 0x802
 80017de:	f8a3 222e 	strh.w	r2, [r3, #558]	; 0x22e
     calibTable->dacValA_m27[98] = 0x8cc;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f640 02cc 	movw	r2, #2252	; 0x8cc
 80017e8:	f8a3 2230 	strh.w	r2, [r3, #560]	; 0x230
     calibTable->dacValA_m27[99] = 0x8e3;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f640 02e3 	movw	r2, #2275	; 0x8e3
 80017f2:	f8a3 2232 	strh.w	r2, [r3, #562]	; 0x232
     calibTable->dacValA_m27[100] = 0x8cc;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f640 02cc 	movw	r2, #2252	; 0x8cc
 80017fc:	f8a3 2234 	strh.w	r2, [r3, #564]	; 0x234
     calibTable->dacValA_m27[101] = 0x917;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f640 1217 	movw	r2, #2327	; 0x917
 8001806:	f8a3 2236 	strh.w	r2, [r3, #566]	; 0x236
     calibTable->dacValA_m27[102] = 0x917;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f640 1217 	movw	r2, #2327	; 0x917
 8001810:	f8a3 2238 	strh.w	r2, [r3, #568]	; 0x238
     calibTable->dacValA_m27[103] = 0x931;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f640 1231 	movw	r2, #2353	; 0x931
 800181a:	f8a3 223a 	strh.w	r2, [r3, #570]	; 0x23a
     calibTable->dacValA_m27[104] = 0x930;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f44f 6213 	mov.w	r2, #2352	; 0x930
 8001824:	f8a3 223c 	strh.w	r2, [r3, #572]	; 0x23c
     calibTable->dacValA_m27[105] = 0xb95;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f640 3295 	movw	r2, #2965	; 0xb95
 800182e:	f8a3 223e 	strh.w	r2, [r3, #574]	; 0x23e
     calibTable->dacValA_m27[106] = 0xb90;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f44f 6239 	mov.w	r2, #2960	; 0xb90
 8001838:	f8a3 2240 	strh.w	r2, [r3, #576]	; 0x240
     calibTable->dacValA_m27[107] = 0xbc2;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f640 32c2 	movw	r2, #3010	; 0xbc2
 8001842:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
     calibTable->dacValA_m27[108] = 0x962;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f640 1262 	movw	r2, #2402	; 0x962
 800184c:	f8a3 2244 	strh.w	r2, [r3, #580]	; 0x244
     calibTable->dacValA_m27[109] = 0x992;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f640 1292 	movw	r2, #2450	; 0x992
 8001856:	f8a3 2246 	strh.w	r2, [r3, #582]	; 0x246
     calibTable->dacValA_m27[110] = 0x992;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f640 1292 	movw	r2, #2450	; 0x992
 8001860:	f8a3 2248 	strh.w	r2, [r3, #584]	; 0x248
     calibTable->dacValA_m27[111] = 0x9ab;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f640 12ab 	movw	r2, #2475	; 0x9ab
 800186a:	f8a3 224a 	strh.w	r2, [r3, #586]	; 0x24a
     calibTable->dacValA_m27[112] = 0x994;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f640 1294 	movw	r2, #2452	; 0x994
 8001874:	f8a3 224c 	strh.w	r2, [r3, #588]	; 0x24c
     calibTable->dacValA_m27[113] = 0xa9f;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f640 229f 	movw	r2, #2719	; 0xa9f
 800187e:	f8a3 224e 	strh.w	r2, [r3, #590]	; 0x24e
     calibTable->dacValA_m27[114] = 0xbd0;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
 8001888:	f8a3 2250 	strh.w	r2, [r3, #592]	; 0x250
     calibTable->dacValA_m27[115] = 0xbea;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f640 32ea 	movw	r2, #3050	; 0xbea
 8001892:	f8a3 2252 	strh.w	r2, [r3, #594]	; 0x252
     calibTable->dacValA_m27[116] = 0x9c6;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f640 12c6 	movw	r2, #2502	; 0x9c6
 800189c:	f8a3 2254 	strh.w	r2, [r3, #596]	; 0x254
     calibTable->dacValA_m27[117] = 0xb31;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f640 3231 	movw	r2, #2865	; 0xb31
 80018a6:	f8a3 2256 	strh.w	r2, [r3, #598]	; 0x256
     calibTable->dacValA_m27[118] = 0xc1c;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f640 421c 	movw	r2, #3100	; 0xc1c
 80018b0:	f8a3 2258 	strh.w	r2, [r3, #600]	; 0x258
     calibTable->dacValA_m27[119] = 0x9ec;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f640 12ec 	movw	r2, #2540	; 0x9ec
 80018ba:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
     calibTable->dacValA_m27[120] = 0x9f8;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f640 12f8 	movw	r2, #2552	; 0x9f8
 80018c4:	f8a3 225c 	strh.w	r2, [r3, #604]	; 0x25c
     calibTable->dacValA_m27[121] = 0xa0f;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f640 220f 	movw	r2, #2575	; 0xa0f
 80018ce:	f8a3 225e 	strh.w	r2, [r3, #606]	; 0x25e
     calibTable->dacValA_m27[122] = 0x9fa;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f640 12fa 	movw	r2, #2554	; 0x9fa
 80018d8:	f8a3 2260 	strh.w	r2, [r3, #608]	; 0x260
     calibTable->dacValA_m27[123] = 0xc46;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f640 4246 	movw	r2, #3142	; 0xc46
 80018e2:	f8a3 2262 	strh.w	r2, [r3, #610]	; 0x262
     calibTable->dacValA_m27[124] = 0xc43;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f640 4243 	movw	r2, #3139	; 0xc43
 80018ec:	f8a3 2264 	strh.w	r2, [r3, #612]	; 0x264
     calibTable->dacValA_m27[125] = 0xa1e;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f640 221e 	movw	r2, #2590	; 0xa1e
 80018f6:	f8a3 2266 	strh.w	r2, [r3, #614]	; 0x266
     calibTable->dacValA_m27[126] = 0xa32;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f640 2232 	movw	r2, #2610	; 0xa32
 8001900:	f8a3 2268 	strh.w	r2, [r3, #616]	; 0x268
     calibTable->dacValA_m27[127] = 0xa32;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f640 2232 	movw	r2, #2610	; 0xa32
 800190a:	f8a3 226a 	strh.w	r2, [r3, #618]	; 0x26a
     calibTable->dacValA_m27[128] = 0xa39;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f640 2239 	movw	r2, #2617	; 0xa39
 8001914:	f8a3 226c 	strh.w	r2, [r3, #620]	; 0x26c
     calibTable->dacValA_m27[129] = 0xa50;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f44f 6225 	mov.w	r2, #2640	; 0xa50
 800191e:	f8a3 226e 	strh.w	r2, [r3, #622]	; 0x26e
     calibTable->dacValA_m27[130] = 0xcb0;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f44f 624b 	mov.w	r2, #3248	; 0xcb0
 8001928:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
     calibTable->dacValA_m27[131] = 0xa5a;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f640 225a 	movw	r2, #2650	; 0xa5a
 8001932:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
     calibTable->dacValA_m27[132] = 0xa64;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f640 2264 	movw	r2, #2660	; 0xa64
 800193c:	f8a3 2274 	strh.w	r2, [r3, #628]	; 0x274
     calibTable->dacValA_m27[133] = 0xcb0;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f44f 624b 	mov.w	r2, #3248	; 0xcb0
 8001946:	f8a3 2276 	strh.w	r2, [r3, #630]	; 0x276
     calibTable->dacValA_m27[134] = 0xa76;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f640 2276 	movw	r2, #2678	; 0xa76
 8001950:	f8a3 2278 	strh.w	r2, [r3, #632]	; 0x278
     calibTable->dacValA_m27[135] = 0xcbf;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f640 42bf 	movw	r2, #3263	; 0xcbf
 800195a:	f8a3 227a 	strh.w	r2, [r3, #634]	; 0x27a
     calibTable->dacValA_m27[136] = 0xa8c;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f640 228c 	movw	r2, #2700	; 0xa8c
 8001964:	f8a3 227c 	strh.w	r2, [r3, #636]	; 0x27c
     calibTable->dacValA_m27[137] = 0xa95;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f640 2295 	movw	r2, #2709	; 0xa95
 800196e:	f8a3 227e 	strh.w	r2, [r3, #638]	; 0x27e
     calibTable->dacValA_m27[138] = 0xcd9;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f640 42d9 	movw	r2, #3289	; 0xcd9
 8001978:	f8a3 2280 	strh.w	r2, [r3, #640]	; 0x280
     calibTable->dacValA_m27[139] = 0xaaa;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f640 22aa 	movw	r2, #2730	; 0xaaa
 8001982:	f8a3 2282 	strh.w	r2, [r3, #642]	; 0x282
     calibTable->dacValA_m27[140] = 0xbcb;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f640 32cb 	movw	r2, #3019	; 0xbcb
 800198c:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
     calibTable->dacValA_m27[141] = 0xbcf;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f640 32cf 	movw	r2, #3023	; 0xbcf
 8001996:	f8a3 2286 	strh.w	r2, [r3, #646]	; 0x286
     calibTable->dacValA_m27[142] = 0xacb;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f640 22cb 	movw	r2, #2763	; 0xacb
 80019a0:	f8a3 2288 	strh.w	r2, [r3, #648]	; 0x288
     calibTable->dacValA_m27[143] = 0xae1;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f640 22e1 	movw	r2, #2785	; 0xae1
 80019aa:	f8a3 228a 	strh.w	r2, [r3, #650]	; 0x28a
     calibTable->dacValA_m27[144] = 0xaeb;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f640 22eb 	movw	r2, #2795	; 0xaeb
 80019b4:	f8a3 228c 	strh.w	r2, [r3, #652]	; 0x28c
     calibTable->dacValA_m27[145] = 0xaeb;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f640 22eb 	movw	r2, #2795	; 0xaeb
 80019be:	f8a3 228e 	strh.w	r2, [r3, #654]	; 0x28e
     calibTable->dacValA_m27[146] = 0xaec;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f640 22ec 	movw	r2, #2796	; 0xaec
 80019c8:	f8a3 2290 	strh.w	r2, [r3, #656]	; 0x290
     calibTable->dacValA_m27[147] = 0xaf4;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f640 22f4 	movw	r2, #2804	; 0xaf4
 80019d2:	f8a3 2292 	strh.w	r2, [r3, #658]	; 0x292
     calibTable->dacValA_m27[148] = 0xafc;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f640 22fc 	movw	r2, #2812	; 0xafc
 80019dc:	f8a3 2294 	strh.w	r2, [r3, #660]	; 0x294
     calibTable->dacValA_m27[149] = 0xc38;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f640 4238 	movw	r2, #3128	; 0xc38
 80019e6:	f8a3 2296 	strh.w	r2, [r3, #662]	; 0x296
     calibTable->dacValA_m27[150] = 0xb18;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f640 3218 	movw	r2, #2840	; 0xb18
 80019f0:	f8a3 2298 	strh.w	r2, [r3, #664]	; 0x298
     calibTable->dacValA_m27[151] = 0xb11;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f640 3211 	movw	r2, #2833	; 0xb11
 80019fa:	f8a3 229a 	strh.w	r2, [r3, #666]	; 0x29a
     calibTable->dacValA_m27[152] = 0xb27;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f640 3227 	movw	r2, #2855	; 0xb27
 8001a04:	f8a3 229c 	strh.w	r2, [r3, #668]	; 0x29c
     calibTable->dacValA_m27[153] = 0xb25;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f640 3225 	movw	r2, #2853	; 0xb25
 8001a0e:	f8a3 229e 	strh.w	r2, [r3, #670]	; 0x29e
     calibTable->dacValA_m27[154] = 0xb2c;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f640 322c 	movw	r2, #2860	; 0xb2c
 8001a18:	f8a3 22a0 	strh.w	r2, [r3, #672]	; 0x2a0
     calibTable->dacValA_m27[155] = 0xb31;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f640 3231 	movw	r2, #2865	; 0xb31
 8001a22:	f8a3 22a2 	strh.w	r2, [r3, #674]	; 0x2a2
     calibTable->dacValA_m27[156] = 0xb45;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f640 3245 	movw	r2, #2885	; 0xb45
 8001a2c:	f8a3 22a4 	strh.w	r2, [r3, #676]	; 0x2a4
     calibTable->dacValA_m27[157] = 0xb56;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f640 3256 	movw	r2, #2902	; 0xb56
 8001a36:	f8a3 22a6 	strh.w	r2, [r3, #678]	; 0x2a6
     calibTable->dacValA_m27[158] = 0xb54;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f640 3254 	movw	r2, #2900	; 0xb54
 8001a40:	f8a3 22a8 	strh.w	r2, [r3, #680]	; 0x2a8
     calibTable->dacValA_m27[159] = 0xb56;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f640 3256 	movw	r2, #2902	; 0xb56
 8001a4a:	f8a3 22aa 	strh.w	r2, [r3, #682]	; 0x2aa
     calibTable->dacValA_m27[160] = 0xb63;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f640 3263 	movw	r2, #2915	; 0xb63
 8001a54:	f8a3 22ac 	strh.w	r2, [r3, #684]	; 0x2ac
     calibTable->dacValA_m27[161] = 0xb62;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f640 3262 	movw	r2, #2914	; 0xb62
 8001a5e:	f8a3 22ae 	strh.w	r2, [r3, #686]	; 0x2ae
     calibTable->dacValA_m27[162] = 0x1000;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a68:	f8a3 22b0 	strh.w	r2, [r3, #688]	; 0x2b0

     calibTable->dacValB_m27[0] = 0x0;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f8a3 22b2 	strh.w	r2, [r3, #690]	; 0x2b2
     calibTable->dacValB_m27[1] = 0x1c1;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f240 12c1 	movw	r2, #449	; 0x1c1
 8001a7a:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
     calibTable->dacValB_m27[2] = 0x1d5;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f240 12d5 	movw	r2, #469	; 0x1d5
 8001a84:	f8a3 22b6 	strh.w	r2, [r3, #694]	; 0x2b6
     calibTable->dacValB_m27[3] = 0x1d5;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f240 12d5 	movw	r2, #469	; 0x1d5
 8001a8e:	f8a3 22b8 	strh.w	r2, [r3, #696]	; 0x2b8
     calibTable->dacValB_m27[4] = 0x1d5;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f240 12d5 	movw	r2, #469	; 0x1d5
 8001a98:	f8a3 22ba 	strh.w	r2, [r3, #698]	; 0x2ba
     calibTable->dacValB_m27[5] = 0x1d5;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8001aa2:	f8a3 22bc 	strh.w	r2, [r3, #700]	; 0x2bc
     calibTable->dacValB_m27[6] = 0x1d5;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f240 12d5 	movw	r2, #469	; 0x1d5
 8001aac:	f8a3 22be 	strh.w	r2, [r3, #702]	; 0x2be
     calibTable->dacValB_m27[7] = 0x1d5;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f240 12d5 	movw	r2, #469	; 0x1d5
 8001ab6:	f8a3 22c0 	strh.w	r2, [r3, #704]	; 0x2c0
     calibTable->dacValB_m27[8] = 0x1d9;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f240 12d9 	movw	r2, #473	; 0x1d9
 8001ac0:	f8a3 22c2 	strh.w	r2, [r3, #706]	; 0x2c2
     calibTable->dacValB_m27[9] = 0x1f8;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8001aca:	f8a3 22c4 	strh.w	r2, [r3, #708]	; 0x2c4
     calibTable->dacValB_m27[10] = 0x1bb;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001ad4:	f8a3 22c6 	strh.w	r2, [r3, #710]	; 0x2c6
     calibTable->dacValB_m27[11] = 0x1bb;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001ade:	f8a3 22c8 	strh.w	r2, [r3, #712]	; 0x2c8
     calibTable->dacValB_m27[12] = 0x1bb;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001ae8:	f8a3 22ca 	strh.w	r2, [r3, #714]	; 0x2ca
     calibTable->dacValB_m27[13] = 0x571;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f240 5271 	movw	r2, #1393	; 0x571
 8001af2:	f8a3 22cc 	strh.w	r2, [r3, #716]	; 0x2cc
     calibTable->dacValB_m27[14] = 0x1bb;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001afc:	f8a3 22ce 	strh.w	r2, [r3, #718]	; 0x2ce
     calibTable->dacValB_m27[15] = 0x283;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f240 2283 	movw	r2, #643	; 0x283
 8001b06:	f8a3 22d0 	strh.w	r2, [r3, #720]	; 0x2d0
     calibTable->dacValB_m27[16] = 0x1cf;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f240 12cf 	movw	r2, #463	; 0x1cf
 8001b10:	f8a3 22d2 	strh.w	r2, [r3, #722]	; 0x2d2
     calibTable->dacValB_m27[17] = 0x1c9;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f240 12c9 	movw	r2, #457	; 0x1c9
 8001b1a:	f8a3 22d4 	strh.w	r2, [r3, #724]	; 0x2d4
     calibTable->dacValB_m27[18] = 0x1bf;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f240 12bf 	movw	r2, #447	; 0x1bf
 8001b24:	f8a3 22d6 	strh.w	r2, [r3, #726]	; 0x2d6
     calibTable->dacValB_m27[19] = 0x1bb;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f240 12bb 	movw	r2, #443	; 0x1bb
 8001b2e:	f8a3 22d8 	strh.w	r2, [r3, #728]	; 0x2d8
     calibTable->dacValB_m27[20] = 0x21f;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f240 221f 	movw	r2, #543	; 0x21f
 8001b38:	f8a3 22da 	strh.w	r2, [r3, #730]	; 0x2da
     calibTable->dacValB_m27[21] = 0x1cf;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f240 12cf 	movw	r2, #463	; 0x1cf
 8001b42:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
     calibTable->dacValB_m27[22] = 0x1e8;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8001b4c:	f8a3 22de 	strh.w	r2, [r3, #734]	; 0x2de
     calibTable->dacValB_m27[23] = 0x1e8;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8001b56:	f8a3 22e0 	strh.w	r2, [r3, #736]	; 0x2e0
     calibTable->dacValB_m27[24] = 0x1cf;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f240 12cf 	movw	r2, #463	; 0x1cf
 8001b60:	f8a3 22e2 	strh.w	r2, [r3, #738]	; 0x2e2
     calibTable->dacValB_m27[25] = 0x1e8;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8001b6a:	f8a3 22e4 	strh.w	r2, [r3, #740]	; 0x2e4
     calibTable->dacValB_m27[26] = 0x7d3;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	f240 72d3 	movw	r2, #2003	; 0x7d3
 8001b74:	f8a3 22e6 	strh.w	r2, [r3, #742]	; 0x2e6
     calibTable->dacValB_m27[27] = 0x80b;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f640 020b 	movw	r2, #2059	; 0x80b
 8001b7e:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8
     calibTable->dacValB_m27[28] = 0x857;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f640 0257 	movw	r2, #2135	; 0x857
 8001b88:	f8a3 22ea 	strh.w	r2, [r3, #746]	; 0x2ea
     calibTable->dacValB_m27[29] = 0x875;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f640 0275 	movw	r2, #2165	; 0x875
 8001b92:	f8a3 22ec 	strh.w	r2, [r3, #748]	; 0x2ec
     calibTable->dacValB_m27[30] = 0x866;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f640 0266 	movw	r2, #2150	; 0x866
 8001b9c:	f8a3 22ee 	strh.w	r2, [r3, #750]	; 0x2ee
     calibTable->dacValB_m27[31] = 0x7d0;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001ba6:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0
     calibTable->dacValB_m27[32] = 0x877;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f640 0277 	movw	r2, #2167	; 0x877
 8001bb0:	f8a3 22f2 	strh.w	r2, [r3, #754]	; 0x2f2
     calibTable->dacValB_m27[33] = 0x8a7;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f640 02a7 	movw	r2, #2215	; 0x8a7
 8001bba:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
     calibTable->dacValB_m27[34] = 0x8a2;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f640 02a2 	movw	r2, #2210	; 0x8a2
 8001bc4:	f8a3 22f6 	strh.w	r2, [r3, #758]	; 0x2f6
     calibTable->dacValB_m27[35] = 0x7f7;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f240 72f7 	movw	r2, #2039	; 0x7f7
 8001bce:	f8a3 22f8 	strh.w	r2, [r3, #760]	; 0x2f8
     calibTable->dacValB_m27[36] = 0x857;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f640 0257 	movw	r2, #2135	; 0x857
 8001bd8:	f8a3 22fa 	strh.w	r2, [r3, #762]	; 0x2fa
     calibTable->dacValB_m27[37] = 0x829;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f640 0229 	movw	r2, #2089	; 0x829
 8001be2:	f8a3 22fc 	strh.w	r2, [r3, #764]	; 0x2fc
     calibTable->dacValB_m27[38] = 0x8f2;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f640 02f2 	movw	r2, #2290	; 0x8f2
 8001bec:	f8a3 22fe 	strh.w	r2, [r3, #766]	; 0x2fe
     calibTable->dacValB_m27[39] = 0x897;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f640 0297 	movw	r2, #2199	; 0x897
 8001bf6:	f8a3 2300 	strh.w	r2, [r3, #768]	; 0x300
     calibTable->dacValB_m27[40] = 0x8cc;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f640 02cc 	movw	r2, #2252	; 0x8cc
 8001c00:	f8a3 2302 	strh.w	r2, [r3, #770]	; 0x302
     calibTable->dacValB_m27[41] = 0x8ca;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8001c0a:	f8a3 2304 	strh.w	r2, [r3, #772]	; 0x304
     calibTable->dacValB_m27[42] = 0x81f;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f640 021f 	movw	r2, #2079	; 0x81f
 8001c14:	f8a3 2306 	strh.w	r2, [r3, #774]	; 0x306
     calibTable->dacValB_m27[43] = 0x7de;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f240 72de 	movw	r2, #2014	; 0x7de
 8001c1e:	f8a3 2308 	strh.w	r2, [r3, #776]	; 0x308
     calibTable->dacValB_m27[44] = 0x864;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f640 0264 	movw	r2, #2148	; 0x864
 8001c28:	f8a3 230a 	strh.w	r2, [r3, #778]	; 0x30a
     calibTable->dacValB_m27[45] = 0x8ce;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f640 02ce 	movw	r2, #2254	; 0x8ce
 8001c32:	f8a3 230c 	strh.w	r2, [r3, #780]	; 0x30c
     calibTable->dacValB_m27[46] = 0x8d9;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f640 02d9 	movw	r2, #2265	; 0x8d9
 8001c3c:	f8a3 230e 	strh.w	r2, [r3, #782]	; 0x30e
     calibTable->dacValB_m27[47] = 0x870;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f44f 6207 	mov.w	r2, #2160	; 0x870
 8001c46:	f8a3 2310 	strh.w	r2, [r3, #784]	; 0x310
     calibTable->dacValB_m27[48] = 0x7de;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f240 72de 	movw	r2, #2014	; 0x7de
 8001c50:	f8a3 2312 	strh.w	r2, [r3, #786]	; 0x312
     calibTable->dacValB_m27[49] = 0x80b;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f640 020b 	movw	r2, #2059	; 0x80b
 8001c5a:	f8a3 2314 	strh.w	r2, [r3, #788]	; 0x314
     calibTable->dacValB_m27[50] = 0x95b;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f640 125b 	movw	r2, #2395	; 0x95b
 8001c64:	f8a3 2316 	strh.w	r2, [r3, #790]	; 0x316
     calibTable->dacValB_m27[51] = 0x89c;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f640 029c 	movw	r2, #2204	; 0x89c
 8001c6e:	f8a3 2318 	strh.w	r2, [r3, #792]	; 0x318
     calibTable->dacValB_m27[52] = 0x95b;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f640 125b 	movw	r2, #2395	; 0x95b
 8001c78:	f8a3 231a 	strh.w	r2, [r3, #794]	; 0x31a
     calibTable->dacValB_m27[53] = 0x7e2;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f240 72e2 	movw	r2, #2018	; 0x7e2
 8001c82:	f8a3 231c 	strh.w	r2, [r3, #796]	; 0x31c
     calibTable->dacValB_m27[54] = 0x8ce;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f640 02ce 	movw	r2, #2254	; 0x8ce
 8001c8c:	f8a3 231e 	strh.w	r2, [r3, #798]	; 0x31e
     calibTable->dacValB_m27[55] = 0x974;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f640 1274 	movw	r2, #2420	; 0x974
 8001c96:	f8a3 2320 	strh.w	r2, [r3, #800]	; 0x320
     calibTable->dacValB_m27[56] = 0x7e7;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f240 72e7 	movw	r2, #2023	; 0x7e7
 8001ca0:	f8a3 2322 	strh.w	r2, [r3, #802]	; 0x322
     calibTable->dacValB_m27[57] = 0x801;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f640 0201 	movw	r2, #2049	; 0x801
 8001caa:	f8a3 2324 	strh.w	r2, [r3, #804]	; 0x324
     calibTable->dacValB_m27[58] = 0x864;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f640 0264 	movw	r2, #2148	; 0x864
 8001cb4:	f8a3 2326 	strh.w	r2, [r3, #806]	; 0x326
     calibTable->dacValB_m27[59] = 0x8a1;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f640 02a1 	movw	r2, #2209	; 0x8a1
 8001cbe:	f8a3 2328 	strh.w	r2, [r3, #808]	; 0x328
     calibTable->dacValB_m27[60] = 0x988;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f640 1288 	movw	r2, #2440	; 0x988
 8001cc8:	f8a3 232a 	strh.w	r2, [r3, #810]	; 0x32a
     calibTable->dacValB_m27[61] = 0x7e3;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f240 72e3 	movw	r2, #2019	; 0x7e3
 8001cd2:	f8a3 232c 	strh.w	r2, [r3, #812]	; 0x32c
     calibTable->dacValB_m27[62] = 0x864;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f640 0264 	movw	r2, #2148	; 0x864
 8001cdc:	f8a3 232e 	strh.w	r2, [r3, #814]	; 0x32e
     calibTable->dacValB_m27[63] = 0x92a;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f640 122a 	movw	r2, #2346	; 0x92a
 8001ce6:	f8a3 2330 	strh.w	r2, [r3, #816]	; 0x330
     calibTable->dacValB_m27[64] = 0x7fc;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8001cf0:	f8a3 2332 	strh.w	r2, [r3, #818]	; 0x332
     calibTable->dacValB_m27[65] = 0x897;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f640 0297 	movw	r2, #2199	; 0x897
 8001cfa:	f8a3 2334 	strh.w	r2, [r3, #820]	; 0x334
     calibTable->dacValB_m27[66] = 0x892;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f640 0292 	movw	r2, #2194	; 0x892
 8001d04:	f8a3 2336 	strh.w	r2, [r3, #822]	; 0x336
     calibTable->dacValB_m27[67] = 0x8af;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f640 02af 	movw	r2, #2223	; 0x8af
 8001d0e:	f8a3 2338 	strh.w	r2, [r3, #824]	; 0x338
     calibTable->dacValB_m27[68] = 0x83a;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f640 023a 	movw	r2, #2106	; 0x83a
 8001d18:	f8a3 233a 	strh.w	r2, [r3, #826]	; 0x33a
     calibTable->dacValB_m27[69] = 0x810;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f44f 6201 	mov.w	r2, #2064	; 0x810
 8001d22:	f8a3 233c 	strh.w	r2, [r3, #828]	; 0x33c
     calibTable->dacValB_m27[70] = 0x83a;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f640 023a 	movw	r2, #2106	; 0x83a
 8001d2c:	f8a3 233e 	strh.w	r2, [r3, #830]	; 0x33e
     calibTable->dacValB_m27[71] = 0x7d4;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f240 72d4 	movw	r2, #2004	; 0x7d4
 8001d36:	f8a3 2340 	strh.w	r2, [r3, #832]	; 0x340
     calibTable->dacValB_m27[72] = 0x914;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f640 1214 	movw	r2, #2324	; 0x914
 8001d40:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
     calibTable->dacValB_m27[73] = 0x7d6;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f240 72d6 	movw	r2, #2006	; 0x7d6
 8001d4a:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
     calibTable->dacValB_m27[74] = 0x8e8;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f640 02e8 	movw	r2, #2280	; 0x8e8
 8001d54:	f8a3 2346 	strh.w	r2, [r3, #838]	; 0x346
     calibTable->dacValB_m27[75] = 0x7e8;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 8001d5e:	f8a3 2348 	strh.w	r2, [r3, #840]	; 0x348
     calibTable->dacValB_m27[76] = 0x8e7;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f640 02e7 	movw	r2, #2279	; 0x8e7
 8001d68:	f8a3 234a 	strh.w	r2, [r3, #842]	; 0x34a
     calibTable->dacValB_m27[77] = 0x8fa;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f640 02fa 	movw	r2, #2298	; 0x8fa
 8001d72:	f8a3 234c 	strh.w	r2, [r3, #844]	; 0x34c
     calibTable->dacValB_m27[78] = 0xa82;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f640 2282 	movw	r2, #2690	; 0xa82
 8001d7c:	f8a3 234e 	strh.w	r2, [r3, #846]	; 0x34e
     calibTable->dacValB_m27[79] = 0x86c;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f640 026c 	movw	r2, #2156	; 0x86c
 8001d86:	f8a3 2350 	strh.w	r2, [r3, #848]	; 0x350
     calibTable->dacValB_m27[80] = 0x906;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f640 1206 	movw	r2, #2310	; 0x906
 8001d90:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
     calibTable->dacValB_m27[81] = 0x8f8;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f640 02f8 	movw	r2, #2296	; 0x8f8
 8001d9a:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
     calibTable->dacValB_m27[82] = 0x885;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f640 0285 	movw	r2, #2181	; 0x885
 8001da4:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356
     calibTable->dacValB_m27[83] = 0x884;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f640 0284 	movw	r2, #2180	; 0x884
 8001dae:	f8a3 2358 	strh.w	r2, [r3, #856]	; 0x358
     calibTable->dacValB_m27[84] = 0x930;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f44f 6213 	mov.w	r2, #2352	; 0x930
 8001db8:	f8a3 235a 	strh.w	r2, [r3, #858]	; 0x35a
     calibTable->dacValB_m27[85] = 0x865;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f640 0265 	movw	r2, #2149	; 0x865
 8001dc2:	f8a3 235c 	strh.w	r2, [r3, #860]	; 0x35c
     calibTable->dacValB_m27[86] = 0x8d0;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f44f 620d 	mov.w	r2, #2256	; 0x8d0
 8001dcc:	f8a3 235e 	strh.w	r2, [r3, #862]	; 0x35e
     calibTable->dacValB_m27[87] = 0x7e7;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f240 72e7 	movw	r2, #2023	; 0x7e7
 8001dd6:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
     calibTable->dacValB_m27[88] = 0x8b9;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f640 02b9 	movw	r2, #2233	; 0x8b9
 8001de0:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
     calibTable->dacValB_m27[89] = 0xab4;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f640 22b4 	movw	r2, #2740	; 0xab4
 8001dea:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
     calibTable->dacValB_m27[90] = 0x8c8;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f640 02c8 	movw	r2, #2248	; 0x8c8
 8001df4:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
     calibTable->dacValB_m27[91] = 0x8e9;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f640 02e9 	movw	r2, #2281	; 0x8e9
 8001dfe:	f8a3 2368 	strh.w	r2, [r3, #872]	; 0x368
     calibTable->dacValB_m27[92] = 0xaff;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f640 22ff 	movw	r2, #2815	; 0xaff
 8001e08:	f8a3 236a 	strh.w	r2, [r3, #874]	; 0x36a
     calibTable->dacValB_m27[93] = 0x7da;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f240 72da 	movw	r2, #2010	; 0x7da
 8001e12:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
     calibTable->dacValB_m27[94] = 0x804;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f640 0204 	movw	r2, #2052	; 0x804
 8001e1c:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
     calibTable->dacValB_m27[95] = 0x7da;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f240 72da 	movw	r2, #2010	; 0x7da
 8001e26:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
     calibTable->dacValB_m27[96] = 0x804;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f640 0204 	movw	r2, #2052	; 0x804
 8001e30:	f8a3 2372 	strh.w	r2, [r3, #882]	; 0x372
     calibTable->dacValB_m27[97] = 0x7da;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f240 72da 	movw	r2, #2010	; 0x7da
 8001e3a:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
     calibTable->dacValB_m27[98] = 0x8ca;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8001e44:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
     calibTable->dacValB_m27[99] = 0x947;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f640 1247 	movw	r2, #2375	; 0x947
 8001e4e:	f8a3 2378 	strh.w	r2, [r3, #888]	; 0x378
     calibTable->dacValB_m27[100] = 0x8fe;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f640 02fe 	movw	r2, #2302	; 0x8fe
 8001e58:	f8a3 237a 	strh.w	r2, [r3, #890]	; 0x37a
     calibTable->dacValB_m27[101] = 0x8fc;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8001e62:	f8a3 237c 	strh.w	r2, [r3, #892]	; 0x37c
     calibTable->dacValB_m27[102] = 0x8ed;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f640 02ed 	movw	r2, #2285	; 0x8ed
 8001e6c:	f8a3 237e 	strh.w	r2, [r3, #894]	; 0x37e
     calibTable->dacValB_m27[103] = 0x989;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f640 1289 	movw	r2, #2441	; 0x989
 8001e76:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
     calibTable->dacValB_m27[104] = 0x92e;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f640 122e 	movw	r2, #2350	; 0x92e
 8001e80:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
     calibTable->dacValB_m27[105] = 0x930;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f44f 6213 	mov.w	r2, #2352	; 0x930
 8001e8a:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
     calibTable->dacValB_m27[106] = 0x9cf;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f640 12cf 	movw	r2, #2511	; 0x9cf
 8001e94:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
     calibTable->dacValB_m27[107] = 0x979;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f640 1279 	movw	r2, #2425	; 0x979
 8001e9e:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
     calibTable->dacValB_m27[108] = 0x9cf;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f640 12cf 	movw	r2, #2511	; 0x9cf
 8001ea8:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
     calibTable->dacValB_m27[109] = 0x979;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f640 1279 	movw	r2, #2425	; 0x979
 8001eb2:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
     calibTable->dacValB_m27[110] = 0x9e6;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f640 12e6 	movw	r2, #2534	; 0x9e6
 8001ebc:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
     calibTable->dacValB_m27[111] = 0x9fc;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8001ec6:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
     calibTable->dacValB_m27[112] = 0x992;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f640 1292 	movw	r2, #2450	; 0x992
 8001ed0:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
     calibTable->dacValB_m27[113] = 0xaa9;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f640 22a9 	movw	r2, #2729	; 0xaa9
 8001eda:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
     calibTable->dacValB_m27[114] = 0xbd0;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
 8001ee4:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
     calibTable->dacValB_m27[115] = 0xc1c;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f640 421c 	movw	r2, #3100	; 0xc1c
 8001eee:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
     calibTable->dacValB_m27[116] = 0x9c6;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f640 12c6 	movw	r2, #2502	; 0x9c6
 8001ef8:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
     calibTable->dacValB_m27[117] = 0xb2b;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f640 322b 	movw	r2, #2859	; 0xb2b
 8001f02:	f8a3 239c 	strh.w	r2, [r3, #924]	; 0x39c
     calibTable->dacValB_m27[118] = 0x9d8;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f640 12d8 	movw	r2, #2520	; 0x9d8
 8001f0c:	f8a3 239e 	strh.w	r2, [r3, #926]	; 0x39e
     calibTable->dacValB_m27[119] = 0xc1f;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f640 421f 	movw	r2, #3103	; 0xc1f
 8001f16:	f8a3 23a0 	strh.w	r2, [r3, #928]	; 0x3a0
     calibTable->dacValB_m27[120] = 0xb5d;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f640 325d 	movw	r2, #2909	; 0xb5d
 8001f20:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
     calibTable->dacValB_m27[121] = 0xc50;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f44f 6245 	mov.w	r2, #3152	; 0xc50
 8001f2a:	f8a3 23a4 	strh.w	r2, [r3, #932]	; 0x3a4
     calibTable->dacValB_m27[122] = 0xc4e;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f640 424e 	movw	r2, #3150	; 0xc4e
 8001f34:	f8a3 23a6 	strh.w	r2, [r3, #934]	; 0x3a6
     calibTable->dacValB_m27[123] = 0xc4c;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f640 424c 	movw	r2, #3148	; 0xc4c
 8001f3e:	f8a3 23a8 	strh.w	r2, [r3, #936]	; 0x3a8
     calibTable->dacValB_m27[124] = 0xa0e;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f640 220e 	movw	r2, #2574	; 0xa0e
 8001f48:	f8a3 23aa 	strh.w	r2, [r3, #938]	; 0x3aa
     calibTable->dacValB_m27[125] = 0xc76;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f640 4276 	movw	r2, #3190	; 0xc76
 8001f52:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
     calibTable->dacValB_m27[126] = 0xbed;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f640 32ed 	movw	r2, #3053	; 0xbed
 8001f5c:	f8a3 23ae 	strh.w	r2, [r3, #942]	; 0x3ae
     calibTable->dacValB_m27[127] = 0xa2f;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f640 222f 	movw	r2, #2607	; 0xa2f
 8001f66:	f8a3 23b0 	strh.w	r2, [r3, #944]	; 0x3b0
     calibTable->dacValB_m27[128] = 0xa36;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f640 2236 	movw	r2, #2614	; 0xa36
 8001f70:	f8a3 23b2 	strh.w	r2, [r3, #946]	; 0x3b2
     calibTable->dacValB_m27[129] = 0xc80;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001f7a:	f8a3 23b4 	strh.w	r2, [r3, #948]	; 0x3b4
     calibTable->dacValB_m27[130] = 0xc71;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f640 4271 	movw	r2, #3185	; 0xc71
 8001f84:	f8a3 23b6 	strh.w	r2, [r3, #950]	; 0x3b6
     calibTable->dacValB_m27[131] = 0xa55;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f640 2255 	movw	r2, #2645	; 0xa55
 8001f8e:	f8a3 23b8 	strh.w	r2, [r3, #952]	; 0x3b8
     calibTable->dacValB_m27[132] = 0xcac;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f640 42ac 	movw	r2, #3244	; 0xcac
 8001f98:	f8a3 23ba 	strh.w	r2, [r3, #954]	; 0x3ba
     calibTable->dacValB_m27[133] = 0xa6b;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f640 226b 	movw	r2, #2667	; 0xa6b
 8001fa2:	f8a3 23bc 	strh.w	r2, [r3, #956]	; 0x3bc
     calibTable->dacValB_m27[134] = 0xcbb;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f640 42bb 	movw	r2, #3259	; 0xcbb
 8001fac:	f8a3 23be 	strh.w	r2, [r3, #958]	; 0x3be
     calibTable->dacValB_m27[135] = 0xa7d;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f640 227d 	movw	r2, #2685	; 0xa7d
 8001fb6:	f8a3 23c0 	strh.w	r2, [r3, #960]	; 0x3c0
     calibTable->dacValB_m27[136] = 0xb9a;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f640 329a 	movw	r2, #2970	; 0xb9a
 8001fc0:	f8a3 23c2 	strh.w	r2, [r3, #962]	; 0x3c2
     calibTable->dacValB_m27[137] = 0xba7;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f640 32a7 	movw	r2, #2983	; 0xba7
 8001fca:	f8a3 23c4 	strh.w	r2, [r3, #964]	; 0x3c4
     calibTable->dacValB_m27[138] = 0xab4;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f640 22b4 	movw	r2, #2740	; 0xab4
 8001fd4:	f8a3 23c6 	strh.w	r2, [r3, #966]	; 0x3c6
     calibTable->dacValB_m27[139] = 0xbe4;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f640 32e4 	movw	r2, #3044	; 0xbe4
 8001fde:	f8a3 23c8 	strh.w	r2, [r3, #968]	; 0x3c8
     calibTable->dacValB_m27[140] = 0xab4;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f640 22b4 	movw	r2, #2740	; 0xab4
 8001fe8:	f8a3 23ca 	strh.w	r2, [r3, #970]	; 0x3ca
     calibTable->dacValB_m27[141] = 0xbbc;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f640 32bc 	movw	r2, #3004	; 0xbbc
 8001ff2:	f8a3 23cc 	strh.w	r2, [r3, #972]	; 0x3cc
     calibTable->dacValB_m27[142] = 0xbba;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f640 32ba 	movw	r2, #3002	; 0xbba
 8001ffc:	f8a3 23ce 	strh.w	r2, [r3, #974]	; 0x3ce
     calibTable->dacValB_m27[143] = 0xd02;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f640 5202 	movw	r2, #3330	; 0xd02
 8002006:	f8a3 23d0 	strh.w	r2, [r3, #976]	; 0x3d0
     calibTable->dacValB_m27[144] = 0xbf3;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f640 32f3 	movw	r2, #3059	; 0xbf3
 8002010:	f8a3 23d2 	strh.w	r2, [r3, #978]	; 0x3d2
     calibTable->dacValB_m27[145] = 0xaf0;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 800201a:	f8a3 23d4 	strh.w	r2, [r3, #980]	; 0x3d4
     calibTable->dacValB_m27[146] = 0xaed;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f640 22ed 	movw	r2, #2797	; 0xaed
 8002024:	f8a3 23d6 	strh.w	r2, [r3, #982]	; 0x3d6
     calibTable->dacValB_m27[147] = 0xaf8;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f640 22f8 	movw	r2, #2808	; 0xaf8
 800202e:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
     calibTable->dacValB_m27[148] = 0xcfc;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f640 42fc 	movw	r2, #3324	; 0xcfc
 8002038:	f8a3 23da 	strh.w	r2, [r3, #986]	; 0x3da
     calibTable->dacValB_m27[149] = 0xc18;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f640 4218 	movw	r2, #3096	; 0xc18
 8002042:	f8a3 23dc 	strh.w	r2, [r3, #988]	; 0x3dc
     calibTable->dacValB_m27[150] = 0xb0b;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f640 320b 	movw	r2, #2827	; 0xb0b
 800204c:	f8a3 23de 	strh.w	r2, [r3, #990]	; 0x3de
     calibTable->dacValB_m27[151] = 0xb18;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f640 3218 	movw	r2, #2840	; 0xb18
 8002056:	f8a3 23e0 	strh.w	r2, [r3, #992]	; 0x3e0
     calibTable->dacValB_m27[152] = 0xb1b;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f640 321b 	movw	r2, #2843	; 0xb1b
 8002060:	f8a3 23e2 	strh.w	r2, [r3, #994]	; 0x3e2
     calibTable->dacValB_m27[153] = 0xc08;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f640 4208 	movw	r2, #3080	; 0xc08
 800206a:	f8a3 23e4 	strh.w	r2, [r3, #996]	; 0x3e4
     calibTable->dacValB_m27[154] = 0xb2a;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f640 322a 	movw	r2, #2858	; 0xb2a
 8002074:	f8a3 23e6 	strh.w	r2, [r3, #998]	; 0x3e6
     calibTable->dacValB_m27[155] = 0xb2f;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f640 322f 	movw	r2, #2863	; 0xb2f
 800207e:	f8a3 23e8 	strh.w	r2, [r3, #1000]	; 0x3e8
     calibTable->dacValB_m27[156] = 0xd09;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f640 5209 	movw	r2, #3337	; 0xd09
 8002088:	f8a3 23ea 	strh.w	r2, [r3, #1002]	; 0x3ea
     calibTable->dacValB_m27[157] = 0xc0a;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f640 420a 	movw	r2, #3082	; 0xc0a
 8002092:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
     calibTable->dacValB_m27[158] = 0xb4f;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f640 324f 	movw	r2, #2895	; 0xb4f
 800209c:	f8a3 23ee 	strh.w	r2, [r3, #1006]	; 0x3ee
     calibTable->dacValB_m27[159] = 0xb56;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f640 3256 	movw	r2, #2902	; 0xb56
 80020a6:	f8a3 23f0 	strh.w	r2, [r3, #1008]	; 0x3f0
     calibTable->dacValB_m27[160] = 0xb6d;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f640 326d 	movw	r2, #2925	; 0xb6d
 80020b0:	f8a3 23f2 	strh.w	r2, [r3, #1010]	; 0x3f2
     calibTable->dacValB_m27[161] = 0xb44;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f640 3244 	movw	r2, #2884	; 0xb44
 80020ba:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4
     calibTable->dacValB_m27[162] = 0x1000;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020c4:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

 }
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
	...

080020d4 <volt2dgt>:
// floor()
// Пример: 
// Следующий фрагмент кода выводит на экран «10»:
// printf("%f", floor(10.9));

uint16_t volt2dgt(Table_t *calibTable, int16_t volt){
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	807b      	strh	r3, [r7, #2]

// TODO: Нужно ли учитывать Ктр? volt = volt*Ktr 
float count = (abs(MIN_VOLT_MODE_12)+abs(MAX_VOLT_MODE_12))/STEP_CALIBRATE;
 80020e0:	4b3f      	ldr	r3, [pc, #252]	; (80021e0 <volt2dgt+0x10c>)
 80020e2:	60fb      	str	r3, [r7, #12]
uint16_t y = (floor((count*abs(MIN_VOLT_MODE_12))/(abs(MIN_VOLT_MODE_12)+abs(MAX_VOLT_MODE_12))/abs(MIN_VOLT_MODE_12)*volt+(count*abs(MIN_VOLT_MODE_12))/(abs(MIN_VOLT_MODE_12)+abs(MAX_VOLT_MODE_12)))); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
 80020e4:	493f      	ldr	r1, [pc, #252]	; (80021e4 <volt2dgt+0x110>)
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f7fe fbac 	bl	8000844 <__aeabi_fmul>
 80020ec:	4603      	mov	r3, r0
 80020ee:	493e      	ldr	r1, [pc, #248]	; (80021e8 <volt2dgt+0x114>)
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe fc5b 	bl	80009ac <__aeabi_fdiv>
 80020f6:	4603      	mov	r3, r0
 80020f8:	493a      	ldr	r1, [pc, #232]	; (80021e4 <volt2dgt+0x110>)
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fc56 	bl	80009ac <__aeabi_fdiv>
 8002100:	4603      	mov	r3, r0
 8002102:	461c      	mov	r4, r3
 8002104:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe fb47 	bl	800079c <__aeabi_i2f>
 800210e:	4603      	mov	r3, r0
 8002110:	4619      	mov	r1, r3
 8002112:	4620      	mov	r0, r4
 8002114:	f7fe fb96 	bl	8000844 <__aeabi_fmul>
 8002118:	4603      	mov	r3, r0
 800211a:	461c      	mov	r4, r3
 800211c:	4931      	ldr	r1, [pc, #196]	; (80021e4 <volt2dgt+0x110>)
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f7fe fb90 	bl	8000844 <__aeabi_fmul>
 8002124:	4603      	mov	r3, r0
 8002126:	4930      	ldr	r1, [pc, #192]	; (80021e8 <volt2dgt+0x114>)
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe fc3f 	bl	80009ac <__aeabi_fdiv>
 800212e:	4603      	mov	r3, r0
 8002130:	4619      	mov	r1, r3
 8002132:	4620      	mov	r0, r4
 8002134:	f7fe fa7e 	bl	8000634 <__addsf3>
 8002138:	4603      	mov	r3, r0
 800213a:	4618      	mov	r0, r3
 800213c:	f7fe f974 	bl	8000428 <__aeabi_f2d>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	4610      	mov	r0, r2
 8002146:	4619      	mov	r1, r3
 8002148:	f00b fbd2 	bl	800d8f0 <floor>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4610      	mov	r0, r2
 8002152:	4619      	mov	r1, r3
 8002154:	f7fe fa48 	bl	80005e8 <__aeabi_d2uiz>
 8002158:	4603      	mov	r3, r0
 800215a:	817b      	strh	r3, [r7, #10]
uint16_t CodeX = (((calibTable->dacValA_m12[y+1+1]-calibTable->dacValA_m12[y])/(((y+1+1) * STEP_CALIBRATE) -abs( MIN_VOLT_MODE_12)-((y+1) * STEP_CALIBRATE) - abs( MIN_VOLT_MODE_12))))*(volt-((y+1) * STEP_CALIBRATE) - abs( MIN_VOLT_MODE_12))+calibTable->dacValA_m12[y+1];
 800215c:	897b      	ldrh	r3, [r7, #10]
 800215e:	3302      	adds	r3, #2
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	3304      	adds	r3, #4
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	889b      	ldrh	r3, [r3, #4]
 800216a:	4619      	mov	r1, r3
 800216c:	897b      	ldrh	r3, [r7, #10]
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	3304      	adds	r3, #4
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	4413      	add	r3, r2
 8002176:	889b      	ldrh	r3, [r3, #4]
 8002178:	1aca      	subs	r2, r1, r3
 800217a:	897b      	ldrh	r3, [r7, #10]
 800217c:	3302      	adds	r3, #2
 800217e:	21c8      	movs	r1, #200	; 0xc8
 8002180:	fb01 f303 	mul.w	r3, r1, r3
 8002184:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 8002188:	3b08      	subs	r3, #8
 800218a:	8979      	ldrh	r1, [r7, #10]
 800218c:	3101      	adds	r1, #1
 800218e:	f06f 00c7 	mvn.w	r0, #199	; 0xc7
 8002192:	fb00 f101 	mul.w	r1, r0, r1
 8002196:	440b      	add	r3, r1
 8002198:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 800219c:	3b08      	subs	r3, #8
 800219e:	fb92 f3f3 	sdiv	r3, r2, r3
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80021a8:	897b      	ldrh	r3, [r7, #10]
 80021aa:	3301      	adds	r3, #1
 80021ac:	f06f 00c7 	mvn.w	r0, #199	; 0xc7
 80021b0:	fb00 f303 	mul.w	r3, r0, r3
 80021b4:	440b      	add	r3, r1
 80021b6:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 80021ba:	3b08      	subs	r3, #8
 80021bc:	b29b      	uxth	r3, r3
 80021be:	fb03 f302 	mul.w	r3, r3, r2
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	897b      	ldrh	r3, [r7, #10]
 80021c6:	3301      	adds	r3, #1
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	3304      	adds	r3, #4
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	440b      	add	r3, r1
 80021d0:	889b      	ldrh	r3, [r3, #4]
 80021d2:	4413      	add	r3, r2
 80021d4:	813b      	strh	r3, [r7, #8]
	return CodeX;
 80021d6:	893b      	ldrh	r3, [r7, #8]





}
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd90      	pop	{r4, r7, pc}
 80021e0:	42aa0000 	.word	0x42aa0000
 80021e4:	459c4000 	.word	0x459c4000
 80021e8:	4684d000 	.word	0x4684d000

080021ec <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80021f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80021f8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	d013      	beq.n	800222c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002204:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002208:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800220c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00b      	beq.n	800222c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002214:	e000      	b.n	8002218 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002216:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002218:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0f9      	beq.n	8002216 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002222:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	b2d2      	uxtb	r2, r2
 800222a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800222c:	687b      	ldr	r3, [r7, #4]
}
 800222e:	4618      	mov	r0, r3
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <DWT_Init>:
#define SCB_DEMCR   *(volatile unsigned long *)0xE000EDFC

/******************************************************************************/
/* inline func */
__STATIC_INLINE void DWT_Init(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 800223c:	4b07      	ldr	r3, [pc, #28]	; (800225c <DWT_Init+0x24>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4a06      	ldr	r2, [pc, #24]	; (800225c <DWT_Init+0x24>)
 8002242:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002246:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 8002248:	4b05      	ldr	r3, [pc, #20]	; (8002260 <DWT_Init+0x28>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a04      	ldr	r2, [pc, #16]	; (8002260 <DWT_Init+0x28>)
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	6013      	str	r3, [r2, #0]
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr
 800225c:	e000edf0 	.word	0xe000edf0
 8002260:	e0001000 	.word	0xe0001000

08002264 <_write>:
static void MX_TIM4_Init(void);
static void MX_CRC_Init(void);
/* USER CODE BEGIN PFP */
//**************************************************************************
#if DEBUG_SWO
int _write(int32_t file, uint8_t *ptr, int32_t len) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	e009      	b.n	800228a <_write+0x26>
		ITM_SendChar(*ptr++);
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	1c5a      	adds	r2, r3, #1
 800227a:	60ba      	str	r2, [r7, #8]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff ffb4 	bl	80021ec <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	3301      	adds	r3, #1
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	429a      	cmp	r2, r3
 8002290:	dbf1      	blt.n	8002276 <_write+0x12>
	}
	return len;
 8002292:	687b      	ldr	r3, [r7, #4]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <getCRC_table_a_m12>:
//	DAC_AD5322_Ch1Ch2(&hspi1,VDAC_A,VDAC_B);
//}
//--------------------------------------------------------------------------
union NVRAM DevNVRAM;
//--------------------------------------------------------------------------
uint32_t getCRC_table_a_m12(){
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
//	uint16_t len_ = sizeof(aqrr)/(sizeof(uint32_t)*2);
	return HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table.dacValA_m12,  sizeof(DevNVRAM.calibration_table.dacValA_m12)/(sizeof(uint32_t)*2));
 80022a0:	2216      	movs	r2, #22
 80022a2:	4903      	ldr	r1, [pc, #12]	; (80022b0 <getCRC_table_a_m12+0x14>)
 80022a4:	4803      	ldr	r0, [pc, #12]	; (80022b4 <getCRC_table_a_m12+0x18>)
 80022a6:	f002 f88c 	bl	80043c2 <HAL_CRC_Calculate>
 80022aa:	4603      	mov	r3, r0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200004c0 	.word	0x200004c0
 80022b4:	200008fc 	.word	0x200008fc

080022b8 <getCRC_table_b_m12>:
uint32_t getCRC_table_b_m12(){
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
//	uint16_t len_ = sizeof(aqrr)/(sizeof(uint32_t)*2);
	return HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table.dacValB_m12,  sizeof(DevNVRAM.calibration_table.dacValB_m12)/(sizeof(uint32_t)*2));
 80022bc:	2216      	movs	r2, #22
 80022be:	4903      	ldr	r1, [pc, #12]	; (80022cc <getCRC_table_b_m12+0x14>)
 80022c0:	4803      	ldr	r0, [pc, #12]	; (80022d0 <getCRC_table_b_m12+0x18>)
 80022c2:	f002 f87e 	bl	80043c2 <HAL_CRC_Calculate>
 80022c6:	4603      	mov	r3, r0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000570 	.word	0x20000570
 80022d0:	200008fc 	.word	0x200008fc

080022d4 <getCRC_table_a_m27>:
uint32_t getCRC_table_a_m27(){
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
//	uint16_t len_ = sizeof(aqrr)/(sizeof(uint32_t)*2);
	return HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table.dacValA_m27,  sizeof(DevNVRAM.calibration_table.dacValA_m27)/(sizeof(uint32_t)*2));
 80022d8:	2228      	movs	r2, #40	; 0x28
 80022da:	4903      	ldr	r1, [pc, #12]	; (80022e8 <getCRC_table_a_m27+0x14>)
 80022dc:	4803      	ldr	r0, [pc, #12]	; (80022ec <getCRC_table_a_m27+0x18>)
 80022de:	f002 f870 	bl	80043c2 <HAL_CRC_Calculate>
 80022e2:	4603      	mov	r3, r0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000620 	.word	0x20000620
 80022ec:	200008fc 	.word	0x200008fc

080022f0 <getCRC_table_b_m27>:
uint32_t getCRC_table_b_m27(){
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
//	uint16_t len_ = sizeof(aqrr)/(sizeof(uint32_t)*2);
	return HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table.dacValB_m27,  sizeof(DevNVRAM.calibration_table.dacValB_m27)/(sizeof(uint32_t)*2));
 80022f4:	2228      	movs	r2, #40	; 0x28
 80022f6:	4903      	ldr	r1, [pc, #12]	; (8002304 <getCRC_table_b_m27+0x14>)
 80022f8:	4803      	ldr	r0, [pc, #12]	; (8002308 <getCRC_table_b_m27+0x18>)
 80022fa:	f002 f862 	bl	80043c2 <HAL_CRC_Calculate>
 80022fe:	4603      	mov	r3, r0
}
 8002300:	4618      	mov	r0, r3
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20000766 	.word	0x20000766
 8002308:	200008fc 	.word	0x200008fc

0800230c <SetDacA>:
//--------------------------------------------------------------------------

//**************************************************************************
void SetDacA(int16_t da) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	80fb      	strh	r3, [r7, #6]
	VDAC_A = volt2dgt(&(DevNVRAM.calibration_table), da);
 8002316:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800231a:	4619      	mov	r1, r3
 800231c:	4808      	ldr	r0, [pc, #32]	; (8002340 <SetDacA+0x34>)
 800231e:	f7ff fed9 	bl	80020d4 <volt2dgt>
 8002322:	4603      	mov	r3, r0
 8002324:	461a      	mov	r2, r3
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <SetDacA+0x38>)
 8002328:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch1(&hspi1, VDAC_A);
 800232a:	4b06      	ldr	r3, [pc, #24]	; (8002344 <SetDacA+0x38>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	4619      	mov	r1, r3
 8002330:	4805      	ldr	r0, [pc, #20]	; (8002348 <SetDacA+0x3c>)
 8002332:	f7fe fc03 	bl	8000b3c <DAC_AD5322_Ch1>
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	200004b4 	.word	0x200004b4
 8002344:	2000024c 	.word	0x2000024c
 8002348:	2000097c 	.word	0x2000097c

0800234c <SetDacB>:
void SetDacB(int16_t db) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	80fb      	strh	r3, [r7, #6]
	VDAC_B = volt2dgt(&(DevNVRAM.calibration_table), db);
 8002356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800235a:	4619      	mov	r1, r3
 800235c:	4808      	ldr	r0, [pc, #32]	; (8002380 <SetDacB+0x34>)
 800235e:	f7ff feb9 	bl	80020d4 <volt2dgt>
 8002362:	4603      	mov	r3, r0
 8002364:	461a      	mov	r2, r3
 8002366:	4b07      	ldr	r3, [pc, #28]	; (8002384 <SetDacB+0x38>)
 8002368:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch2(&hspi1, VDAC_B);
 800236a:	4b06      	ldr	r3, [pc, #24]	; (8002384 <SetDacB+0x38>)
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	4619      	mov	r1, r3
 8002370:	4805      	ldr	r0, [pc, #20]	; (8002388 <SetDacB+0x3c>)
 8002372:	f7fe fc2a 	bl	8000bca <DAC_AD5322_Ch2>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200004b4 	.word	0x200004b4
 8002384:	2000024e 	.word	0x2000024e
 8002388:	2000097c 	.word	0x2000097c

0800238c <SetAllDAC>:
void SetAllDAC() {
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0

	DAC_AD5322_Ch1Ch2(&hspi1,VDAC_A,VDAC_B);
 8002390:	4b04      	ldr	r3, [pc, #16]	; (80023a4 <SetAllDAC+0x18>)
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	4a04      	ldr	r2, [pc, #16]	; (80023a8 <SetAllDAC+0x1c>)
 8002396:	8812      	ldrh	r2, [r2, #0]
 8002398:	4619      	mov	r1, r3
 800239a:	4804      	ldr	r0, [pc, #16]	; (80023ac <SetAllDAC+0x20>)
 800239c:	f7fe fc5c 	bl	8000c58 <DAC_AD5322_Ch1Ch2>
}
 80023a0:	bf00      	nop
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	2000024c 	.word	0x2000024c
 80023a8:	2000024e 	.word	0x2000024e
 80023ac:	2000097c 	.word	0x2000097c

080023b0 <GetDacA>:
uint16_t GetDacA() {
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
	return VDAC_A;
 80023b4:	4b02      	ldr	r3, [pc, #8]	; (80023c0 <GetDacA+0x10>)
 80023b6:	881b      	ldrh	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr
 80023c0:	2000024c 	.word	0x2000024c

080023c4 <GetDacB>:
uint16_t GetDacB() {
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
	return VDAC_B;
 80023c8:	4b02      	ldr	r3, [pc, #8]	; (80023d4 <GetDacB+0x10>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	2000024e 	.word	0x2000024e

080023d8 <GetBtnRunState>:
uint32_t time_key3 = 0;

uint8_t btn3_long_rd = 0;
uint8_t btn3_short_rd = 0;
//--------------------------------------------------------------------------
uint8_t GetBtnRunState() {
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x00) {
 80023dc:	4b1d      	ldr	r3, [pc, #116]	; (8002454 <GetBtnRunState+0x7c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10b      	bne.n	80023fc <GetBtnRunState+0x24>
 80023e4:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <GetBtnRunState+0x80>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d107      	bne.n	80023fc <GetBtnRunState+0x24>
		btn1_long_rd	 = 0;
 80023ec:	4b1a      	ldr	r3, [pc, #104]	; (8002458 <GetBtnRunState+0x80>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
		btn1_short_rd	 = 0;
 80023f2:	4b18      	ldr	r3, [pc, #96]	; (8002454 <GetBtnRunState+0x7c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
		return 0x00;
 80023f8:	2300      	movs	r3, #0
 80023fa:	e026      	b.n	800244a <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x01 && btn1_long_rd == 0x00) {
 80023fc:	4b15      	ldr	r3, [pc, #84]	; (8002454 <GetBtnRunState+0x7c>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d10b      	bne.n	800241c <GetBtnRunState+0x44>
 8002404:	4b14      	ldr	r3, [pc, #80]	; (8002458 <GetBtnRunState+0x80>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d107      	bne.n	800241c <GetBtnRunState+0x44>
		btn1_long_rd 	= 0;
 800240c:	4b12      	ldr	r3, [pc, #72]	; (8002458 <GetBtnRunState+0x80>)
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
		btn1_short_rd 	= 0;
 8002412:	4b10      	ldr	r3, [pc, #64]	; (8002454 <GetBtnRunState+0x7c>)
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
		return 0x01;
 8002418:	2301      	movs	r3, #1
 800241a:	e016      	b.n	800244a <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x01) {
 800241c:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <GetBtnRunState+0x7c>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10b      	bne.n	800243c <GetBtnRunState+0x64>
 8002424:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <GetBtnRunState+0x80>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d107      	bne.n	800243c <GetBtnRunState+0x64>
		btn1_long_rd 	= 0;
 800242c:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <GetBtnRunState+0x80>)
 800242e:	2200      	movs	r2, #0
 8002430:	701a      	strb	r2, [r3, #0]
		btn1_short_rd 	= 0;
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <GetBtnRunState+0x7c>)
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8002438:	2302      	movs	r3, #2
 800243a:	e006      	b.n	800244a <GetBtnRunState+0x72>
	}

	btn1_long_rd 		= 0;
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <GetBtnRunState+0x80>)
 800243e:	2200      	movs	r2, #0
 8002440:	701a      	strb	r2, [r3, #0]
	btn1_short_rd	 	= 0;
 8002442:	4b04      	ldr	r3, [pc, #16]	; (8002454 <GetBtnRunState+0x7c>)
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]

//	if (short_state1 == 0x00 && long_state1 == 0x00)	return 0x00;
//	if (short_state1 == 0x01 && long_state1 == 0x00)	return 0x01;
//	if (short_state1 == 0x00 && long_state1 == 0x01)	return 0x02;
	return 0x00;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	20000259 	.word	0x20000259
 8002458:	20000258 	.word	0x20000258

0800245c <GetBtnUpState>:
//--------------------------------------------------------------------------
uint8_t GetBtnUpState() {
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x00) {
 8002460:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <GetBtnUpState+0x7c>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10b      	bne.n	8002480 <GetBtnUpState+0x24>
 8002468:	4b1c      	ldr	r3, [pc, #112]	; (80024dc <GetBtnUpState+0x80>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d107      	bne.n	8002480 <GetBtnUpState+0x24>
		btn2_long_rd	 = 0;
 8002470:	4b1a      	ldr	r3, [pc, #104]	; (80024dc <GetBtnUpState+0x80>)
 8002472:	2200      	movs	r2, #0
 8002474:	701a      	strb	r2, [r3, #0]
		btn2_short_rd	 = 0;
 8002476:	4b18      	ldr	r3, [pc, #96]	; (80024d8 <GetBtnUpState+0x7c>)
 8002478:	2200      	movs	r2, #0
 800247a:	701a      	strb	r2, [r3, #0]
		return 0x00;
 800247c:	2300      	movs	r3, #0
 800247e:	e026      	b.n	80024ce <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x01 && btn2_long_rd == 0x00) {
 8002480:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <GetBtnUpState+0x7c>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d10b      	bne.n	80024a0 <GetBtnUpState+0x44>
 8002488:	4b14      	ldr	r3, [pc, #80]	; (80024dc <GetBtnUpState+0x80>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d107      	bne.n	80024a0 <GetBtnUpState+0x44>
		btn2_long_rd 	= 0;
 8002490:	4b12      	ldr	r3, [pc, #72]	; (80024dc <GetBtnUpState+0x80>)
 8002492:	2200      	movs	r2, #0
 8002494:	701a      	strb	r2, [r3, #0]
		btn2_short_rd 	= 0;
 8002496:	4b10      	ldr	r3, [pc, #64]	; (80024d8 <GetBtnUpState+0x7c>)
 8002498:	2200      	movs	r2, #0
 800249a:	701a      	strb	r2, [r3, #0]
		return 0x01;
 800249c:	2301      	movs	r3, #1
 800249e:	e016      	b.n	80024ce <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x01) {
 80024a0:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <GetBtnUpState+0x7c>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10b      	bne.n	80024c0 <GetBtnUpState+0x64>
 80024a8:	4b0c      	ldr	r3, [pc, #48]	; (80024dc <GetBtnUpState+0x80>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d107      	bne.n	80024c0 <GetBtnUpState+0x64>
		btn2_long_rd 	= 0;
 80024b0:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <GetBtnUpState+0x80>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]
		btn2_short_rd 	= 0;
 80024b6:	4b08      	ldr	r3, [pc, #32]	; (80024d8 <GetBtnUpState+0x7c>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]
		return 0x02;
 80024bc:	2302      	movs	r3, #2
 80024be:	e006      	b.n	80024ce <GetBtnUpState+0x72>
	}

	btn2_long_rd 		= 0;
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <GetBtnUpState+0x80>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	701a      	strb	r2, [r3, #0]
	btn2_short_rd	 	= 0;
 80024c6:	4b04      	ldr	r3, [pc, #16]	; (80024d8 <GetBtnUpState+0x7c>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
//	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
//	if (short_state2 == 0x00 && long_state2 == 0x00)	return 0x00;
//	if (short_state2 == 0x01 && long_state2 == 0x00)	return 0x01;
//	if (short_state2 == 0x00 && long_state2 == 0x01)	return 0x02;
	return 0x00;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	20000261 	.word	0x20000261
 80024dc:	20000260 	.word	0x20000260

080024e0 <GetBtnDownState>:
//--------------------------------------------------------------------------
uint8_t GetBtnDownState() {
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x00) {
 80024e4:	4b1d      	ldr	r3, [pc, #116]	; (800255c <GetBtnDownState+0x7c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d10b      	bne.n	8002504 <GetBtnDownState+0x24>
 80024ec:	4b1c      	ldr	r3, [pc, #112]	; (8002560 <GetBtnDownState+0x80>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d107      	bne.n	8002504 <GetBtnDownState+0x24>
		btn3_long_rd	 = 0;
 80024f4:	4b1a      	ldr	r3, [pc, #104]	; (8002560 <GetBtnDownState+0x80>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	701a      	strb	r2, [r3, #0]
		btn3_short_rd	 = 0;
 80024fa:	4b18      	ldr	r3, [pc, #96]	; (800255c <GetBtnDownState+0x7c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
		return 0x00;
 8002500:	2300      	movs	r3, #0
 8002502:	e026      	b.n	8002552 <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x01 && btn3_long_rd == 0x00) {
 8002504:	4b15      	ldr	r3, [pc, #84]	; (800255c <GetBtnDownState+0x7c>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d10b      	bne.n	8002524 <GetBtnDownState+0x44>
 800250c:	4b14      	ldr	r3, [pc, #80]	; (8002560 <GetBtnDownState+0x80>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d107      	bne.n	8002524 <GetBtnDownState+0x44>
		btn3_long_rd 	= 0;
 8002514:	4b12      	ldr	r3, [pc, #72]	; (8002560 <GetBtnDownState+0x80>)
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
		btn3_short_rd 	= 0;
 800251a:	4b10      	ldr	r3, [pc, #64]	; (800255c <GetBtnDownState+0x7c>)
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
		return 0x01;
 8002520:	2301      	movs	r3, #1
 8002522:	e016      	b.n	8002552 <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x01) {
 8002524:	4b0d      	ldr	r3, [pc, #52]	; (800255c <GetBtnDownState+0x7c>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10b      	bne.n	8002544 <GetBtnDownState+0x64>
 800252c:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <GetBtnDownState+0x80>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d107      	bne.n	8002544 <GetBtnDownState+0x64>
		btn3_long_rd 	= 0;
 8002534:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <GetBtnDownState+0x80>)
 8002536:	2200      	movs	r2, #0
 8002538:	701a      	strb	r2, [r3, #0]
		btn3_short_rd 	= 0;
 800253a:	4b08      	ldr	r3, [pc, #32]	; (800255c <GetBtnDownState+0x7c>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8002540:	2302      	movs	r3, #2
 8002542:	e006      	b.n	8002552 <GetBtnDownState+0x72>
	}

	btn3_long_rd 		= 0;
 8002544:	4b06      	ldr	r3, [pc, #24]	; (8002560 <GetBtnDownState+0x80>)
 8002546:	2200      	movs	r2, #0
 8002548:	701a      	strb	r2, [r3, #0]
	btn3_short_rd	 	= 0;
 800254a:	4b04      	ldr	r3, [pc, #16]	; (800255c <GetBtnDownState+0x7c>)
 800254c:	2200      	movs	r2, #0
 800254e:	701a      	strb	r2, [r3, #0]
//	if (short_state3 == 0x00 && long_state3 == 0x00)	return 0x00;
//	if (short_state3 == 0x01 && long_state3 == 0x00)	return 0x01;
//	if (short_state3 == 0x00 && long_state3 == 0x01)	return 0x02;
	return 0x00;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000269 	.word	0x20000269
 8002560:	20000268 	.word	0x20000268

08002564 <EnableTIM3_PB4>:
volatile uint16_t g_vTIM3_PB4 = 0;
volatile uint16_t g_vTIM4_PB6 = 0;

char trans2_str[64] = {0,};
//--------------------------------------------------------------------------
void EnableTIM3_PB4(){
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
	 timWork = 1 ;
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <EnableTIM3_PB4+0x14>)
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
}
 800256e:	bf00      	nop
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	2000026a 	.word	0x2000026a

0800257c <GetTIM3>:
uint16_t GetTIM3(){
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
	return g_vTIM3_PB4;
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <GetTIM3+0x14>)
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	b29b      	uxth	r3, r3
}
 8002586:	4618      	mov	r0, r3
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	2000026c 	.word	0x2000026c

08002594 <resValTIM3_PB4>:
void resValTIM3_PB4(){
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
	g_vTIM3_PB4 = 0;
 8002598:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <resValTIM3_PB4+0x14>)
 800259a:	2200      	movs	r2, #0
 800259c:	801a      	strh	r2, [r3, #0]
}
 800259e:	bf00      	nop
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	2000026c 	.word	0x2000026c

080025ac <EnableTIM4_PB6>:
//--------------------------------------------------------------------------
void EnableTIM4_PB6(){
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
	 timWork = 0 ;
 80025b0:	4b03      	ldr	r3, [pc, #12]	; (80025c0 <EnableTIM4_PB6+0x14>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
}
 80025b6:	bf00      	nop
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	2000026a 	.word	0x2000026a

080025c4 <GetTIM4>:
uint16_t GetTIM4(){
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
	return g_vTIM4_PB6;
 80025c8:	4b03      	ldr	r3, [pc, #12]	; (80025d8 <GetTIM4+0x14>)
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	b29b      	uxth	r3, r3
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	2000026e 	.word	0x2000026e

080025dc <resValTIM4_PB6>:
void resValTIM4_PB6(){
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
	g_vTIM4_PB6 = 0;
 80025e0:	4b03      	ldr	r3, [pc, #12]	; (80025f0 <resValTIM4_PB6+0x14>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	801a      	strh	r2, [r3, #0]
}
 80025e6:	bf00      	nop
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	2000026e 	.word	0x2000026e

080025f4 <HAL_TIM_IC_CaptureCallback>:
//--------------------------------------------------------------------------
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
	uint16_t periodTIM3, pulseWidthTIM3, periodTIM4, pulseWidthTIM4;

	if (timWork) {
 80025fc:	4b2b      	ldr	r3, [pc, #172]	; (80026ac <HAL_TIM_IC_CaptureCallback+0xb8>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d027      	beq.n	8002656 <HAL_TIM_IC_CaptureCallback+0x62>
		if (htim->Instance == TIM3) {
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a29      	ldr	r2, [pc, #164]	; (80026b0 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d149      	bne.n	80026a4 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	7f1b      	ldrb	r3, [r3, #28]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d145      	bne.n	80026a4 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM3 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8002618:	2100      	movs	r1, #0
 800261a:	4826      	ldr	r0, [pc, #152]	; (80026b4 <HAL_TIM_IC_CaptureCallback+0xc0>)
 800261c:	f005 f920 	bl	8007860 <HAL_TIM_ReadCapturedValue>
 8002620:	4603      	mov	r3, r0
 8002622:	823b      	strh	r3, [r7, #16]
				pulseWidthTIM3 = HAL_TIM_ReadCapturedValue(&htim3,
 8002624:	2104      	movs	r1, #4
 8002626:	4823      	ldr	r0, [pc, #140]	; (80026b4 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8002628:	f005 f91a 	bl	8007860 <HAL_TIM_ReadCapturedValue>
 800262c:	4603      	mov	r3, r0
 800262e:	81fb      	strh	r3, [r7, #14]
						TIM_CHANNEL_2);

				TIM3->CNT = 0;
 8002630:	4b1f      	ldr	r3, [pc, #124]	; (80026b0 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8002632:	2200      	movs	r2, #0
 8002634:	625a      	str	r2, [r3, #36]	; 0x24

				int16_t deltaTIM3 = (int16_t) periodTIM3
						- (int16_t) pulseWidthTIM3;
 8002636:	8a3a      	ldrh	r2, [r7, #16]
 8002638:	89fb      	ldrh	r3, [r7, #14]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	b29b      	uxth	r3, r3
				int16_t deltaTIM3 = (int16_t) periodTIM3
 800263e:	81bb      	strh	r3, [r7, #12]
				deltaTIM3 = (deltaTIM3 < 0) ? (-1 * deltaTIM3) : deltaTIM3;
 8002640:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	bfb8      	it	lt
 8002648:	425b      	neglt	r3, r3
 800264a:	b29b      	uxth	r3, r3
 800264c:	81bb      	strh	r3, [r7, #12]
				g_vTIM3_PB4 = deltaTIM3;
 800264e:	89ba      	ldrh	r2, [r7, #12]
 8002650:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8002652:	801a      	strh	r2, [r3, #0]

			}
		}
	}

}
 8002654:	e026      	b.n	80026a4 <HAL_TIM_IC_CaptureCallback+0xb0>
		if (htim->Instance == TIM4) {
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a18      	ldr	r2, [pc, #96]	; (80026bc <HAL_TIM_IC_CaptureCallback+0xc8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d121      	bne.n	80026a4 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	7f1b      	ldrb	r3, [r3, #28]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d11d      	bne.n	80026a4 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM4 = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8002668:	2100      	movs	r1, #0
 800266a:	4815      	ldr	r0, [pc, #84]	; (80026c0 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800266c:	f005 f8f8 	bl	8007860 <HAL_TIM_ReadCapturedValue>
 8002670:	4603      	mov	r3, r0
 8002672:	82fb      	strh	r3, [r7, #22]
				pulseWidthTIM4 = HAL_TIM_ReadCapturedValue(&htim4,
 8002674:	2104      	movs	r1, #4
 8002676:	4812      	ldr	r0, [pc, #72]	; (80026c0 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8002678:	f005 f8f2 	bl	8007860 <HAL_TIM_ReadCapturedValue>
 800267c:	4603      	mov	r3, r0
 800267e:	82bb      	strh	r3, [r7, #20]
				TIM4->CNT = 0;
 8002680:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <HAL_TIM_IC_CaptureCallback+0xc8>)
 8002682:	2200      	movs	r2, #0
 8002684:	625a      	str	r2, [r3, #36]	; 0x24
						- (int16_t) pulseWidthTIM4;
 8002686:	8afa      	ldrh	r2, [r7, #22]
 8002688:	8abb      	ldrh	r3, [r7, #20]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	b29b      	uxth	r3, r3
				int16_t deltaTIM4 = (int16_t) periodTIM4
 800268e:	827b      	strh	r3, [r7, #18]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
 8002690:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002694:	2b00      	cmp	r3, #0
 8002696:	bfb8      	it	lt
 8002698:	425b      	neglt	r3, r3
 800269a:	b29b      	uxth	r3, r3
 800269c:	827b      	strh	r3, [r7, #18]
				g_vTIM4_PB6 = deltaTIM4;
 800269e:	8a7a      	ldrh	r2, [r7, #18]
 80026a0:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80026a2:	801a      	strh	r2, [r3, #0]
}
 80026a4:	bf00      	nop
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	2000026a 	.word	0x2000026a
 80026b0:	40000400 	.word	0x40000400
 80026b4:	20000904 	.word	0x20000904
 80026b8:	2000026c 	.word	0x2000026c
 80026bc:	40000800 	.word	0x40000800
 80026c0:	200008b4 	.word	0x200008b4
 80026c4:	2000026e 	.word	0x2000026e

080026c8 <GetADC>:
/* USER CODE BEGIN 0 */
//**************************************************************************
#if TEST_ADC
volatile uint16_t g_VADC = 0;

uint16_t GetADC(){
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
	return g_VADC;
 80026cc:	4b03      	ldr	r3, [pc, #12]	; (80026dc <GetADC+0x14>)
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	b29b      	uxth	r3, r3
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	20000270 	.word	0x20000270

080026e0 <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1) 				//check if the interrupt comes from ACD1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a06      	ldr	r2, [pc, #24]	; (8002708 <HAL_ADC_ConvCpltCallback+0x28>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d106      	bne.n	8002700 <HAL_ADC_ConvCpltCallback+0x20>
    {
    	g_VADC = HAL_ADC_GetValue(&hadc1); // глобальная переменна g_VADC вычитывается
 80026f2:	4806      	ldr	r0, [pc, #24]	; (800270c <HAL_ADC_ConvCpltCallback+0x2c>)
 80026f4:	f001 fa3a 	bl	8003b6c <HAL_ADC_GetValue>
 80026f8:	4603      	mov	r3, r0
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	4b04      	ldr	r3, [pc, #16]	; (8002710 <HAL_ADC_ConvCpltCallback+0x30>)
 80026fe:	801a      	strh	r2, [r3, #0]
    }
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40012400 	.word	0x40012400
 800270c:	2000094c 	.word	0x2000094c
 8002710:	20000270 	.word	0x20000270

08002714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08c      	sub	sp, #48	; 0x30
 8002718:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800271a:	f001 f813 	bl	8003744 <HAL_Init>

  /* USER CODE BEGIN Init */
//--------------------------------------------------------------------------
#if DWT_INIT
	DWT_Init();
 800271e:	f7ff fd8b 	bl	8002238 <DWT_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002722:	f000 fb35 	bl	8002d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002726:	f000 fcdf 	bl	80030e8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800272a:	f000 fbe1 	bl	8002ef0 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800272e:	f008 ff27 	bl	800b580 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8002732:	f000 fb8b 	bl	8002e4c <MX_ADC1_Init>
  MX_TIM3_Init();
 8002736:	f000 fc13 	bl	8002f60 <MX_TIM3_Init>
  MX_TIM4_Init();
 800273a:	f000 fc73 	bl	8003024 <MX_TIM4_Init>
  MX_CRC_Init();
 800273e:	f000 fbc3 	bl	8002ec8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //**************************************************************************
#if  TEST_UID
	sprintf(buffer, "UID %x-%x-%lx-%lx\n", *idBase0, *idBase1, *idBase2, *idBase3);
 8002742:	4ba4      	ldr	r3, [pc, #656]	; (80029d4 <main+0x2c0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	881b      	ldrh	r3, [r3, #0]
 8002748:	4619      	mov	r1, r3
 800274a:	4ba3      	ldr	r3, [pc, #652]	; (80029d8 <main+0x2c4>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	4ba2      	ldr	r3, [pc, #648]	; (80029dc <main+0x2c8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4aa1      	ldr	r2, [pc, #644]	; (80029e0 <main+0x2cc>)
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	6812      	ldr	r2, [r2, #0]
 800275e:	9201      	str	r2, [sp, #4]
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	4603      	mov	r3, r0
 8002764:	460a      	mov	r2, r1
 8002766:	499f      	ldr	r1, [pc, #636]	; (80029e4 <main+0x2d0>)
 8002768:	489f      	ldr	r0, [pc, #636]	; (80029e8 <main+0x2d4>)
 800276a:	f009 ff71 	bl	800c650 <siprintf>
	printf((uint8_t*)buffer);
 800276e:	489e      	ldr	r0, [pc, #632]	; (80029e8 <main+0x2d4>)
 8002770:	f009 ff56 	bl	800c620 <iprintf>
#endif	/* TEST_UID */

	//**************************************************************************
#if	TEST_TIM_CAPTURE
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8002774:	2100      	movs	r1, #0
 8002776:	489d      	ldr	r0, [pc, #628]	; (80029ec <main+0x2d8>)
 8002778:	f004 fdd0 	bl	800731c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 800277c:	2104      	movs	r1, #4
 800277e:	489b      	ldr	r0, [pc, #620]	; (80029ec <main+0x2d8>)
 8002780:	f004 fdcc 	bl	800731c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8002784:	2100      	movs	r1, #0
 8002786:	489a      	ldr	r0, [pc, #616]	; (80029f0 <main+0x2dc>)
 8002788:	f004 fdc8 	bl	800731c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 800278c:	2104      	movs	r1, #4
 800278e:	4898      	ldr	r0, [pc, #608]	; (80029f0 <main+0x2dc>)
 8002790:	f004 fdc4 	bl	800731c <HAL_TIM_IC_Start_IT>
#endif	/* TEST_TIM_CAPTURE */
//--------------------------------------------------------------------------
#if	TEST_DAC
	SetAllDAC();
 8002794:	f7ff fdfa 	bl	800238c <SetAllDAC>
#endif	/* TEST_DAC */
	//**************************************************************************
#if	TEST_ADC
	HAL_ADCEx_Calibration_Start(&hadc1);
 8002798:	4896      	ldr	r0, [pc, #600]	; (80029f4 <main+0x2e0>)
 800279a:	f001 fc43 	bl	8004024 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc1);
 800279e:	4895      	ldr	r0, [pc, #596]	; (80029f4 <main+0x2e0>)
 80027a0:	f001 f92e 	bl	8003a00 <HAL_ADC_Start_IT>
#endif	/* TEST_ADC */
//**************************************************************************

	static FLASH_EraseInitTypeDef EraseInitStruct; // структура для очистки флеша

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; // постраничная очистка, FLASH_TYPEERASE_MASSERASE - очистка всего флеша
 80027a4:	4b94      	ldr	r3, [pc, #592]	; (80029f8 <main+0x2e4>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = FLASH_TABLE_START_ADDR; // адрес 127-ой страницы
 80027aa:	4b93      	ldr	r3, [pc, #588]	; (80029f8 <main+0x2e4>)
 80027ac:	4a93      	ldr	r2, [pc, #588]	; (80029fc <main+0x2e8>)
 80027ae:	609a      	str	r2, [r3, #8]
	EraseInitStruct.NbPages = 0x01;               // кол-во страниц для стирания
 80027b0:	4b91      	ldr	r3, [pc, #580]	; (80029f8 <main+0x2e4>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	60da      	str	r2, [r3, #12]
	uint32_t l_Address;
	uint32_t l_Error;
	uint32_t l_Index;
//--------------------------------------------------------------------------
// Чтение DevNVRAM
	l_Address = FLASH_TABLE_START_ADDR;
 80027b6:	4b91      	ldr	r3, [pc, #580]	; (80029fc <main+0x2e8>)
 80027b8:	627b      	str	r3, [r7, #36]	; 0x24
	l_Error = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	603b      	str	r3, [r7, #0]
	l_Index = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	623b      	str	r3, [r7, #32]
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80027c2:	e00b      	b.n	80027dc <main+0xc8>
		DevNVRAM.data32[l_Index] = *(__IO uint32_t*) l_Address;
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	498d      	ldr	r1, [pc, #564]	; (8002a00 <main+0x2ec>)
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		l_Index = l_Index + 1;
 80027d0:	6a3b      	ldr	r3, [r7, #32]
 80027d2:	3301      	adds	r3, #1
 80027d4:	623b      	str	r3, [r7, #32]
		l_Address = l_Address + 4;
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	3304      	adds	r3, #4
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	4a89      	ldr	r2, [pc, #548]	; (8002a04 <main+0x2f0>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d9ef      	bls.n	80027c4 <main+0xb0>
	}

//--------------------------------------------------------------------------
// если после чтения майджик кей не найден, то это первый запуск

	if (DevNVRAM.calibration_table.MagicNum != MAGIC_KEY_DEFINE) {
 80027e4:	4b86      	ldr	r3, [pc, #536]	; (8002a00 <main+0x2ec>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	4a87      	ldr	r2, [pc, #540]	; (8002a08 <main+0x2f4>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	f000 80b4 	beq.w	8002958 <main+0x244>
		// Подготовка
		// Заносим типовые значения
		memset(DevNVRAM.data32, 0, sizeof(DevNVRAM.data32));
 80027f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027f4:	2100      	movs	r1, #0
 80027f6:	4882      	ldr	r0, [pc, #520]	; (8002a00 <main+0x2ec>)
 80027f8:	f009 ff0a 	bl	800c610 <memset>

		// TODO: !!!!!Добавить математику расчета калибровочной таблицы!!!!!!!

		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 80027fc:	2300      	movs	r3, #0
 80027fe:	77fb      	strb	r3, [r7, #31]
 8002800:	e00b      	b.n	800281a <main+0x106>
			DevNVRAM.calibration_table.dacValA_m12[i] = i;
 8002802:	7ffb      	ldrb	r3, [r7, #31]
 8002804:	7ffa      	ldrb	r2, [r7, #31]
 8002806:	b291      	uxth	r1, r2
 8002808:	4a7d      	ldr	r2, [pc, #500]	; (8002a00 <main+0x2ec>)
 800280a:	3304      	adds	r3, #4
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	460a      	mov	r2, r1
 8002812:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 8002814:	7ffb      	ldrb	r3, [r7, #31]
 8002816:	3301      	adds	r3, #1
 8002818:	77fb      	strb	r3, [r7, #31]
 800281a:	7ffb      	ldrb	r3, [r7, #31]
 800281c:	2b57      	cmp	r3, #87	; 0x57
 800281e:	d9f0      	bls.n	8002802 <main+0xee>
		}
		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 8002820:	2300      	movs	r3, #0
 8002822:	77bb      	strb	r3, [r7, #30]
 8002824:	e00b      	b.n	800283e <main+0x12a>
			DevNVRAM.calibration_table.dacValB_m12[i] = i;
 8002826:	7fbb      	ldrb	r3, [r7, #30]
 8002828:	7fba      	ldrb	r2, [r7, #30]
 800282a:	b291      	uxth	r1, r2
 800282c:	4a74      	ldr	r2, [pc, #464]	; (8002a00 <main+0x2ec>)
 800282e:	335c      	adds	r3, #92	; 0x5c
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	460a      	mov	r2, r1
 8002836:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M12; i++) {
 8002838:	7fbb      	ldrb	r3, [r7, #30]
 800283a:	3301      	adds	r3, #1
 800283c:	77bb      	strb	r3, [r7, #30]
 800283e:	7fbb      	ldrb	r3, [r7, #30]
 8002840:	2b57      	cmp	r3, #87	; 0x57
 8002842:	d9f0      	bls.n	8002826 <main+0x112>
		}
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 8002844:	2300      	movs	r3, #0
 8002846:	777b      	strb	r3, [r7, #29]
 8002848:	e00b      	b.n	8002862 <main+0x14e>
			DevNVRAM.calibration_table.dacValA_m27[i] = i;
 800284a:	7f7b      	ldrb	r3, [r7, #29]
 800284c:	7f7a      	ldrb	r2, [r7, #29]
 800284e:	b291      	uxth	r1, r2
 8002850:	4a6b      	ldr	r2, [pc, #428]	; (8002a00 <main+0x2ec>)
 8002852:	33b4      	adds	r3, #180	; 0xb4
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	4413      	add	r3, r2
 8002858:	460a      	mov	r2, r1
 800285a:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 800285c:	7f7b      	ldrb	r3, [r7, #29]
 800285e:	3301      	adds	r3, #1
 8002860:	777b      	strb	r3, [r7, #29]
 8002862:	7f7b      	ldrb	r3, [r7, #29]
 8002864:	2ba2      	cmp	r3, #162	; 0xa2
 8002866:	d9f0      	bls.n	800284a <main+0x136>
		}
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 8002868:	2300      	movs	r3, #0
 800286a:	773b      	strb	r3, [r7, #28]
 800286c:	e00b      	b.n	8002886 <main+0x172>
			DevNVRAM.calibration_table.dacValB_m12[i] = i;
 800286e:	7f3b      	ldrb	r3, [r7, #28]
 8002870:	7f3a      	ldrb	r2, [r7, #28]
 8002872:	b291      	uxth	r1, r2
 8002874:	4a62      	ldr	r2, [pc, #392]	; (8002a00 <main+0x2ec>)
 8002876:	335c      	adds	r3, #92	; 0x5c
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	4413      	add	r3, r2
 800287c:	460a      	mov	r2, r1
 800287e:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < MAX_VAL_M27; i++) {
 8002880:	7f3b      	ldrb	r3, [r7, #28]
 8002882:	3301      	adds	r3, #1
 8002884:	773b      	strb	r3, [r7, #28]
 8002886:	7f3b      	ldrb	r3, [r7, #28]
 8002888:	2ba2      	cmp	r3, #162	; 0xa2
 800288a:	d9f0      	bls.n	800286e <main+0x15a>
		}
		DevNVRAM.calibration_table.Hardwire = 0x06;
 800288c:	4b5c      	ldr	r3, [pc, #368]	; (8002a00 <main+0x2ec>)
 800288e:	2206      	movs	r2, #6
 8002890:	801a      	strh	r2, [r3, #0]
		DevNVRAM.calibration_table.Firmware = 0x05;
 8002892:	4b5b      	ldr	r3, [pc, #364]	; (8002a00 <main+0x2ec>)
 8002894:	2205      	movs	r2, #5
 8002896:	805a      	strh	r2, [r3, #2]
		DevNVRAM.calibration_table.SN 		= 0x1121001; //11 недел	я + год + порядковый номер изготовления
 8002898:	4b59      	ldr	r3, [pc, #356]	; (8002a00 <main+0x2ec>)
 800289a:	4a5c      	ldr	r2, [pc, #368]	; (8002a0c <main+0x2f8>)
 800289c:	605a      	str	r2, [r3, #4]
		DevNVRAM.calibration_table.MagicNum = MAGIC_KEY_DEFINE;
 800289e:	4b58      	ldr	r3, [pc, #352]	; (8002a00 <main+0x2ec>)
 80028a0:	4a59      	ldr	r2, [pc, #356]	; (8002a08 <main+0x2f4>)
 80028a2:	609a      	str	r2, [r3, #8]

		DevNVRAM.sector.NWrite = 0;
 80028a4:	4b56      	ldr	r3, [pc, #344]	; (8002a00 <main+0x2ec>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

		DevNVRAM.sector.CheckSum = HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table, (sizeof(DevNVRAM.calibration_table)/4));//DONE: нужно отправлять длину кратную 32b! -  по какой то причине в этом проекте не работает CRC!!! 
 80028ac:	22fe      	movs	r2, #254	; 0xfe
 80028ae:	4954      	ldr	r1, [pc, #336]	; (8002a00 <main+0x2ec>)
 80028b0:	4857      	ldr	r0, [pc, #348]	; (8002a10 <main+0x2fc>)
 80028b2:	f001 fd86 	bl	80043c2 <HAL_CRC_Calculate>
 80028b6:	4603      	mov	r3, r0
 80028b8:	4a51      	ldr	r2, [pc, #324]	; (8002a00 <main+0x2ec>)
 80028ba:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc


//--------------------------------------------------------------------------
		//если после чтения майджик кей не найден, то это первый запуск записываем дефолтную таблицу
		l_Address = FLASH_TABLE_START_ADDR;
 80028be:	4b4f      	ldr	r3, [pc, #316]	; (80029fc <main+0x2e8>)
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
		l_Error = 0;
 80028c2:	2300      	movs	r3, #0
 80028c4:	603b      	str	r3, [r7, #0]
		l_Index = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	623b      	str	r3, [r7, #32]

		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80028ca:	e010      	b.n	80028ee <main+0x1da>
			if (DevNVRAM.data32[l_Index] != *(__IO uint32_t*) l_Address) {
 80028cc:	4a4c      	ldr	r2, [pc, #304]	; (8002a00 <main+0x2ec>)
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80028d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d002      	beq.n	80028e2 <main+0x1ce>
				l_Error++;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	3301      	adds	r3, #1
 80028e0:	603b      	str	r3, [r7, #0]
			}
			l_Index = l_Index + 1;
 80028e2:	6a3b      	ldr	r3, [r7, #32]
 80028e4:	3301      	adds	r3, #1
 80028e6:	623b      	str	r3, [r7, #32]
			l_Address = l_Address + 4;
 80028e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ea:	3304      	adds	r3, #4
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	4a44      	ldr	r2, [pc, #272]	; (8002a04 <main+0x2f0>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d9ea      	bls.n	80028cc <main+0x1b8>
		}

		if (l_Error > 0) { // конфигурация изменилась сохраняем
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d02d      	beq.n	8002958 <main+0x244>
			// Готовим к записи в память
			HAL_FLASH_Unlock();
 80028fc:	f001 fe04 	bl	8004508 <HAL_FLASH_Unlock>
			// Очищаем страницу памяти
			HAL_FLASHEx_Erase(&EraseInitStruct, &l_Error);
 8002900:	463b      	mov	r3, r7
 8002902:	4619      	mov	r1, r3
 8002904:	483c      	ldr	r0, [pc, #240]	; (80029f8 <main+0x2e4>)
 8002906:	f001 fee7 	bl	80046d8 <HAL_FLASHEx_Erase>
			//Пишем данные в память
			l_Address = FLASH_TABLE_START_ADDR;
 800290a:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <main+0x2e8>)
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
			l_Error = 0x00;
 800290e:	2300      	movs	r3, #0
 8002910:	603b      	str	r3, [r7, #0]
			l_Index = 0x00;
 8002912:	2300      	movs	r3, #0
 8002914:	623b      	str	r3, [r7, #32]

			while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002916:	e019      	b.n	800294c <main+0x238>
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
						DevNVRAM.data32[l_Index]) != HAL_OK) {
 8002918:	4a39      	ldr	r2, [pc, #228]	; (8002a00 <main+0x2ec>)
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
 8002920:	461a      	mov	r2, r3
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002928:	2002      	movs	r0, #2
 800292a:	f001 fd7d 	bl	8004428 <HAL_FLASH_Program>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <main+0x226>
					l_Error++;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	3301      	adds	r3, #1
 8002938:	603b      	str	r3, [r7, #0]
				}

				l_Address = l_Address + 4;
 800293a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293c:	3304      	adds	r3, #4
 800293e:	627b      	str	r3, [r7, #36]	; 0x24
				l_Index = l_Index + 1;
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	3301      	adds	r3, #1
 8002944:	623b      	str	r3, [r7, #32]
				HAL_Delay(10);
 8002946:	200a      	movs	r0, #10
 8002948:	f000 ff5e 	bl	8003808 <HAL_Delay>
			while (l_Address < FLASH_TABLE_STOP_ADDR) {
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	4a2d      	ldr	r2, [pc, #180]	; (8002a04 <main+0x2f0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d9e1      	bls.n	8002918 <main+0x204>
			}
			HAL_FLASH_Lock();
 8002954:	f001 fdfe 	bl	8004554 <HAL_FLASH_Lock>
	// TODO: !!!!!Добавить математику расчета калибровочной таблицы!!!!!!!


// Циклически проверяем соотвествует ли информация в памяти массиву настроек?

	l_Address = FLASH_TABLE_START_ADDR;
 8002958:	4b28      	ldr	r3, [pc, #160]	; (80029fc <main+0x2e8>)
 800295a:	627b      	str	r3, [r7, #36]	; 0x24
	l_Error = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	603b      	str	r3, [r7, #0]
	l_Index = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	623b      	str	r3, [r7, #32]
	//Читаем и сравниваем
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002964:	e010      	b.n	8002988 <main+0x274>
		if (DevNVRAM.data32[l_Index] != *(__IO uint32_t*) l_Address) {
 8002966:	4a26      	ldr	r2, [pc, #152]	; (8002a00 <main+0x2ec>)
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	429a      	cmp	r2, r3
 8002974:	d002      	beq.n	800297c <main+0x268>
			l_Error++;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	3301      	adds	r3, #1
 800297a:	603b      	str	r3, [r7, #0]
		}
		l_Index = l_Index + 1;
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	3301      	adds	r3, #1
 8002980:	623b      	str	r3, [r7, #32]
		l_Address = l_Address + 4;
 8002982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002984:	3304      	adds	r3, #4
 8002986:	627b      	str	r3, [r7, #36]	; 0x24
	while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298a:	4a1e      	ldr	r2, [pc, #120]	; (8002a04 <main+0x2f0>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d9ea      	bls.n	8002966 <main+0x252>
	}

	if (l_Error > 0) { // конфигурация изменилась сохраняем
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d05e      	beq.n	8002a54 <main+0x340>
		// Готовим к записи в память
		HAL_FLASH_Unlock();
 8002996:	f001 fdb7 	bl	8004508 <HAL_FLASH_Unlock>
		// Очищаем страницу памяти
		HAL_FLASHEx_Erase(&EraseInitStruct, &l_Error);
 800299a:	463b      	mov	r3, r7
 800299c:	4619      	mov	r1, r3
 800299e:	4816      	ldr	r0, [pc, #88]	; (80029f8 <main+0x2e4>)
 80029a0:	f001 fe9a 	bl	80046d8 <HAL_FLASHEx_Erase>
		//Пишем данные в память
		l_Address = FLASH_TABLE_START_ADDR;
 80029a4:	4b15      	ldr	r3, [pc, #84]	; (80029fc <main+0x2e8>)
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
		l_Error = 0x00;
 80029a8:	2300      	movs	r3, #0
 80029aa:	603b      	str	r3, [r7, #0]
		l_Index = 0x00;
 80029ac:	2300      	movs	r3, #0
 80029ae:	623b      	str	r3, [r7, #32]

		DevNVRAM.sector.NWrite = DevNVRAM.sector.NWrite + 1;
 80029b0:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <main+0x2ec>)
 80029b2:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 80029b6:	3301      	adds	r3, #1
 80029b8:	4a11      	ldr	r2, [pc, #68]	; (8002a00 <main+0x2ec>)
 80029ba:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
		DevNVRAM.sector.CheckSum = HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table, (sizeof(DevNVRAM.calibration_table)/4));
 80029be:	22fe      	movs	r2, #254	; 0xfe
 80029c0:	490f      	ldr	r1, [pc, #60]	; (8002a00 <main+0x2ec>)
 80029c2:	4813      	ldr	r0, [pc, #76]	; (8002a10 <main+0x2fc>)
 80029c4:	f001 fcfd 	bl	80043c2 <HAL_CRC_Calculate>
 80029c8:	4603      	mov	r3, r0
 80029ca:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <main+0x2ec>)
 80029cc:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc

		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 80029d0:	e03a      	b.n	8002a48 <main+0x334>
 80029d2:	bf00      	nop
 80029d4:	20000000 	.word	0x20000000
 80029d8:	20000004 	.word	0x20000004
 80029dc:	20000008 	.word	0x20000008
 80029e0:	2000000c 	.word	0x2000000c
 80029e4:	0800da08 	.word	0x0800da08
 80029e8:	2000020c 	.word	0x2000020c
 80029ec:	20000904 	.word	0x20000904
 80029f0:	200008b4 	.word	0x200008b4
 80029f4:	2000094c 	.word	0x2000094c
 80029f8:	20000274 	.word	0x20000274
 80029fc:	0801fc00 	.word	0x0801fc00
 8002a00:	200004b4 	.word	0x200004b4
 8002a04:	0801ffff 	.word	0x0801ffff
 8002a08:	48151623 	.word	0x48151623
 8002a0c:	01121001 	.word	0x01121001
 8002a10:	200008fc 	.word	0x200008fc
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
					DevNVRAM.data32[l_Index]) != HAL_OK) {
 8002a14:	4a8e      	ldr	r2, [pc, #568]	; (8002c50 <main+0x53c>)
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	f04f 0300 	mov.w	r3, #0
 8002a22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a24:	2002      	movs	r0, #2
 8002a26:	f001 fcff 	bl	8004428 <HAL_FLASH_Program>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <main+0x322>
				l_Error++;
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	3301      	adds	r3, #1
 8002a34:	603b      	str	r3, [r7, #0]
			}

			l_Address = l_Address + 4;
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	3304      	adds	r3, #4
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
			l_Index = l_Index + 1;
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	623b      	str	r3, [r7, #32]
			HAL_Delay(10);
 8002a42:	200a      	movs	r0, #10
 8002a44:	f000 fee0 	bl	8003808 <HAL_Delay>
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4a:	4a82      	ldr	r2, [pc, #520]	; (8002c54 <main+0x540>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d9e1      	bls.n	8002a14 <main+0x300>
		}
		HAL_FLASH_Lock();
 8002a50:	f001 fd80 	bl	8004554 <HAL_FLASH_Lock>
	}
	HAL_Delay(100);
 8002a54:	2064      	movs	r0, #100	; 0x64
 8002a56:	f000 fed7 	bl	8003808 <HAL_Delay>
//--------------------------------------------------------------------------


	crete_calibration_table(&DevNVRAM);
 8002a5a:	487d      	ldr	r0, [pc, #500]	; (8002c50 <main+0x53c>)
 8002a5c:	f7fe f980 	bl	8000d60 <crete_calibration_table>

//**************************************************************************
// Циклически проверяем соотвествует ли информация в памяти массиву настроек?
//		if()

		l_Address = FLASH_TABLE_START_ADDR;
 8002a60:	4b7d      	ldr	r3, [pc, #500]	; (8002c58 <main+0x544>)
 8002a62:	627b      	str	r3, [r7, #36]	; 0x24
		l_Error = 0;
 8002a64:	2300      	movs	r3, #0
 8002a66:	603b      	str	r3, [r7, #0]
		l_Index = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	623b      	str	r3, [r7, #32]
		//Читаем и сравниваем
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002a6c:	e010      	b.n	8002a90 <main+0x37c>
			if (DevNVRAM.data32[l_Index] != *(__IO uint32_t*) l_Address) {
 8002a6e:	4a78      	ldr	r2, [pc, #480]	; (8002c50 <main+0x53c>)
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d002      	beq.n	8002a84 <main+0x370>
				l_Error++;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	3301      	adds	r3, #1
 8002a82:	603b      	str	r3, [r7, #0]
			}
			l_Index = l_Index + 1;
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	3301      	adds	r3, #1
 8002a88:	623b      	str	r3, [r7, #32]
			l_Address = l_Address + 4;
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	3304      	adds	r3, #4
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
		while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a92:	4a70      	ldr	r2, [pc, #448]	; (8002c54 <main+0x540>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d9ea      	bls.n	8002a6e <main+0x35a>
		}

		if (l_Error > 0) { // конфигурация изменилась сохраняем
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d048      	beq.n	8002b30 <main+0x41c>
			printf("Ошибка чтения таблицы :%i", l_Error);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	486e      	ldr	r0, [pc, #440]	; (8002c5c <main+0x548>)
 8002aa4:	f009 fdbc 	bl	800c620 <iprintf>
			if (l_Error > 0) { // конфигурация изменилась сохраняем
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d03d      	beq.n	8002b2a <main+0x416>
					// Готовим к записи в память
					HAL_FLASH_Unlock();
 8002aae:	f001 fd2b 	bl	8004508 <HAL_FLASH_Unlock>
					// Очищаем страницу памяти
					HAL_FLASHEx_Erase(&EraseInitStruct, &l_Error);
 8002ab2:	463b      	mov	r3, r7
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	486a      	ldr	r0, [pc, #424]	; (8002c60 <main+0x54c>)
 8002ab8:	f001 fe0e 	bl	80046d8 <HAL_FLASHEx_Erase>
					//Пишем данные в память
					l_Address = FLASH_TABLE_START_ADDR;
 8002abc:	4b66      	ldr	r3, [pc, #408]	; (8002c58 <main+0x544>)
 8002abe:	627b      	str	r3, [r7, #36]	; 0x24
					l_Error = 0x00;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	603b      	str	r3, [r7, #0]
					l_Index = 0x00;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	623b      	str	r3, [r7, #32]

					DevNVRAM.sector.NWrite = DevNVRAM.sector.NWrite + 1;
 8002ac8:	4b61      	ldr	r3, [pc, #388]	; (8002c50 <main+0x53c>)
 8002aca:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 8002ace:	3301      	adds	r3, #1
 8002ad0:	4a5f      	ldr	r2, [pc, #380]	; (8002c50 <main+0x53c>)
 8002ad2:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
					DevNVRAM.sector.CheckSum = HAL_CRC_Calculate(&hcrc, &DevNVRAM.calibration_table, (sizeof(DevNVRAM.calibration_table)/4));
 8002ad6:	22fe      	movs	r2, #254	; 0xfe
 8002ad8:	495d      	ldr	r1, [pc, #372]	; (8002c50 <main+0x53c>)
 8002ada:	4862      	ldr	r0, [pc, #392]	; (8002c64 <main+0x550>)
 8002adc:	f001 fc71 	bl	80043c2 <HAL_CRC_Calculate>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4a5b      	ldr	r2, [pc, #364]	; (8002c50 <main+0x53c>)
 8002ae4:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc

					while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002ae8:	e019      	b.n	8002b1e <main+0x40a>
						if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
								DevNVRAM.data32[l_Index]) != HAL_OK) {
 8002aea:	4a59      	ldr	r2, [pc, #356]	; (8002c50 <main+0x53c>)
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
						if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, l_Address,
 8002af2:	461a      	mov	r2, r3
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002afa:	2002      	movs	r0, #2
 8002afc:	f001 fc94 	bl	8004428 <HAL_FLASH_Program>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <main+0x3f8>
							l_Error++;
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	603b      	str	r3, [r7, #0]
						}

						l_Address = l_Address + 4;
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	3304      	adds	r3, #4
 8002b10:	627b      	str	r3, [r7, #36]	; 0x24
						l_Index = l_Index + 1;
 8002b12:	6a3b      	ldr	r3, [r7, #32]
 8002b14:	3301      	adds	r3, #1
 8002b16:	623b      	str	r3, [r7, #32]
						HAL_Delay(10);
 8002b18:	200a      	movs	r0, #10
 8002b1a:	f000 fe75 	bl	8003808 <HAL_Delay>
					while (l_Address < FLASH_TABLE_STOP_ADDR) {
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b20:	4a4c      	ldr	r2, [pc, #304]	; (8002c54 <main+0x540>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d9e1      	bls.n	8002aea <main+0x3d6>
					}
					HAL_FLASH_Lock();
 8002b26:	f001 fd15 	bl	8004554 <HAL_FLASH_Lock>
				}
				HAL_Delay(100);
 8002b2a:	2064      	movs	r0, #100	; 0x64
 8002b2c:	f000 fe6c 	bl	8003808 <HAL_Delay>
		}

//**************************************************************************


		uint32_t Crc_cal_a_m12 = getCRC_table_a_m12();
 8002b30:	f7ff fbb4 	bl	800229c <getCRC_table_a_m12>
 8002b34:	61b8      	str	r0, [r7, #24]
		uint32_t Crc_cal_b_m12 = getCRC_table_b_m12();
 8002b36:	f7ff fbbf 	bl	80022b8 <getCRC_table_b_m12>
 8002b3a:	6178      	str	r0, [r7, #20]
		uint32_t Crc_cal_a_m27 = getCRC_table_a_m27();
 8002b3c:	f7ff fbca 	bl	80022d4 <getCRC_table_a_m27>
 8002b40:	6138      	str	r0, [r7, #16]
		uint32_t Crc_cal_b_m27 = getCRC_table_b_m27();
 8002b42:	f7ff fbd5 	bl	80022f0 <getCRC_table_b_m27>
 8002b46:	60f8      	str	r0, [r7, #12]


//**************************************************************************
#if  TEST_READ_BTN

		uint32_t ms = HAL_GetTick();
 8002b48:	f000 fe54 	bl	80037f4 <HAL_GetTick>
 8002b4c:	60b8      	str	r0, [r7, #8]
		uint8_t key1_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12); // подставить свой пин //TODO: Проверить работу BACK key!
 8002b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b52:	4845      	ldr	r0, [pc, #276]	; (8002c68 <main+0x554>)
 8002b54:	f001 ffec 	bl	8004b30 <HAL_GPIO_ReadPin>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	71fb      	strb	r3, [r7, #7]

		if (key1_state == 0 && !short_state1 && (ms - time_key1) > 50) {
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d113      	bne.n	8002b8a <main+0x476>
 8002b62:	4b42      	ldr	r3, [pc, #264]	; (8002c6c <main+0x558>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10f      	bne.n	8002b8a <main+0x476>
 8002b6a:	4b41      	ldr	r3, [pc, #260]	; (8002c70 <main+0x55c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b32      	cmp	r3, #50	; 0x32
 8002b74:	d909      	bls.n	8002b8a <main+0x476>
			short_state1 = 1;
 8002b76:	4b3d      	ldr	r3, [pc, #244]	; (8002c6c <main+0x558>)
 8002b78:	2201      	movs	r2, #1
 8002b7a:	701a      	strb	r2, [r3, #0]
			long_state1 = 0;
 8002b7c:	4b3d      	ldr	r3, [pc, #244]	; (8002c74 <main+0x560>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 8002b82:	4a3b      	ldr	r2, [pc, #236]	; (8002c70 <main+0x55c>)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	e02e      	b.n	8002be8 <main+0x4d4>
		} else if (key1_state
 8002b8a:	79fb      	ldrb	r3, [r7, #7]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d111      	bne.n	8002bb4 <main+0x4a0>
				== 0&& !long_state1 && (ms - time_key1) > KEY_LONG_DELAY) {
 8002b90:	4b38      	ldr	r3, [pc, #224]	; (8002c74 <main+0x560>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10d      	bne.n	8002bb4 <main+0x4a0>
 8002b98:	4b35      	ldr	r3, [pc, #212]	; (8002c70 <main+0x55c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ba4:	d906      	bls.n	8002bb4 <main+0x4a0>
			long_state1 = 1;
 8002ba6:	4b33      	ldr	r3, [pc, #204]	; (8002c74 <main+0x560>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn1_long_rd = 1;
 8002bac:	4b32      	ldr	r3, [pc, #200]	; (8002c78 <main+0x564>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	701a      	strb	r2, [r3, #0]
 8002bb2:	e019      	b.n	8002be8 <main+0x4d4>

		} else if (key1_state == 1 && short_state1 && (ms - time_key1) > 50) {
 8002bb4:	79fb      	ldrb	r3, [r7, #7]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d116      	bne.n	8002be8 <main+0x4d4>
 8002bba:	4b2c      	ldr	r3, [pc, #176]	; (8002c6c <main+0x558>)
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d012      	beq.n	8002be8 <main+0x4d4>
 8002bc2:	4b2b      	ldr	r3, [pc, #172]	; (8002c70 <main+0x55c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b32      	cmp	r3, #50	; 0x32
 8002bcc:	d90c      	bls.n	8002be8 <main+0x4d4>
			short_state1 = 0;
 8002bce:	4b27      	ldr	r3, [pc, #156]	; (8002c6c <main+0x558>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 8002bd4:	4a26      	ldr	r2, [pc, #152]	; (8002c70 <main+0x55c>)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	6013      	str	r3, [r2, #0]

			if (!long_state1) {
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <main+0x560>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d102      	bne.n	8002be8 <main+0x4d4>
				// действие на короткое нажатие
				btn1_short_rd = 1;
 8002be2:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <main+0x568>)
 8002be4:	2201      	movs	r2, #1
 8002be6:	701a      	strb	r2, [r3, #0]
			}
		}
		uint8_t key2_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13); // подставить свой пин
 8002be8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bec:	481e      	ldr	r0, [pc, #120]	; (8002c68 <main+0x554>)
 8002bee:	f001 ff9f 	bl	8004b30 <HAL_GPIO_ReadPin>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71bb      	strb	r3, [r7, #6]

		if (key2_state == 0 && !short_state2 && (ms - time_key2) > 50) {
 8002bf6:	79bb      	ldrb	r3, [r7, #6]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d113      	bne.n	8002c24 <main+0x510>
 8002bfc:	4b20      	ldr	r3, [pc, #128]	; (8002c80 <main+0x56c>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10f      	bne.n	8002c24 <main+0x510>
 8002c04:	4b1f      	ldr	r3, [pc, #124]	; (8002c84 <main+0x570>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b32      	cmp	r3, #50	; 0x32
 8002c0e:	d909      	bls.n	8002c24 <main+0x510>
			short_state2 = 1;
 8002c10:	4b1b      	ldr	r3, [pc, #108]	; (8002c80 <main+0x56c>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	701a      	strb	r2, [r3, #0]
			long_state2 = 0;
 8002c16:	4b1c      	ldr	r3, [pc, #112]	; (8002c88 <main+0x574>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 8002c1c:	4a19      	ldr	r2, [pc, #100]	; (8002c84 <main+0x570>)
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	e04f      	b.n	8002cc4 <main+0x5b0>
		} else if (key2_state
 8002c24:	79bb      	ldrb	r3, [r7, #6]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d132      	bne.n	8002c90 <main+0x57c>
				== 0&& !long_state2 && (ms - time_key2) > KEY_LONG_DELAY) {
 8002c2a:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <main+0x574>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d12e      	bne.n	8002c90 <main+0x57c>
 8002c32:	4b14      	ldr	r3, [pc, #80]	; (8002c84 <main+0x570>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c3e:	d927      	bls.n	8002c90 <main+0x57c>
			long_state2 = 1;
 8002c40:	4b11      	ldr	r3, [pc, #68]	; (8002c88 <main+0x574>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	701a      	strb	r2, [r3, #0]

			// действие на длинное нажатие
			btn2_long_rd = 1;
 8002c46:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <main+0x578>)
 8002c48:	2201      	movs	r2, #1
 8002c4a:	701a      	strb	r2, [r3, #0]
 8002c4c:	e03a      	b.n	8002cc4 <main+0x5b0>
 8002c4e:	bf00      	nop
 8002c50:	200004b4 	.word	0x200004b4
 8002c54:	0801ffff 	.word	0x0801ffff
 8002c58:	0801fc00 	.word	0x0801fc00
 8002c5c:	0800da1c 	.word	0x0800da1c
 8002c60:	20000274 	.word	0x20000274
 8002c64:	200008fc 	.word	0x200008fc
 8002c68:	40010c00 	.word	0x40010c00
 8002c6c:	20000250 	.word	0x20000250
 8002c70:	20000254 	.word	0x20000254
 8002c74:	20000251 	.word	0x20000251
 8002c78:	20000258 	.word	0x20000258
 8002c7c:	20000259 	.word	0x20000259
 8002c80:	2000025a 	.word	0x2000025a
 8002c84:	2000025c 	.word	0x2000025c
 8002c88:	2000025b 	.word	0x2000025b
 8002c8c:	20000260 	.word	0x20000260
		} else if (key2_state == 1 && short_state2 && (ms - time_key2) > 50) {
 8002c90:	79bb      	ldrb	r3, [r7, #6]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d116      	bne.n	8002cc4 <main+0x5b0>
 8002c96:	4b34      	ldr	r3, [pc, #208]	; (8002d68 <main+0x654>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d012      	beq.n	8002cc4 <main+0x5b0>
 8002c9e:	4b33      	ldr	r3, [pc, #204]	; (8002d6c <main+0x658>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b32      	cmp	r3, #50	; 0x32
 8002ca8:	d90c      	bls.n	8002cc4 <main+0x5b0>
			short_state2 = 0;
 8002caa:	4b2f      	ldr	r3, [pc, #188]	; (8002d68 <main+0x654>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 8002cb0:	4a2e      	ldr	r2, [pc, #184]	; (8002d6c <main+0x658>)
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	6013      	str	r3, [r2, #0]

			if (!long_state2) {
 8002cb6:	4b2e      	ldr	r3, [pc, #184]	; (8002d70 <main+0x65c>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d102      	bne.n	8002cc4 <main+0x5b0>
				// действие на короткое нажатие
				btn2_short_rd = 1;
 8002cbe:	4b2d      	ldr	r3, [pc, #180]	; (8002d74 <main+0x660>)
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	701a      	strb	r2, [r3, #0]
			}
		}

		uint8_t key3_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // подставить свой пин
 8002cc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cc8:	482b      	ldr	r0, [pc, #172]	; (8002d78 <main+0x664>)
 8002cca:	f001 ff31 	bl	8004b30 <HAL_GPIO_ReadPin>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	717b      	strb	r3, [r7, #5]
		if (key3_state == 0 && !short_state3 && (ms - time_key3) > 50) {
 8002cd2:	797b      	ldrb	r3, [r7, #5]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d113      	bne.n	8002d00 <main+0x5ec>
 8002cd8:	4b28      	ldr	r3, [pc, #160]	; (8002d7c <main+0x668>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10f      	bne.n	8002d00 <main+0x5ec>
 8002ce0:	4b27      	ldr	r3, [pc, #156]	; (8002d80 <main+0x66c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b32      	cmp	r3, #50	; 0x32
 8002cea:	d909      	bls.n	8002d00 <main+0x5ec>
			short_state3 = 1;
 8002cec:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <main+0x668>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
			long_state3 = 0;
 8002cf2:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <main+0x670>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 8002cf8:	4a21      	ldr	r2, [pc, #132]	; (8002d80 <main+0x66c>)
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	e032      	b.n	8002d66 <main+0x652>
		} else if (key3_state
 8002d00:	797b      	ldrb	r3, [r7, #5]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d111      	bne.n	8002d2a <main+0x616>
				== 0&& !long_state3 && (ms - time_key3) > KEY_LONG_DELAY) {
 8002d06:	4b1f      	ldr	r3, [pc, #124]	; (8002d84 <main+0x670>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10d      	bne.n	8002d2a <main+0x616>
 8002d0e:	4b1c      	ldr	r3, [pc, #112]	; (8002d80 <main+0x66c>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d1a:	d906      	bls.n	8002d2a <main+0x616>
			long_state3 = 1;
 8002d1c:	4b19      	ldr	r3, [pc, #100]	; (8002d84 <main+0x670>)
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn3_long_rd = 1;
 8002d22:	4b19      	ldr	r3, [pc, #100]	; (8002d88 <main+0x674>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
 8002d28:	e01d      	b.n	8002d66 <main+0x652>
		} else if (key3_state == 1 && short_state3 && (ms - time_key3) > 50) {
 8002d2a:	797b      	ldrb	r3, [r7, #5]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	f47f ae97 	bne.w	8002a60 <main+0x34c>
 8002d32:	4b12      	ldr	r3, [pc, #72]	; (8002d7c <main+0x668>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f43f ae92 	beq.w	8002a60 <main+0x34c>
 8002d3c:	4b10      	ldr	r3, [pc, #64]	; (8002d80 <main+0x66c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b32      	cmp	r3, #50	; 0x32
 8002d46:	f67f ae8b 	bls.w	8002a60 <main+0x34c>
			short_state3 = 0;
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <main+0x668>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 8002d50:	4a0b      	ldr	r2, [pc, #44]	; (8002d80 <main+0x66c>)
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	6013      	str	r3, [r2, #0]

			if (!long_state3) {
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <main+0x670>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f47f ae80 	bne.w	8002a60 <main+0x34c>
				// действие на короткое нажатие
				btn3_short_rd = 1;
 8002d60:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <main+0x678>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	701a      	strb	r2, [r3, #0]
	while (1) {
 8002d66:	e67b      	b.n	8002a60 <main+0x34c>
 8002d68:	2000025a 	.word	0x2000025a
 8002d6c:	2000025c 	.word	0x2000025c
 8002d70:	2000025b 	.word	0x2000025b
 8002d74:	20000261 	.word	0x20000261
 8002d78:	40010c00 	.word	0x40010c00
 8002d7c:	20000262 	.word	0x20000262
 8002d80:	20000264 	.word	0x20000264
 8002d84:	20000263 	.word	0x20000263
 8002d88:	20000268 	.word	0x20000268
 8002d8c:	20000269 	.word	0x20000269

08002d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b094      	sub	sp, #80	; 0x50
 8002d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d9a:	2228      	movs	r2, #40	; 0x28
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f009 fc36 	bl	800c610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002da4:	f107 0314 	add.w	r3, r7, #20
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
 8002db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002db4:	1d3b      	adds	r3, r7, #4
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	605a      	str	r2, [r3, #4]
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002dc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002dd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002ddc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002de0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002de2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002de6:	4618      	mov	r0, r3
 8002de8:	f003 fa62 	bl	80062b0 <HAL_RCC_OscConfig>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002df2:	f000 fa09 	bl	8003208 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002df6:	230f      	movs	r3, #15
 8002df8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	2102      	movs	r1, #2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f003 fccc 	bl	80067b0 <HAL_RCC_ClockConfig>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002e1e:	f000 f9f3 	bl	8003208 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002e22:	2312      	movs	r3, #18
 8002e24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002e26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e2a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e30:	1d3b      	adds	r3, r7, #4
 8002e32:	4618      	mov	r0, r3
 8002e34:	f003 fe42 	bl	8006abc <HAL_RCCEx_PeriphCLKConfig>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002e3e:	f000 f9e3 	bl	8003208 <Error_Handler>
  }
}
 8002e42:	bf00      	nop
 8002e44:	3750      	adds	r7, #80	; 0x50
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e52:	1d3b      	adds	r3, r7, #4
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	605a      	str	r2, [r3, #4]
 8002e5a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002e5c:	4b18      	ldr	r3, [pc, #96]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e5e:	4a19      	ldr	r2, [pc, #100]	; (8002ec4 <MX_ADC1_Init+0x78>)
 8002e60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002e62:	4b17      	ldr	r3, [pc, #92]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e6e:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e74:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e76:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002e7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e7c:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002e82:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e88:	480d      	ldr	r0, [pc, #52]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002e8a:	f000 fce1 	bl	8003850 <HAL_ADC_Init>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002e94:	f000 f9b8 	bl	8003208 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ea4:	1d3b      	adds	r3, r7, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4805      	ldr	r0, [pc, #20]	; (8002ec0 <MX_ADC1_Init+0x74>)
 8002eaa:	f000 ff37 	bl	8003d1c <HAL_ADC_ConfigChannel>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002eb4:	f000 f9a8 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002eb8:	bf00      	nop
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	2000094c 	.word	0x2000094c
 8002ec4:	40012400 	.word	0x40012400

08002ec8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002ecc:	4b06      	ldr	r3, [pc, #24]	; (8002ee8 <MX_CRC_Init+0x20>)
 8002ece:	4a07      	ldr	r2, [pc, #28]	; (8002eec <MX_CRC_Init+0x24>)
 8002ed0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002ed2:	4805      	ldr	r0, [pc, #20]	; (8002ee8 <MX_CRC_Init+0x20>)
 8002ed4:	f001 fa59 	bl	800438a <HAL_CRC_Init>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002ede:	f000 f993 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200008fc 	.word	0x200008fc
 8002eec:	40023000 	.word	0x40023000

08002ef0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002ef4:	4b18      	ldr	r3, [pc, #96]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002ef6:	4a19      	ldr	r2, [pc, #100]	; (8002f5c <MX_SPI1_Init+0x6c>)
 8002ef8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002efa:	4b17      	ldr	r3, [pc, #92]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002efc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f02:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002f08:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f0e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f10:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f16:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f1c:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f22:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f26:	2208      	movs	r2, #8
 8002f28:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f2a:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f30:	4b09      	ldr	r3, [pc, #36]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f36:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002f3c:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f3e:	220a      	movs	r2, #10
 8002f40:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f42:	4805      	ldr	r0, [pc, #20]	; (8002f58 <MX_SPI1_Init+0x68>)
 8002f44:	f003 ff34 	bl	8006db0 <HAL_SPI_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002f4e:	f000 f95b 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	2000097c 	.word	0x2000097c
 8002f5c:	40013000 	.word	0x40013000

08002f60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f66:	f107 0310 	add.w	r3, r7, #16
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f70:	463b      	mov	r3, r7
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	605a      	str	r2, [r3, #4]
 8002f78:	609a      	str	r2, [r3, #8]
 8002f7a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f7c:	4b27      	ldr	r3, [pc, #156]	; (800301c <MX_TIM3_Init+0xbc>)
 8002f7e:	4a28      	ldr	r2, [pc, #160]	; (8003020 <MX_TIM3_Init+0xc0>)
 8002f80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002f82:	4b26      	ldr	r3, [pc, #152]	; (800301c <MX_TIM3_Init+0xbc>)
 8002f84:	2247      	movs	r2, #71	; 0x47
 8002f86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f88:	4b24      	ldr	r3, [pc, #144]	; (800301c <MX_TIM3_Init+0xbc>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000-1;
 8002f8e:	4b23      	ldr	r3, [pc, #140]	; (800301c <MX_TIM3_Init+0xbc>)
 8002f90:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8002f94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f96:	4b21      	ldr	r3, [pc, #132]	; (800301c <MX_TIM3_Init+0xbc>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f9c:	4b1f      	ldr	r3, [pc, #124]	; (800301c <MX_TIM3_Init+0xbc>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002fa2:	481e      	ldr	r0, [pc, #120]	; (800301c <MX_TIM3_Init+0xbc>)
 8002fa4:	f004 f96a 	bl	800727c <HAL_TIM_IC_Init>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002fae:	f000 f92b 	bl	8003208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fba:	f107 0310 	add.w	r3, r7, #16
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4816      	ldr	r0, [pc, #88]	; (800301c <MX_TIM3_Init+0xbc>)
 8002fc2:	f004 fe49 	bl	8007c58 <HAL_TIMEx_MasterConfigSynchronization>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002fcc:	f000 f91c 	bl	8003208 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002fe0:	463b      	mov	r3, r7
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	480d      	ldr	r0, [pc, #52]	; (800301c <MX_TIM3_Init+0xbc>)
 8002fe8:	f004 fba6 	bl	8007738 <HAL_TIM_IC_ConfigChannel>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002ff2:	f000 f909 	bl	8003208 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002ffe:	463b      	mov	r3, r7
 8003000:	2204      	movs	r2, #4
 8003002:	4619      	mov	r1, r3
 8003004:	4805      	ldr	r0, [pc, #20]	; (800301c <MX_TIM3_Init+0xbc>)
 8003006:	f004 fb97 	bl	8007738 <HAL_TIM_IC_ConfigChannel>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003010:	f000 f8fa 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003014:	bf00      	nop
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000904 	.word	0x20000904
 8003020:	40000400 	.word	0x40000400

08003024 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800302a:	f107 0310 	add.w	r3, r7, #16
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]
 8003032:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003034:	463b      	mov	r3, r7
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]
 800303c:	609a      	str	r2, [r3, #8]
 800303e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003040:	4b27      	ldr	r3, [pc, #156]	; (80030e0 <MX_TIM4_Init+0xbc>)
 8003042:	4a28      	ldr	r2, [pc, #160]	; (80030e4 <MX_TIM4_Init+0xc0>)
 8003044:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8003046:	4b26      	ldr	r3, [pc, #152]	; (80030e0 <MX_TIM4_Init+0xbc>)
 8003048:	2247      	movs	r2, #71	; 0x47
 800304a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304c:	4b24      	ldr	r3, [pc, #144]	; (80030e0 <MX_TIM4_Init+0xbc>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000-1;
 8003052:	4b23      	ldr	r3, [pc, #140]	; (80030e0 <MX_TIM4_Init+0xbc>)
 8003054:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8003058:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800305a:	4b21      	ldr	r3, [pc, #132]	; (80030e0 <MX_TIM4_Init+0xbc>)
 800305c:	2200      	movs	r2, #0
 800305e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003060:	4b1f      	ldr	r3, [pc, #124]	; (80030e0 <MX_TIM4_Init+0xbc>)
 8003062:	2200      	movs	r2, #0
 8003064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003066:	481e      	ldr	r0, [pc, #120]	; (80030e0 <MX_TIM4_Init+0xbc>)
 8003068:	f004 f908 	bl	800727c <HAL_TIM_IC_Init>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003072:	f000 f8c9 	bl	8003208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003076:	2300      	movs	r3, #0
 8003078:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800307a:	2300      	movs	r3, #0
 800307c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800307e:	f107 0310 	add.w	r3, r7, #16
 8003082:	4619      	mov	r1, r3
 8003084:	4816      	ldr	r0, [pc, #88]	; (80030e0 <MX_TIM4_Init+0xbc>)
 8003086:	f004 fde7 	bl	8007c58 <HAL_TIMEx_MasterConfigSynchronization>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003090:	f000 f8ba 	bl	8003208 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003094:	2300      	movs	r3, #0
 8003096:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003098:	2301      	movs	r3, #1
 800309a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800309c:	2300      	movs	r3, #0
 800309e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80030a4:	463b      	mov	r3, r7
 80030a6:	2200      	movs	r2, #0
 80030a8:	4619      	mov	r1, r3
 80030aa:	480d      	ldr	r0, [pc, #52]	; (80030e0 <MX_TIM4_Init+0xbc>)
 80030ac:	f004 fb44 	bl	8007738 <HAL_TIM_IC_ConfigChannel>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80030b6:	f000 f8a7 	bl	8003208 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80030ba:	2302      	movs	r3, #2
 80030bc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80030be:	2302      	movs	r3, #2
 80030c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80030c2:	463b      	mov	r3, r7
 80030c4:	2204      	movs	r2, #4
 80030c6:	4619      	mov	r1, r3
 80030c8:	4805      	ldr	r0, [pc, #20]	; (80030e0 <MX_TIM4_Init+0xbc>)
 80030ca:	f004 fb35 	bl	8007738 <HAL_TIM_IC_ConfigChannel>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80030d4:	f000 f898 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80030d8:	bf00      	nop
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	200008b4 	.word	0x200008b4
 80030e4:	40000800 	.word	0x40000800

080030e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ee:	f107 0310 	add.w	r3, r7, #16
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	605a      	str	r2, [r3, #4]
 80030f8:	609a      	str	r2, [r3, #8]
 80030fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fc:	4b3e      	ldr	r3, [pc, #248]	; (80031f8 <MX_GPIO_Init+0x110>)
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	4a3d      	ldr	r2, [pc, #244]	; (80031f8 <MX_GPIO_Init+0x110>)
 8003102:	f043 0310 	orr.w	r3, r3, #16
 8003106:	6193      	str	r3, [r2, #24]
 8003108:	4b3b      	ldr	r3, [pc, #236]	; (80031f8 <MX_GPIO_Init+0x110>)
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003114:	4b38      	ldr	r3, [pc, #224]	; (80031f8 <MX_GPIO_Init+0x110>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	4a37      	ldr	r2, [pc, #220]	; (80031f8 <MX_GPIO_Init+0x110>)
 800311a:	f043 0320 	orr.w	r3, r3, #32
 800311e:	6193      	str	r3, [r2, #24]
 8003120:	4b35      	ldr	r3, [pc, #212]	; (80031f8 <MX_GPIO_Init+0x110>)
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800312c:	4b32      	ldr	r3, [pc, #200]	; (80031f8 <MX_GPIO_Init+0x110>)
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	4a31      	ldr	r2, [pc, #196]	; (80031f8 <MX_GPIO_Init+0x110>)
 8003132:	f043 0304 	orr.w	r3, r3, #4
 8003136:	6193      	str	r3, [r2, #24]
 8003138:	4b2f      	ldr	r3, [pc, #188]	; (80031f8 <MX_GPIO_Init+0x110>)
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	607b      	str	r3, [r7, #4]
 8003142:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003144:	4b2c      	ldr	r3, [pc, #176]	; (80031f8 <MX_GPIO_Init+0x110>)
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	4a2b      	ldr	r2, [pc, #172]	; (80031f8 <MX_GPIO_Init+0x110>)
 800314a:	f043 0308 	orr.w	r3, r3, #8
 800314e:	6193      	str	r3, [r2, #24]
 8003150:	4b29      	ldr	r3, [pc, #164]	; (80031f8 <MX_GPIO_Init+0x110>)
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	f003 0308 	and.w	r3, r3, #8
 8003158:	603b      	str	r3, [r7, #0]
 800315a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800315c:	2200      	movs	r2, #0
 800315e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003162:	4826      	ldr	r0, [pc, #152]	; (80031fc <MX_GPIO_Init+0x114>)
 8003164:	f001 fcfb 	bl	8004b5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD5312_LDAC_Pin|AD5312_SYNC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8003168:	2200      	movs	r2, #0
 800316a:	f240 4112 	movw	r1, #1042	; 0x412
 800316e:	4824      	ldr	r0, [pc, #144]	; (8003200 <MX_GPIO_Init+0x118>)
 8003170:	f001 fcf5 	bl	8004b5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 8003174:	2201      	movs	r2, #1
 8003176:	2104      	movs	r1, #4
 8003178:	4821      	ldr	r0, [pc, #132]	; (8003200 <MX_GPIO_Init+0x118>)
 800317a:	f001 fcf0 	bl	8004b5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800317e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003184:	2301      	movs	r3, #1
 8003186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003188:	2300      	movs	r3, #0
 800318a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318c:	2302      	movs	r3, #2
 800318e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003190:	f107 0310 	add.w	r3, r7, #16
 8003194:	4619      	mov	r1, r3
 8003196:	4819      	ldr	r0, [pc, #100]	; (80031fc <MX_GPIO_Init+0x114>)
 8003198:	f001 fb46 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5312_LDAC_Pin Relay_Pin AD5312_SYNC_Pin PA10 */
  GPIO_InitStruct.Pin = AD5312_LDAC_Pin|Relay_Pin|AD5312_SYNC_Pin|GPIO_PIN_10;
 800319c:	f240 4316 	movw	r3, #1046	; 0x416
 80031a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a2:	2301      	movs	r3, #1
 80031a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031aa:	2302      	movs	r3, #2
 80031ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ae:	f107 0310 	add.w	r3, r7, #16
 80031b2:	4619      	mov	r1, r3
 80031b4:	4812      	ldr	r0, [pc, #72]	; (8003200 <MX_GPIO_Init+0x118>)
 80031b6:	f001 fb37 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80031ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031c4:	2301      	movs	r3, #1
 80031c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c8:	f107 0310 	add.w	r3, r7, #16
 80031cc:	4619      	mov	r1, r3
 80031ce:	480d      	ldr	r0, [pc, #52]	; (8003204 <MX_GPIO_Init+0x11c>)
 80031d0:	f001 fb2a 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80031d4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80031d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031da:	2300      	movs	r3, #0
 80031dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031e2:	f107 0310 	add.w	r3, r7, #16
 80031e6:	4619      	mov	r1, r3
 80031e8:	4806      	ldr	r0, [pc, #24]	; (8003204 <MX_GPIO_Init+0x11c>)
 80031ea:	f001 fb1d 	bl	8004828 <HAL_GPIO_Init>

}
 80031ee:	bf00      	nop
 80031f0:	3720      	adds	r7, #32
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40011000 	.word	0x40011000
 8003200:	40010800 	.word	0x40010800
 8003204:	40010c00 	.word	0x40010c00

08003208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800320c:	bf00      	nop
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr

08003214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800321a:	4b15      	ldr	r3, [pc, #84]	; (8003270 <HAL_MspInit+0x5c>)
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	4a14      	ldr	r2, [pc, #80]	; (8003270 <HAL_MspInit+0x5c>)
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	6193      	str	r3, [r2, #24]
 8003226:	4b12      	ldr	r3, [pc, #72]	; (8003270 <HAL_MspInit+0x5c>)
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	60bb      	str	r3, [r7, #8]
 8003230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003232:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <HAL_MspInit+0x5c>)
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	4a0e      	ldr	r2, [pc, #56]	; (8003270 <HAL_MspInit+0x5c>)
 8003238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800323c:	61d3      	str	r3, [r2, #28]
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <HAL_MspInit+0x5c>)
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003246:	607b      	str	r3, [r7, #4]
 8003248:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800324a:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <HAL_MspInit+0x60>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	60fb      	str	r3, [r7, #12]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	4a04      	ldr	r2, [pc, #16]	; (8003274 <HAL_MspInit+0x60>)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003266:	bf00      	nop
 8003268:	3714      	adds	r7, #20
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr
 8003270:	40021000 	.word	0x40021000
 8003274:	40010000 	.word	0x40010000

08003278 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 0310 	add.w	r3, r7, #16
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a18      	ldr	r2, [pc, #96]	; (80032f4 <HAL_ADC_MspInit+0x7c>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d129      	bne.n	80032ec <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003298:	4b17      	ldr	r3, [pc, #92]	; (80032f8 <HAL_ADC_MspInit+0x80>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	4a16      	ldr	r2, [pc, #88]	; (80032f8 <HAL_ADC_MspInit+0x80>)
 800329e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032a2:	6193      	str	r3, [r2, #24]
 80032a4:	4b14      	ldr	r3, [pc, #80]	; (80032f8 <HAL_ADC_MspInit+0x80>)
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b0:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <HAL_ADC_MspInit+0x80>)
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	4a10      	ldr	r2, [pc, #64]	; (80032f8 <HAL_ADC_MspInit+0x80>)
 80032b6:	f043 0304 	orr.w	r3, r3, #4
 80032ba:	6193      	str	r3, [r2, #24]
 80032bc:	4b0e      	ldr	r3, [pc, #56]	; (80032f8 <HAL_ADC_MspInit+0x80>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	60bb      	str	r3, [r7, #8]
 80032c6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80032c8:	2308      	movs	r3, #8
 80032ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032cc:	2303      	movs	r3, #3
 80032ce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d0:	f107 0310 	add.w	r3, r7, #16
 80032d4:	4619      	mov	r1, r3
 80032d6:	4809      	ldr	r0, [pc, #36]	; (80032fc <HAL_ADC_MspInit+0x84>)
 80032d8:	f001 faa6 	bl	8004828 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80032dc:	2200      	movs	r2, #0
 80032de:	2100      	movs	r1, #0
 80032e0:	2012      	movs	r0, #18
 80032e2:	f001 f81c 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80032e6:	2012      	movs	r0, #18
 80032e8:	f001 f835 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032ec:	bf00      	nop
 80032ee:	3720      	adds	r7, #32
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40012400 	.word	0x40012400
 80032f8:	40021000 	.word	0x40021000
 80032fc:	40010800 	.word	0x40010800

08003300 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a09      	ldr	r2, [pc, #36]	; (8003334 <HAL_CRC_MspInit+0x34>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d10b      	bne.n	800332a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003312:	4b09      	ldr	r3, [pc, #36]	; (8003338 <HAL_CRC_MspInit+0x38>)
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	4a08      	ldr	r2, [pc, #32]	; (8003338 <HAL_CRC_MspInit+0x38>)
 8003318:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800331c:	6153      	str	r3, [r2, #20]
 800331e:	4b06      	ldr	r3, [pc, #24]	; (8003338 <HAL_CRC_MspInit+0x38>)
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800332a:	bf00      	nop
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr
 8003334:	40023000 	.word	0x40023000
 8003338:	40021000 	.word	0x40021000

0800333c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b088      	sub	sp, #32
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003344:	f107 0310 	add.w	r3, r7, #16
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	605a      	str	r2, [r3, #4]
 800334e:	609a      	str	r2, [r3, #8]
 8003350:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a15      	ldr	r2, [pc, #84]	; (80033ac <HAL_SPI_MspInit+0x70>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d123      	bne.n	80033a4 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800335c:	4b14      	ldr	r3, [pc, #80]	; (80033b0 <HAL_SPI_MspInit+0x74>)
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	4a13      	ldr	r2, [pc, #76]	; (80033b0 <HAL_SPI_MspInit+0x74>)
 8003362:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003366:	6193      	str	r3, [r2, #24]
 8003368:	4b11      	ldr	r3, [pc, #68]	; (80033b0 <HAL_SPI_MspInit+0x74>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003374:	4b0e      	ldr	r3, [pc, #56]	; (80033b0 <HAL_SPI_MspInit+0x74>)
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	4a0d      	ldr	r2, [pc, #52]	; (80033b0 <HAL_SPI_MspInit+0x74>)
 800337a:	f043 0304 	orr.w	r3, r3, #4
 800337e:	6193      	str	r3, [r2, #24]
 8003380:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <HAL_SPI_MspInit+0x74>)
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	60bb      	str	r3, [r7, #8]
 800338a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD5312_SCLK_Pin|AD5312_DIN_Pin;
 800338c:	23a0      	movs	r3, #160	; 0xa0
 800338e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003390:	2302      	movs	r3, #2
 8003392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003394:	2303      	movs	r3, #3
 8003396:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003398:	f107 0310 	add.w	r3, r7, #16
 800339c:	4619      	mov	r1, r3
 800339e:	4805      	ldr	r0, [pc, #20]	; (80033b4 <HAL_SPI_MspInit+0x78>)
 80033a0:	f001 fa42 	bl	8004828 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033a4:	bf00      	nop
 80033a6:	3720      	adds	r7, #32
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40013000 	.word	0x40013000
 80033b0:	40021000 	.word	0x40021000
 80033b4:	40010800 	.word	0x40010800

080033b8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b08c      	sub	sp, #48	; 0x30
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c0:	f107 031c 	add.w	r3, r7, #28
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a3b      	ldr	r2, [pc, #236]	; (80034c0 <HAL_TIM_IC_MspInit+0x108>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d13e      	bne.n	8003456 <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033d8:	4b3a      	ldr	r3, [pc, #232]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 80033da:	69db      	ldr	r3, [r3, #28]
 80033dc:	4a39      	ldr	r2, [pc, #228]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 80033de:	f043 0302 	orr.w	r3, r3, #2
 80033e2:	61d3      	str	r3, [r2, #28]
 80033e4:	4b37      	ldr	r3, [pc, #220]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 80033e6:	69db      	ldr	r3, [r3, #28]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	61bb      	str	r3, [r7, #24]
 80033ee:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f0:	4b34      	ldr	r3, [pc, #208]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	4a33      	ldr	r2, [pc, #204]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 80033f6:	f043 0308 	orr.w	r3, r3, #8
 80033fa:	6193      	str	r3, [r2, #24]
 80033fc:	4b31      	ldr	r3, [pc, #196]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	f003 0308 	and.w	r3, r3, #8
 8003404:	617b      	str	r3, [r7, #20]
 8003406:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003408:	2310      	movs	r3, #16
 800340a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800340c:	2300      	movs	r3, #0
 800340e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003410:	2300      	movs	r3, #0
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003414:	f107 031c 	add.w	r3, r7, #28
 8003418:	4619      	mov	r1, r3
 800341a:	482b      	ldr	r0, [pc, #172]	; (80034c8 <HAL_TIM_IC_MspInit+0x110>)
 800341c:	f001 fa04 	bl	8004828 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8003420:	4b2a      	ldr	r3, [pc, #168]	; (80034cc <HAL_TIM_IC_MspInit+0x114>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003428:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800342c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800342e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003430:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003434:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003438:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800343c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800343e:	4a23      	ldr	r2, [pc, #140]	; (80034cc <HAL_TIM_IC_MspInit+0x114>)
 8003440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003442:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003444:	2200      	movs	r2, #0
 8003446:	2100      	movs	r1, #0
 8003448:	201d      	movs	r0, #29
 800344a:	f000 ff68 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800344e:	201d      	movs	r0, #29
 8003450:	f000 ff81 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003454:	e030      	b.n	80034b8 <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a1d      	ldr	r2, [pc, #116]	; (80034d0 <HAL_TIM_IC_MspInit+0x118>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d12b      	bne.n	80034b8 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003460:	4b18      	ldr	r3, [pc, #96]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	4a17      	ldr	r2, [pc, #92]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 8003466:	f043 0304 	orr.w	r3, r3, #4
 800346a:	61d3      	str	r3, [r2, #28]
 800346c:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	613b      	str	r3, [r7, #16]
 8003476:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003478:	4b12      	ldr	r3, [pc, #72]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	4a11      	ldr	r2, [pc, #68]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 800347e:	f043 0308 	orr.w	r3, r3, #8
 8003482:	6193      	str	r3, [r2, #24]
 8003484:	4b0f      	ldr	r3, [pc, #60]	; (80034c4 <HAL_TIM_IC_MspInit+0x10c>)
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003490:	2340      	movs	r3, #64	; 0x40
 8003492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003494:	2300      	movs	r3, #0
 8003496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003498:	2300      	movs	r3, #0
 800349a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800349c:	f107 031c 	add.w	r3, r7, #28
 80034a0:	4619      	mov	r1, r3
 80034a2:	4809      	ldr	r0, [pc, #36]	; (80034c8 <HAL_TIM_IC_MspInit+0x110>)
 80034a4:	f001 f9c0 	bl	8004828 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80034a8:	2200      	movs	r2, #0
 80034aa:	2100      	movs	r1, #0
 80034ac:	201e      	movs	r0, #30
 80034ae:	f000 ff36 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034b2:	201e      	movs	r0, #30
 80034b4:	f000 ff4f 	bl	8004356 <HAL_NVIC_EnableIRQ>
}
 80034b8:	bf00      	nop
 80034ba:	3730      	adds	r7, #48	; 0x30
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40000400 	.word	0x40000400
 80034c4:	40021000 	.word	0x40021000
 80034c8:	40010c00 	.word	0x40010c00
 80034cc:	40010000 	.word	0x40010000
 80034d0:	40000800 	.word	0x40000800

080034d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80034d8:	bf00      	nop
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc80      	pop	{r7}
 80034de:	4770      	bx	lr

080034e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 80034e4:	4806      	ldr	r0, [pc, #24]	; (8003500 <HardFault_Handler+0x20>)
 80034e6:	f009 f89b 	bl	800c620 <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 80034ea:	4805      	ldr	r0, [pc, #20]	; (8003500 <HardFault_Handler+0x20>)
 80034ec:	f009 f898 	bl	800c620 <iprintf>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80034f0:	2200      	movs	r2, #0
 80034f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034f6:	4803      	ldr	r0, [pc, #12]	; (8003504 <HardFault_Handler+0x24>)
 80034f8:	f001 fb31 	bl	8004b5e <HAL_GPIO_WritePin>
	  printf("HardFault_IRQn");
 80034fc:	e7f5      	b.n	80034ea <HardFault_Handler+0xa>
 80034fe:	bf00      	nop
 8003500:	0800da7c 	.word	0x0800da7c
 8003504:	40011000 	.word	0x40011000

08003508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800350c:	e7fe      	b.n	800350c <MemManage_Handler+0x4>

0800350e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800350e:	b480      	push	{r7}
 8003510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003512:	e7fe      	b.n	8003512 <BusFault_Handler+0x4>

08003514 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003518:	e7fe      	b.n	8003518 <UsageFault_Handler+0x4>

0800351a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800351a:	b480      	push	{r7}
 800351c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800351e:	bf00      	nop
 8003520:	46bd      	mov	sp, r7
 8003522:	bc80      	pop	{r7}
 8003524:	4770      	bx	lr

08003526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003526:	b480      	push	{r7}
 8003528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800352a:	bf00      	nop
 800352c:	46bd      	mov	sp, r7
 800352e:	bc80      	pop	{r7}
 8003530:	4770      	bx	lr

08003532 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003532:	b480      	push	{r7}
 8003534:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003536:	bf00      	nop
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr

0800353e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003542:	f000 f945 	bl	80037d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003550:	4802      	ldr	r0, [pc, #8]	; (800355c <ADC1_2_IRQHandler+0x10>)
 8003552:	f000 fb17 	bl	8003b84 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	2000094c 	.word	0x2000094c

08003560 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003564:	4802      	ldr	r0, [pc, #8]	; (8003570 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8003566:	f001 fc43 	bl	8004df0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800356a:	bf00      	nop
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	200012bc 	.word	0x200012bc

08003574 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003578:	4802      	ldr	r0, [pc, #8]	; (8003584 <TIM3_IRQHandler+0x10>)
 800357a:	f003 ffd5 	bl	8007528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800357e:	bf00      	nop
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	20000904 	.word	0x20000904

08003588 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800358c:	4802      	ldr	r0, [pc, #8]	; (8003598 <TIM4_IRQHandler+0x10>)
 800358e:	f003 ffcb 	bl	8007528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	200008b4 	.word	0x200008b4

0800359c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	e00a      	b.n	80035c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80035ae:	f3af 8000 	nop.w
 80035b2:	4601      	mov	r1, r0
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	1c5a      	adds	r2, r3, #1
 80035b8:	60ba      	str	r2, [r7, #8]
 80035ba:	b2ca      	uxtb	r2, r1
 80035bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	3301      	adds	r3, #1
 80035c2:	617b      	str	r3, [r7, #20]
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	dbf0      	blt.n	80035ae <_read+0x12>
	}

return len;
 80035cc:	687b      	ldr	r3, [r7, #4]
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3718      	adds	r7, #24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
	return -1;
 80035de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bc80      	pop	{r7}
 80035ea:	4770      	bx	lr

080035ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80035fc:	605a      	str	r2, [r3, #4]
	return 0;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr

0800360a <_isatty>:

int _isatty(int file)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
	return 1;
 8003612:	2301      	movs	r3, #1
}
 8003614:	4618      	mov	r0, r3
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	bc80      	pop	{r7}
 800361c:	4770      	bx	lr

0800361e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800361e:	b480      	push	{r7}
 8003620:	b085      	sub	sp, #20
 8003622:	af00      	add	r7, sp, #0
 8003624:	60f8      	str	r0, [r7, #12]
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
	return 0;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr
	...

08003638 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <_sbrk+0x50>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d102      	bne.n	800364e <_sbrk+0x16>
		heap_end = &end;
 8003648:	4b0f      	ldr	r3, [pc, #60]	; (8003688 <_sbrk+0x50>)
 800364a:	4a10      	ldr	r2, [pc, #64]	; (800368c <_sbrk+0x54>)
 800364c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800364e:	4b0e      	ldr	r3, [pc, #56]	; (8003688 <_sbrk+0x50>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003654:	4b0c      	ldr	r3, [pc, #48]	; (8003688 <_sbrk+0x50>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4413      	add	r3, r2
 800365c:	466a      	mov	r2, sp
 800365e:	4293      	cmp	r3, r2
 8003660:	d907      	bls.n	8003672 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003662:	f008 ff83 	bl	800c56c <__errno>
 8003666:	4603      	mov	r3, r0
 8003668:	220c      	movs	r2, #12
 800366a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800366c:	f04f 33ff 	mov.w	r3, #4294967295
 8003670:	e006      	b.n	8003680 <_sbrk+0x48>
	}

	heap_end += incr;
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <_sbrk+0x50>)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4413      	add	r3, r2
 800367a:	4a03      	ldr	r2, [pc, #12]	; (8003688 <_sbrk+0x50>)
 800367c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800367e:	68fb      	ldr	r3, [r7, #12]
}
 8003680:	4618      	mov	r0, r3
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	20000284 	.word	0x20000284
 800368c:	200015b8 	.word	0x200015b8

08003690 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003694:	4b15      	ldr	r3, [pc, #84]	; (80036ec <SystemInit+0x5c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a14      	ldr	r2, [pc, #80]	; (80036ec <SystemInit+0x5c>)
 800369a:	f043 0301 	orr.w	r3, r3, #1
 800369e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <SystemInit+0x5c>)
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	4911      	ldr	r1, [pc, #68]	; (80036ec <SystemInit+0x5c>)
 80036a6:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <SystemInit+0x60>)
 80036a8:	4013      	ands	r3, r2
 80036aa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80036ac:	4b0f      	ldr	r3, [pc, #60]	; (80036ec <SystemInit+0x5c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a0e      	ldr	r2, [pc, #56]	; (80036ec <SystemInit+0x5c>)
 80036b2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80036b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80036bc:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <SystemInit+0x5c>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a0a      	ldr	r2, [pc, #40]	; (80036ec <SystemInit+0x5c>)
 80036c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036c6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <SystemInit+0x5c>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	4a07      	ldr	r2, [pc, #28]	; (80036ec <SystemInit+0x5c>)
 80036ce:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80036d2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80036d4:	4b05      	ldr	r3, [pc, #20]	; (80036ec <SystemInit+0x5c>)
 80036d6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80036da:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80036dc:	4b05      	ldr	r3, [pc, #20]	; (80036f4 <SystemInit+0x64>)
 80036de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036e2:	609a      	str	r2, [r3, #8]
#endif 
}
 80036e4:	bf00      	nop
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bc80      	pop	{r7}
 80036ea:	4770      	bx	lr
 80036ec:	40021000 	.word	0x40021000
 80036f0:	f8ff0000 	.word	0xf8ff0000
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80036f8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80036fa:	e003      	b.n	8003704 <LoopCopyDataInit>

080036fc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80036fc:	4b0b      	ldr	r3, [pc, #44]	; (800372c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80036fe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003700:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003702:	3104      	adds	r1, #4

08003704 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003704:	480a      	ldr	r0, [pc, #40]	; (8003730 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003706:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003708:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800370a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800370c:	d3f6      	bcc.n	80036fc <CopyDataInit>
  ldr r2, =_sbss
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003710:	e002      	b.n	8003718 <LoopFillZerobss>

08003712 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003712:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003714:	f842 3b04 	str.w	r3, [r2], #4

08003718 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003718:	4b08      	ldr	r3, [pc, #32]	; (800373c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800371a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800371c:	d3f9      	bcc.n	8003712 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800371e:	f7ff ffb7 	bl	8003690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003722:	f008 ff29 	bl	800c578 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003726:	f7fe fff5 	bl	8002714 <main>
  bx lr
 800372a:	4770      	bx	lr
  ldr r3, =_sidata
 800372c:	0800dc3c 	.word	0x0800dc3c
  ldr r0, =_sdata
 8003730:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003734:	200001f0 	.word	0x200001f0
  ldr r2, =_sbss
 8003738:	200001f0 	.word	0x200001f0
  ldr r3, = _ebss
 800373c:	200015b8 	.word	0x200015b8

08003740 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003740:	e7fe      	b.n	8003740 <CAN1_RX1_IRQHandler>
	...

08003744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003748:	4b08      	ldr	r3, [pc, #32]	; (800376c <HAL_Init+0x28>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a07      	ldr	r2, [pc, #28]	; (800376c <HAL_Init+0x28>)
 800374e:	f043 0310 	orr.w	r3, r3, #16
 8003752:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003754:	2003      	movs	r0, #3
 8003756:	f000 fdd7 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800375a:	2000      	movs	r0, #0
 800375c:	f000 f808 	bl	8003770 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003760:	f7ff fd58 	bl	8003214 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40022000 	.word	0x40022000

08003770 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003778:	4b12      	ldr	r3, [pc, #72]	; (80037c4 <HAL_InitTick+0x54>)
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	4b12      	ldr	r3, [pc, #72]	; (80037c8 <HAL_InitTick+0x58>)
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	4619      	mov	r1, r3
 8003782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003786:	fbb3 f3f1 	udiv	r3, r3, r1
 800378a:	fbb2 f3f3 	udiv	r3, r2, r3
 800378e:	4618      	mov	r0, r3
 8003790:	f000 fdef 	bl	8004372 <HAL_SYSTICK_Config>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e00e      	b.n	80037bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b0f      	cmp	r3, #15
 80037a2:	d80a      	bhi.n	80037ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037a4:	2200      	movs	r2, #0
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ac:	f000 fdb7 	bl	800431e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037b0:	4a06      	ldr	r2, [pc, #24]	; (80037cc <HAL_InitTick+0x5c>)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	e000      	b.n	80037bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	20000010 	.word	0x20000010
 80037c8:	20000018 	.word	0x20000018
 80037cc:	20000014 	.word	0x20000014

080037d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037d4:	4b05      	ldr	r3, [pc, #20]	; (80037ec <HAL_IncTick+0x1c>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	461a      	mov	r2, r3
 80037da:	4b05      	ldr	r3, [pc, #20]	; (80037f0 <HAL_IncTick+0x20>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4413      	add	r3, r2
 80037e0:	4a03      	ldr	r2, [pc, #12]	; (80037f0 <HAL_IncTick+0x20>)
 80037e2:	6013      	str	r3, [r2, #0]
}
 80037e4:	bf00      	nop
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr
 80037ec:	20000018 	.word	0x20000018
 80037f0:	200009d4 	.word	0x200009d4

080037f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  return uwTick;
 80037f8:	4b02      	ldr	r3, [pc, #8]	; (8003804 <HAL_GetTick+0x10>)
 80037fa:	681b      	ldr	r3, [r3, #0]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr
 8003804:	200009d4 	.word	0x200009d4

08003808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003810:	f7ff fff0 	bl	80037f4 <HAL_GetTick>
 8003814:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003820:	d005      	beq.n	800382e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003822:	4b0a      	ldr	r3, [pc, #40]	; (800384c <HAL_Delay+0x44>)
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	461a      	mov	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4413      	add	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800382e:	bf00      	nop
 8003830:	f7ff ffe0 	bl	80037f4 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	429a      	cmp	r2, r3
 800383e:	d8f7      	bhi.n	8003830 <HAL_Delay+0x28>
  {
  }
}
 8003840:	bf00      	nop
 8003842:	bf00      	nop
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000018 	.word	0x20000018

08003850 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e0be      	b.n	80039f0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387c:	2b00      	cmp	r3, #0
 800387e:	d109      	bne.n	8003894 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7ff fcf2 	bl	8003278 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 fb8b 	bl	8003fb0 <ADC_ConversionStop_Disable>
 800389a:	4603      	mov	r3, r0
 800389c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a2:	f003 0310 	and.w	r3, r3, #16
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f040 8099 	bne.w	80039de <HAL_ADC_Init+0x18e>
 80038ac:	7dfb      	ldrb	r3, [r7, #23]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f040 8095 	bne.w	80039de <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80038bc:	f023 0302 	bic.w	r3, r3, #2
 80038c0:	f043 0202 	orr.w	r2, r3, #2
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80038d0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	7b1b      	ldrb	r3, [r3, #12]
 80038d6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80038d8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	4313      	orrs	r3, r2
 80038de:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038e8:	d003      	beq.n	80038f2 <HAL_ADC_Init+0xa2>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d102      	bne.n	80038f8 <HAL_ADC_Init+0xa8>
 80038f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038f6:	e000      	b.n	80038fa <HAL_ADC_Init+0xaa>
 80038f8:	2300      	movs	r3, #0
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	7d1b      	ldrb	r3, [r3, #20]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d119      	bne.n	800393c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	7b1b      	ldrb	r3, [r3, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d109      	bne.n	8003924 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	3b01      	subs	r3, #1
 8003916:	035a      	lsls	r2, r3, #13
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	e00b      	b.n	800393c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003928:	f043 0220 	orr.w	r2, r3, #32
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003934:	f043 0201 	orr.w	r2, r3, #1
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	430a      	orrs	r2, r1
 800394e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	4b28      	ldr	r3, [pc, #160]	; (80039f8 <HAL_ADC_Init+0x1a8>)
 8003958:	4013      	ands	r3, r2
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6812      	ldr	r2, [r2, #0]
 800395e:	68b9      	ldr	r1, [r7, #8]
 8003960:	430b      	orrs	r3, r1
 8003962:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800396c:	d003      	beq.n	8003976 <HAL_ADC_Init+0x126>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d104      	bne.n	8003980 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	3b01      	subs	r3, #1
 800397c:	051b      	lsls	r3, r3, #20
 800397e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003986:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	430a      	orrs	r2, r1
 8003992:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689a      	ldr	r2, [r3, #8]
 800399a:	4b18      	ldr	r3, [pc, #96]	; (80039fc <HAL_ADC_Init+0x1ac>)
 800399c:	4013      	ands	r3, r2
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d10b      	bne.n	80039bc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ae:	f023 0303 	bic.w	r3, r3, #3
 80039b2:	f043 0201 	orr.w	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80039ba:	e018      	b.n	80039ee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c0:	f023 0312 	bic.w	r3, r3, #18
 80039c4:	f043 0210 	orr.w	r2, r3, #16
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	f043 0201 	orr.w	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80039dc:	e007      	b.n	80039ee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e2:	f043 0210 	orr.w	r2, r3, #16
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80039ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	ffe1f7fd 	.word	0xffe1f7fd
 80039fc:	ff1f0efe 	.word	0xff1f0efe

08003a00 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_ADC_Start_IT+0x1a>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e0a0      	b.n	8003b5c <HAL_ADC_Start_IT+0x15c>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fa72 	bl	8003f0c <ADC_Enable>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f040 808f 	bne.w	8003b52 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a38:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a3c:	f023 0301 	bic.w	r3, r3, #1
 8003a40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a45      	ldr	r2, [pc, #276]	; (8003b64 <HAL_ADC_Start_IT+0x164>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d105      	bne.n	8003a5e <HAL_ADC_Start_IT+0x5e>
 8003a52:	4b45      	ldr	r3, [pc, #276]	; (8003b68 <HAL_ADC_Start_IT+0x168>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d115      	bne.n	8003a8a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a62:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d026      	beq.n	8003ac6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a80:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a88:	e01d      	b.n	8003ac6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a33      	ldr	r2, [pc, #204]	; (8003b68 <HAL_ADC_Start_IT+0x168>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d004      	beq.n	8003aaa <HAL_ADC_Start_IT+0xaa>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a2f      	ldr	r2, [pc, #188]	; (8003b64 <HAL_ADC_Start_IT+0x164>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d10d      	bne.n	8003ac6 <HAL_ADC_Start_IT+0xc6>
 8003aaa:	4b2f      	ldr	r3, [pc, #188]	; (8003b68 <HAL_ADC_Start_IT+0x168>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d007      	beq.n	8003ac6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003abe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d006      	beq.n	8003ae0 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad6:	f023 0206 	bic.w	r2, r3, #6
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ade:	e002      	b.n	8003ae6 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f06f 0202 	mvn.w	r2, #2
 8003af6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0220 	orr.w	r2, r2, #32
 8003b06:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003b12:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003b16:	d113      	bne.n	8003b40 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003b1c:	4a11      	ldr	r2, [pc, #68]	; (8003b64 <HAL_ADC_Start_IT+0x164>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d105      	bne.n	8003b2e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003b22:	4b11      	ldr	r3, [pc, #68]	; (8003b68 <HAL_ADC_Start_IT+0x168>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d108      	bne.n	8003b40 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003b3c:	609a      	str	r2, [r3, #8]
 8003b3e:	e00c      	b.n	8003b5a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689a      	ldr	r2, [r3, #8]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003b4e:	609a      	str	r2, [r3, #8]
 8003b50:	e003      	b.n	8003b5a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40012800 	.word	0x40012800
 8003b68:	40012400 	.word	0x40012400

08003b6c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bc80      	pop	{r7}
 8003b82:	4770      	bx	lr

08003b84 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0320 	and.w	r3, r3, #32
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	d140      	bne.n	8003c1c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d139      	bne.n	8003c1c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d105      	bne.n	8003bc0 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003bca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003bce:	d11d      	bne.n	8003c0c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d119      	bne.n	8003c0c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	685a      	ldr	r2, [r3, #4]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 0220 	bic.w	r2, r2, #32
 8003be6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d105      	bne.n	8003c0c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	f043 0201 	orr.w	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f7fe fd67 	bl	80026e0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f06f 0212 	mvn.w	r2, #18
 8003c1a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c26:	2b80      	cmp	r3, #128	; 0x80
 8003c28:	d14f      	bne.n	8003cca <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d148      	bne.n	8003cca <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d105      	bne.n	8003c50 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c48:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003c5a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003c5e:	d012      	beq.n	8003c86 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d125      	bne.n	8003cba <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003c78:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c7c:	d11d      	bne.n	8003cba <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d119      	bne.n	8003cba <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c94:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d105      	bne.n	8003cba <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb2:	f043 0201 	orr.w	r2, r3, #1
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 fa4e 	bl	800415c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f06f 020c 	mvn.w	r2, #12
 8003cc8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd4:	2b40      	cmp	r3, #64	; 0x40
 8003cd6:	d114      	bne.n	8003d02 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d10d      	bne.n	8003d02 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 f809 	bl	8003d0a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f06f 0201 	mvn.w	r2, #1
 8003d00:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003d02:	bf00      	nop
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b083      	sub	sp, #12
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr

08003d1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d101      	bne.n	8003d3c <HAL_ADC_ConfigChannel+0x20>
 8003d38:	2302      	movs	r3, #2
 8003d3a:	e0dc      	b.n	8003ef6 <HAL_ADC_ConfigChannel+0x1da>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b06      	cmp	r3, #6
 8003d4a:	d81c      	bhi.n	8003d86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	4613      	mov	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	4413      	add	r3, r2
 8003d5c:	3b05      	subs	r3, #5
 8003d5e:	221f      	movs	r2, #31
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	43db      	mvns	r3, r3
 8003d66:	4019      	ands	r1, r3
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	6818      	ldr	r0, [r3, #0]
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	4613      	mov	r3, r2
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	4413      	add	r3, r2
 8003d76:	3b05      	subs	r3, #5
 8003d78:	fa00 f203 	lsl.w	r2, r0, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	635a      	str	r2, [r3, #52]	; 0x34
 8003d84:	e03c      	b.n	8003e00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	2b0c      	cmp	r3, #12
 8003d8c:	d81c      	bhi.n	8003dc8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	3b23      	subs	r3, #35	; 0x23
 8003da0:	221f      	movs	r2, #31
 8003da2:	fa02 f303 	lsl.w	r3, r2, r3
 8003da6:	43db      	mvns	r3, r3
 8003da8:	4019      	ands	r1, r3
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	6818      	ldr	r0, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	3b23      	subs	r3, #35	; 0x23
 8003dba:	fa00 f203 	lsl.w	r2, r0, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	631a      	str	r2, [r3, #48]	; 0x30
 8003dc6:	e01b      	b.n	8003e00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	4413      	add	r3, r2
 8003dd8:	3b41      	subs	r3, #65	; 0x41
 8003dda:	221f      	movs	r2, #31
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	43db      	mvns	r3, r3
 8003de2:	4019      	ands	r1, r3
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	3b41      	subs	r3, #65	; 0x41
 8003df4:	fa00 f203 	lsl.w	r2, r0, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b09      	cmp	r3, #9
 8003e06:	d91c      	bls.n	8003e42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68d9      	ldr	r1, [r3, #12]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	4613      	mov	r3, r2
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	4413      	add	r3, r2
 8003e18:	3b1e      	subs	r3, #30
 8003e1a:	2207      	movs	r2, #7
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	4019      	ands	r1, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	6898      	ldr	r0, [r3, #8]
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	005b      	lsls	r3, r3, #1
 8003e30:	4413      	add	r3, r2
 8003e32:	3b1e      	subs	r3, #30
 8003e34:	fa00 f203 	lsl.w	r2, r0, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	60da      	str	r2, [r3, #12]
 8003e40:	e019      	b.n	8003e76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6919      	ldr	r1, [r3, #16]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	4413      	add	r3, r2
 8003e52:	2207      	movs	r2, #7
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	4019      	ands	r1, r3
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	6898      	ldr	r0, [r3, #8]
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4613      	mov	r3, r2
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	4413      	add	r3, r2
 8003e6a:	fa00 f203 	lsl.w	r2, r0, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b10      	cmp	r3, #16
 8003e7c:	d003      	beq.n	8003e86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003e82:	2b11      	cmp	r3, #17
 8003e84:	d132      	bne.n	8003eec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a1d      	ldr	r2, [pc, #116]	; (8003f00 <HAL_ADC_ConfigChannel+0x1e4>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d125      	bne.n	8003edc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d126      	bne.n	8003eec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003eac:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2b10      	cmp	r3, #16
 8003eb4:	d11a      	bne.n	8003eec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003eb6:	4b13      	ldr	r3, [pc, #76]	; (8003f04 <HAL_ADC_ConfigChannel+0x1e8>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a13      	ldr	r2, [pc, #76]	; (8003f08 <HAL_ADC_ConfigChannel+0x1ec>)
 8003ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec0:	0c9a      	lsrs	r2, r3, #18
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ecc:	e002      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f9      	bne.n	8003ece <HAL_ADC_ConfigChannel+0x1b2>
 8003eda:	e007      	b.n	8003eec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3714      	adds	r7, #20
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr
 8003f00:	40012400 	.word	0x40012400
 8003f04:	20000010 	.word	0x20000010
 8003f08:	431bde83 	.word	0x431bde83

08003f0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d039      	beq.n	8003f9e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f042 0201 	orr.w	r2, r2, #1
 8003f38:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003f3a:	4b1b      	ldr	r3, [pc, #108]	; (8003fa8 <ADC_Enable+0x9c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a1b      	ldr	r2, [pc, #108]	; (8003fac <ADC_Enable+0xa0>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	0c9b      	lsrs	r3, r3, #18
 8003f46:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003f48:	e002      	b.n	8003f50 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1f9      	bne.n	8003f4a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f56:	f7ff fc4d 	bl	80037f4 <HAL_GetTick>
 8003f5a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003f5c:	e018      	b.n	8003f90 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f5e:	f7ff fc49 	bl	80037f4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d911      	bls.n	8003f90 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f70:	f043 0210 	orr.w	r2, r3, #16
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7c:	f043 0201 	orr.w	r2, r3, #1
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e007      	b.n	8003fa0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d1df      	bne.n	8003f5e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	20000010 	.word	0x20000010
 8003fac:	431bde83 	.word	0x431bde83

08003fb0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d127      	bne.n	800401a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0201 	bic.w	r2, r2, #1
 8003fd8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003fda:	f7ff fc0b 	bl	80037f4 <HAL_GetTick>
 8003fde:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003fe0:	e014      	b.n	800400c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003fe2:	f7ff fc07 	bl	80037f4 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d90d      	bls.n	800400c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff4:	f043 0210 	orr.w	r2, r3, #16
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	f043 0201 	orr.w	r2, r3, #1
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e007      	b.n	800401c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b01      	cmp	r3, #1
 8004018:	d0e3      	beq.n	8003fe2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004024:	b590      	push	{r4, r7, lr}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800402c:	2300      	movs	r3, #0
 800402e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800403a:	2b01      	cmp	r3, #1
 800403c:	d101      	bne.n	8004042 <HAL_ADCEx_Calibration_Start+0x1e>
 800403e:	2302      	movs	r3, #2
 8004040:	e086      	b.n	8004150 <HAL_ADCEx_Calibration_Start+0x12c>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff ffb0 	bl	8003fb0 <ADC_ConversionStop_Disable>
 8004050:	4603      	mov	r3, r0
 8004052:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004054:	7dfb      	ldrb	r3, [r7, #23]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d175      	bne.n	8004146 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004062:	f023 0302 	bic.w	r3, r3, #2
 8004066:	f043 0202 	orr.w	r2, r3, #2
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800406e:	4b3a      	ldr	r3, [pc, #232]	; (8004158 <HAL_ADCEx_Calibration_Start+0x134>)
 8004070:	681c      	ldr	r4, [r3, #0]
 8004072:	2002      	movs	r0, #2
 8004074:	f002 fdd8 	bl	8006c28 <HAL_RCCEx_GetPeriphCLKFreq>
 8004078:	4603      	mov	r3, r0
 800407a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800407e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8004080:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8004082:	e002      	b.n	800408a <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	3b01      	subs	r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1f9      	bne.n	8004084 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f7ff ff3b 	bl	8003f0c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0208 	orr.w	r2, r2, #8
 80040a4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80040a6:	f7ff fba5 	bl	80037f4 <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80040ac:	e014      	b.n	80040d8 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80040ae:	f7ff fba1 	bl	80037f4 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b0a      	cmp	r3, #10
 80040ba:	d90d      	bls.n	80040d8 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c0:	f023 0312 	bic.w	r3, r3, #18
 80040c4:	f043 0210 	orr.w	r2, r3, #16
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e03b      	b.n	8004150 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 0308 	and.w	r3, r3, #8
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d1e3      	bne.n	80040ae <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f042 0204 	orr.w	r2, r2, #4
 80040f4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80040f6:	f7ff fb7d 	bl	80037f4 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80040fc:	e014      	b.n	8004128 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80040fe:	f7ff fb79 	bl	80037f4 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b0a      	cmp	r3, #10
 800410a:	d90d      	bls.n	8004128 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004110:	f023 0312 	bic.w	r3, r3, #18
 8004114:	f043 0210 	orr.w	r2, r3, #16
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e013      	b.n	8004150 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0304 	and.w	r3, r3, #4
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e3      	bne.n	80040fe <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413a:	f023 0303 	bic.w	r3, r3, #3
 800413e:	f043 0201 	orr.w	r2, r3, #1
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800414e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004150:	4618      	mov	r0, r3
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	bd90      	pop	{r4, r7, pc}
 8004158:	20000010 	.word	0x20000010

0800415c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	bc80      	pop	{r7}
 800416c:	4770      	bx	lr
	...

08004170 <__NVIC_SetPriorityGrouping>:
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004180:	4b0c      	ldr	r3, [pc, #48]	; (80041b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800418c:	4013      	ands	r3, r2
 800418e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004198:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800419c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041a2:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <__NVIC_SetPriorityGrouping+0x44>)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	60d3      	str	r3, [r2, #12]
}
 80041a8:	bf00      	nop
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc80      	pop	{r7}
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <__NVIC_GetPriorityGrouping>:
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041bc:	4b04      	ldr	r3, [pc, #16]	; (80041d0 <__NVIC_GetPriorityGrouping+0x18>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	0a1b      	lsrs	r3, r3, #8
 80041c2:	f003 0307 	and.w	r3, r3, #7
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bc80      	pop	{r7}
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	e000ed00 	.word	0xe000ed00

080041d4 <__NVIC_EnableIRQ>:
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	db0b      	blt.n	80041fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	f003 021f 	and.w	r2, r3, #31
 80041ec:	4906      	ldr	r1, [pc, #24]	; (8004208 <__NVIC_EnableIRQ+0x34>)
 80041ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041f2:	095b      	lsrs	r3, r3, #5
 80041f4:	2001      	movs	r0, #1
 80041f6:	fa00 f202 	lsl.w	r2, r0, r2
 80041fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr
 8004208:	e000e100 	.word	0xe000e100

0800420c <__NVIC_SetPriority>:
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	6039      	str	r1, [r7, #0]
 8004216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421c:	2b00      	cmp	r3, #0
 800421e:	db0a      	blt.n	8004236 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	b2da      	uxtb	r2, r3
 8004224:	490c      	ldr	r1, [pc, #48]	; (8004258 <__NVIC_SetPriority+0x4c>)
 8004226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422a:	0112      	lsls	r2, r2, #4
 800422c:	b2d2      	uxtb	r2, r2
 800422e:	440b      	add	r3, r1
 8004230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004234:	e00a      	b.n	800424c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	b2da      	uxtb	r2, r3
 800423a:	4908      	ldr	r1, [pc, #32]	; (800425c <__NVIC_SetPriority+0x50>)
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	3b04      	subs	r3, #4
 8004244:	0112      	lsls	r2, r2, #4
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	440b      	add	r3, r1
 800424a:	761a      	strb	r2, [r3, #24]
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	e000e100 	.word	0xe000e100
 800425c:	e000ed00 	.word	0xe000ed00

08004260 <NVIC_EncodePriority>:
{
 8004260:	b480      	push	{r7}
 8004262:	b089      	sub	sp, #36	; 0x24
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f1c3 0307 	rsb	r3, r3, #7
 800427a:	2b04      	cmp	r3, #4
 800427c:	bf28      	it	cs
 800427e:	2304      	movcs	r3, #4
 8004280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	3304      	adds	r3, #4
 8004286:	2b06      	cmp	r3, #6
 8004288:	d902      	bls.n	8004290 <NVIC_EncodePriority+0x30>
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	3b03      	subs	r3, #3
 800428e:	e000      	b.n	8004292 <NVIC_EncodePriority+0x32>
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004294:	f04f 32ff 	mov.w	r2, #4294967295
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43da      	mvns	r2, r3
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	401a      	ands	r2, r3
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a8:	f04f 31ff 	mov.w	r1, #4294967295
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	fa01 f303 	lsl.w	r3, r1, r3
 80042b2:	43d9      	mvns	r1, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b8:	4313      	orrs	r3, r2
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3724      	adds	r7, #36	; 0x24
 80042be:	46bd      	mov	sp, r7
 80042c0:	bc80      	pop	{r7}
 80042c2:	4770      	bx	lr

080042c4 <SysTick_Config>:
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042d4:	d301      	bcc.n	80042da <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00f      	b.n	80042fa <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042da:	4a0a      	ldr	r2, [pc, #40]	; (8004304 <SysTick_Config+0x40>)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e2:	210f      	movs	r1, #15
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	f7ff ff90 	bl	800420c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <SysTick_Config+0x40>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f2:	4b04      	ldr	r3, [pc, #16]	; (8004304 <SysTick_Config+0x40>)
 80042f4:	2207      	movs	r2, #7
 80042f6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff2d 	bl	8004170 <__NVIC_SetPriorityGrouping>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff42 	bl	80041b8 <__NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff90 	bl	8004260 <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5f 	bl	800420c <__NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff35 	bl	80041d4 <__NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff ffa2 	bl	80042c4 <SysTick_Config>
 8004380:	4603      	mov	r3, r0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b082      	sub	sp, #8
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e00e      	b.n	80043ba <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	795b      	ldrb	r3, [r3, #5]
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d105      	bne.n	80043b2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f7fe ffa7 	bl	8003300 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b087      	sub	sp, #28
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	60f8      	str	r0, [r7, #12]
 80043ca:	60b9      	str	r1, [r7, #8]
 80043cc:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80043ce:	2300      	movs	r3, #0
 80043d0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2202      	movs	r2, #2
 80043d6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	e00a      	b.n	8004404 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	441a      	add	r2, r3
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	6812      	ldr	r2, [r2, #0]
 80043fc:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	3301      	adds	r3, #1
 8004402:	617b      	str	r3, [r7, #20]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	429a      	cmp	r2, r3
 800440a:	d3f0      	bcc.n	80043ee <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800441a:	693b      	ldr	r3, [r7, #16]
}
 800441c:	4618      	mov	r0, r3
 800441e:	371c      	adds	r7, #28
 8004420:	46bd      	mov	sp, r7
 8004422:	bc80      	pop	{r7}
 8004424:	4770      	bx	lr
	...

08004428 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800443a:	2300      	movs	r3, #0
 800443c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800443e:	2300      	movs	r3, #0
 8004440:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004442:	4b2f      	ldr	r3, [pc, #188]	; (8004500 <HAL_FLASH_Program+0xd8>)
 8004444:	7e1b      	ldrb	r3, [r3, #24]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d101      	bne.n	800444e <HAL_FLASH_Program+0x26>
 800444a:	2302      	movs	r3, #2
 800444c:	e054      	b.n	80044f8 <HAL_FLASH_Program+0xd0>
 800444e:	4b2c      	ldr	r3, [pc, #176]	; (8004500 <HAL_FLASH_Program+0xd8>)
 8004450:	2201      	movs	r2, #1
 8004452:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004454:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004458:	f000 f8a8 	bl	80045ac <FLASH_WaitForLastOperation>
 800445c:	4603      	mov	r3, r0
 800445e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8004460:	7dfb      	ldrb	r3, [r7, #23]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d144      	bne.n	80044f0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d102      	bne.n	8004472 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800446c:	2301      	movs	r3, #1
 800446e:	757b      	strb	r3, [r7, #21]
 8004470:	e007      	b.n	8004482 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2b02      	cmp	r3, #2
 8004476:	d102      	bne.n	800447e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8004478:	2302      	movs	r3, #2
 800447a:	757b      	strb	r3, [r7, #21]
 800447c:	e001      	b.n	8004482 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800447e:	2304      	movs	r3, #4
 8004480:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8004482:	2300      	movs	r3, #0
 8004484:	75bb      	strb	r3, [r7, #22]
 8004486:	e02d      	b.n	80044e4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004488:	7dbb      	ldrb	r3, [r7, #22]
 800448a:	005a      	lsls	r2, r3, #1
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	eb02 0c03 	add.w	ip, r2, r3
 8004492:	7dbb      	ldrb	r3, [r7, #22]
 8004494:	0119      	lsls	r1, r3, #4
 8004496:	e9d7 2300 	ldrd	r2, r3, [r7]
 800449a:	f1c1 0620 	rsb	r6, r1, #32
 800449e:	f1a1 0020 	sub.w	r0, r1, #32
 80044a2:	fa22 f401 	lsr.w	r4, r2, r1
 80044a6:	fa03 f606 	lsl.w	r6, r3, r6
 80044aa:	4334      	orrs	r4, r6
 80044ac:	fa23 f000 	lsr.w	r0, r3, r0
 80044b0:	4304      	orrs	r4, r0
 80044b2:	fa23 f501 	lsr.w	r5, r3, r1
 80044b6:	b2a3      	uxth	r3, r4
 80044b8:	4619      	mov	r1, r3
 80044ba:	4660      	mov	r0, ip
 80044bc:	f000 f85a 	bl	8004574 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80044c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80044c4:	f000 f872 	bl	80045ac <FLASH_WaitForLastOperation>
 80044c8:	4603      	mov	r3, r0
 80044ca:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80044cc:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <HAL_FLASH_Program+0xdc>)
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	4a0c      	ldr	r2, [pc, #48]	; (8004504 <HAL_FLASH_Program+0xdc>)
 80044d2:	f023 0301 	bic.w	r3, r3, #1
 80044d6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80044d8:	7dfb      	ldrb	r3, [r7, #23]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d107      	bne.n	80044ee <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80044de:	7dbb      	ldrb	r3, [r7, #22]
 80044e0:	3301      	adds	r3, #1
 80044e2:	75bb      	strb	r3, [r7, #22]
 80044e4:	7dba      	ldrb	r2, [r7, #22]
 80044e6:	7d7b      	ldrb	r3, [r7, #21]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d3cd      	bcc.n	8004488 <HAL_FLASH_Program+0x60>
 80044ec:	e000      	b.n	80044f0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80044ee:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80044f0:	4b03      	ldr	r3, [pc, #12]	; (8004500 <HAL_FLASH_Program+0xd8>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	761a      	strb	r2, [r3, #24]

  return status;
 80044f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	371c      	adds	r7, #28
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004500:	200009d8 	.word	0x200009d8
 8004504:	40022000 	.word	0x40022000

08004508 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004512:	4b0d      	ldr	r3, [pc, #52]	; (8004548 <HAL_FLASH_Unlock+0x40>)
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00d      	beq.n	800453a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800451e:	4b0a      	ldr	r3, [pc, #40]	; (8004548 <HAL_FLASH_Unlock+0x40>)
 8004520:	4a0a      	ldr	r2, [pc, #40]	; (800454c <HAL_FLASH_Unlock+0x44>)
 8004522:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004524:	4b08      	ldr	r3, [pc, #32]	; (8004548 <HAL_FLASH_Unlock+0x40>)
 8004526:	4a0a      	ldr	r2, [pc, #40]	; (8004550 <HAL_FLASH_Unlock+0x48>)
 8004528:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800452a:	4b07      	ldr	r3, [pc, #28]	; (8004548 <HAL_FLASH_Unlock+0x40>)
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800453a:	79fb      	ldrb	r3, [r7, #7]
}
 800453c:	4618      	mov	r0, r3
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	bc80      	pop	{r7}
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40022000 	.word	0x40022000
 800454c:	45670123 	.word	0x45670123
 8004550:	cdef89ab 	.word	0xcdef89ab

08004554 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <HAL_FLASH_Lock+0x1c>)
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	4a04      	ldr	r2, [pc, #16]	; (8004570 <HAL_FLASH_Lock+0x1c>)
 800455e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004562:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	40022000 	.word	0x40022000

08004574 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	460b      	mov	r3, r1
 800457e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004580:	4b08      	ldr	r3, [pc, #32]	; (80045a4 <FLASH_Program_HalfWord+0x30>)
 8004582:	2200      	movs	r2, #0
 8004584:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004586:	4b08      	ldr	r3, [pc, #32]	; (80045a8 <FLASH_Program_HalfWord+0x34>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	4a07      	ldr	r2, [pc, #28]	; (80045a8 <FLASH_Program_HalfWord+0x34>)
 800458c:	f043 0301 	orr.w	r3, r3, #1
 8004590:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	887a      	ldrh	r2, [r7, #2]
 8004596:	801a      	strh	r2, [r3, #0]
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	bc80      	pop	{r7}
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	200009d8 	.word	0x200009d8
 80045a8:	40022000 	.word	0x40022000

080045ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80045b4:	f7ff f91e 	bl	80037f4 <HAL_GetTick>
 80045b8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80045ba:	e010      	b.n	80045de <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c2:	d00c      	beq.n	80045de <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <FLASH_WaitForLastOperation+0x2e>
 80045ca:	f7ff f913 	bl	80037f4 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d201      	bcs.n	80045de <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e025      	b.n	800462a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80045de:	4b15      	ldr	r3, [pc, #84]	; (8004634 <FLASH_WaitForLastOperation+0x88>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e8      	bne.n	80045bc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80045ea:	4b12      	ldr	r3, [pc, #72]	; (8004634 <FLASH_WaitForLastOperation+0x88>)
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	f003 0320 	and.w	r3, r3, #32
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d002      	beq.n	80045fc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80045f6:	4b0f      	ldr	r3, [pc, #60]	; (8004634 <FLASH_WaitForLastOperation+0x88>)
 80045f8:	2220      	movs	r2, #32
 80045fa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80045fc:	4b0d      	ldr	r3, [pc, #52]	; (8004634 <FLASH_WaitForLastOperation+0x88>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	f003 0310 	and.w	r3, r3, #16
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10b      	bne.n	8004620 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004608:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <FLASH_WaitForLastOperation+0x88>)
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004610:	2b00      	cmp	r3, #0
 8004612:	d105      	bne.n	8004620 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004614:	4b07      	ldr	r3, [pc, #28]	; (8004634 <FLASH_WaitForLastOperation+0x88>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800461c:	2b00      	cmp	r3, #0
 800461e:	d003      	beq.n	8004628 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004620:	f000 f80a 	bl	8004638 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e000      	b.n	800462a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40022000 	.word	0x40022000

08004638 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004642:	4b23      	ldr	r3, [pc, #140]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	f003 0310 	and.w	r3, r3, #16
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800464e:	4b21      	ldr	r3, [pc, #132]	; (80046d4 <FLASH_SetErrorCode+0x9c>)
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	f043 0302 	orr.w	r3, r3, #2
 8004656:	4a1f      	ldr	r2, [pc, #124]	; (80046d4 <FLASH_SetErrorCode+0x9c>)
 8004658:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f043 0310 	orr.w	r3, r3, #16
 8004660:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004662:	4b1b      	ldr	r3, [pc, #108]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	f003 0304 	and.w	r3, r3, #4
 800466a:	2b00      	cmp	r3, #0
 800466c:	d009      	beq.n	8004682 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800466e:	4b19      	ldr	r3, [pc, #100]	; (80046d4 <FLASH_SetErrorCode+0x9c>)
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f043 0301 	orr.w	r3, r3, #1
 8004676:	4a17      	ldr	r2, [pc, #92]	; (80046d4 <FLASH_SetErrorCode+0x9c>)
 8004678:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f043 0304 	orr.w	r3, r3, #4
 8004680:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8004682:	4b13      	ldr	r3, [pc, #76]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800468e:	4b11      	ldr	r3, [pc, #68]	; (80046d4 <FLASH_SetErrorCode+0x9c>)
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	4a0f      	ldr	r2, [pc, #60]	; (80046d4 <FLASH_SetErrorCode+0x9c>)
 8004698:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800469a:	4b0d      	ldr	r3, [pc, #52]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	4a0c      	ldr	r2, [pc, #48]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 80046a0:	f023 0301 	bic.w	r3, r3, #1
 80046a4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f240 1201 	movw	r2, #257	; 0x101
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d106      	bne.n	80046be <FLASH_SetErrorCode+0x86>
 80046b0:	4b07      	ldr	r3, [pc, #28]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 80046b2:	69db      	ldr	r3, [r3, #28]
 80046b4:	4a06      	ldr	r2, [pc, #24]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 80046b6:	f023 0301 	bic.w	r3, r3, #1
 80046ba:	61d3      	str	r3, [r2, #28]
}  
 80046bc:	e002      	b.n	80046c4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80046be:	4a04      	ldr	r2, [pc, #16]	; (80046d0 <FLASH_SetErrorCode+0x98>)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	60d3      	str	r3, [r2, #12]
}  
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bc80      	pop	{r7}
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	40022000 	.word	0x40022000
 80046d4:	200009d8 	.word	0x200009d8

080046d8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80046ea:	4b2f      	ldr	r3, [pc, #188]	; (80047a8 <HAL_FLASHEx_Erase+0xd0>)
 80046ec:	7e1b      	ldrb	r3, [r3, #24]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_FLASHEx_Erase+0x1e>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e053      	b.n	800479e <HAL_FLASHEx_Erase+0xc6>
 80046f6:	4b2c      	ldr	r3, [pc, #176]	; (80047a8 <HAL_FLASHEx_Erase+0xd0>)
 80046f8:	2201      	movs	r2, #1
 80046fa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b02      	cmp	r3, #2
 8004702:	d116      	bne.n	8004732 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004704:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004708:	f7ff ff50 	bl	80045ac <FLASH_WaitForLastOperation>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d141      	bne.n	8004796 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8004712:	2001      	movs	r0, #1
 8004714:	f000 f84c 	bl	80047b0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004718:	f24c 3050 	movw	r0, #50000	; 0xc350
 800471c:	f7ff ff46 	bl	80045ac <FLASH_WaitForLastOperation>
 8004720:	4603      	mov	r3, r0
 8004722:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004724:	4b21      	ldr	r3, [pc, #132]	; (80047ac <HAL_FLASHEx_Erase+0xd4>)
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	4a20      	ldr	r2, [pc, #128]	; (80047ac <HAL_FLASHEx_Erase+0xd4>)
 800472a:	f023 0304 	bic.w	r3, r3, #4
 800472e:	6113      	str	r3, [r2, #16]
 8004730:	e031      	b.n	8004796 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004732:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004736:	f7ff ff39 	bl	80045ac <FLASH_WaitForLastOperation>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d12a      	bne.n	8004796 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	f04f 32ff 	mov.w	r2, #4294967295
 8004746:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	e019      	b.n	8004784 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8004750:	68b8      	ldr	r0, [r7, #8]
 8004752:	f000 f849 	bl	80047e8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004756:	f24c 3050 	movw	r0, #50000	; 0xc350
 800475a:	f7ff ff27 	bl	80045ac <FLASH_WaitForLastOperation>
 800475e:	4603      	mov	r3, r0
 8004760:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004762:	4b12      	ldr	r3, [pc, #72]	; (80047ac <HAL_FLASHEx_Erase+0xd4>)
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	4a11      	ldr	r2, [pc, #68]	; (80047ac <HAL_FLASHEx_Erase+0xd4>)
 8004768:	f023 0302 	bic.w	r3, r3, #2
 800476c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800476e:	7bfb      	ldrb	r3, [r7, #15]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	601a      	str	r2, [r3, #0]
            break;
 800477a:	e00c      	b.n	8004796 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004782:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	029a      	lsls	r2, r3, #10
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	429a      	cmp	r2, r3
 8004794:	d3dc      	bcc.n	8004750 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004796:	4b04      	ldr	r3, [pc, #16]	; (80047a8 <HAL_FLASHEx_Erase+0xd0>)
 8004798:	2200      	movs	r2, #0
 800479a:	761a      	strb	r2, [r3, #24]

  return status;
 800479c:	7bfb      	ldrb	r3, [r7, #15]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	200009d8 	.word	0x200009d8
 80047ac:	40022000 	.word	0x40022000

080047b0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80047b8:	4b09      	ldr	r3, [pc, #36]	; (80047e0 <FLASH_MassErase+0x30>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80047be:	4b09      	ldr	r3, [pc, #36]	; (80047e4 <FLASH_MassErase+0x34>)
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	4a08      	ldr	r2, [pc, #32]	; (80047e4 <FLASH_MassErase+0x34>)
 80047c4:	f043 0304 	orr.w	r3, r3, #4
 80047c8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80047ca:	4b06      	ldr	r3, [pc, #24]	; (80047e4 <FLASH_MassErase+0x34>)
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	4a05      	ldr	r2, [pc, #20]	; (80047e4 <FLASH_MassErase+0x34>)
 80047d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047d4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	bc80      	pop	{r7}
 80047de:	4770      	bx	lr
 80047e0:	200009d8 	.word	0x200009d8
 80047e4:	40022000 	.word	0x40022000

080047e8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80047f0:	4b0b      	ldr	r3, [pc, #44]	; (8004820 <FLASH_PageErase+0x38>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80047f6:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <FLASH_PageErase+0x3c>)
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	4a0a      	ldr	r2, [pc, #40]	; (8004824 <FLASH_PageErase+0x3c>)
 80047fc:	f043 0302 	orr.w	r3, r3, #2
 8004800:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8004802:	4a08      	ldr	r2, [pc, #32]	; (8004824 <FLASH_PageErase+0x3c>)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004808:	4b06      	ldr	r3, [pc, #24]	; (8004824 <FLASH_PageErase+0x3c>)
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	4a05      	ldr	r2, [pc, #20]	; (8004824 <FLASH_PageErase+0x3c>)
 800480e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004812:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004814:	bf00      	nop
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	200009d8 	.word	0x200009d8
 8004824:	40022000 	.word	0x40022000

08004828 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004828:	b480      	push	{r7}
 800482a:	b08b      	sub	sp, #44	; 0x2c
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004832:	2300      	movs	r3, #0
 8004834:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004836:	2300      	movs	r3, #0
 8004838:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800483a:	e169      	b.n	8004b10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800483c:	2201      	movs	r2, #1
 800483e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	4013      	ands	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	429a      	cmp	r2, r3
 8004856:	f040 8158 	bne.w	8004b0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	4a9a      	ldr	r2, [pc, #616]	; (8004ac8 <HAL_GPIO_Init+0x2a0>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d05e      	beq.n	8004922 <HAL_GPIO_Init+0xfa>
 8004864:	4a98      	ldr	r2, [pc, #608]	; (8004ac8 <HAL_GPIO_Init+0x2a0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d875      	bhi.n	8004956 <HAL_GPIO_Init+0x12e>
 800486a:	4a98      	ldr	r2, [pc, #608]	; (8004acc <HAL_GPIO_Init+0x2a4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d058      	beq.n	8004922 <HAL_GPIO_Init+0xfa>
 8004870:	4a96      	ldr	r2, [pc, #600]	; (8004acc <HAL_GPIO_Init+0x2a4>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d86f      	bhi.n	8004956 <HAL_GPIO_Init+0x12e>
 8004876:	4a96      	ldr	r2, [pc, #600]	; (8004ad0 <HAL_GPIO_Init+0x2a8>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d052      	beq.n	8004922 <HAL_GPIO_Init+0xfa>
 800487c:	4a94      	ldr	r2, [pc, #592]	; (8004ad0 <HAL_GPIO_Init+0x2a8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d869      	bhi.n	8004956 <HAL_GPIO_Init+0x12e>
 8004882:	4a94      	ldr	r2, [pc, #592]	; (8004ad4 <HAL_GPIO_Init+0x2ac>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d04c      	beq.n	8004922 <HAL_GPIO_Init+0xfa>
 8004888:	4a92      	ldr	r2, [pc, #584]	; (8004ad4 <HAL_GPIO_Init+0x2ac>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d863      	bhi.n	8004956 <HAL_GPIO_Init+0x12e>
 800488e:	4a92      	ldr	r2, [pc, #584]	; (8004ad8 <HAL_GPIO_Init+0x2b0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d046      	beq.n	8004922 <HAL_GPIO_Init+0xfa>
 8004894:	4a90      	ldr	r2, [pc, #576]	; (8004ad8 <HAL_GPIO_Init+0x2b0>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d85d      	bhi.n	8004956 <HAL_GPIO_Init+0x12e>
 800489a:	2b12      	cmp	r3, #18
 800489c:	d82a      	bhi.n	80048f4 <HAL_GPIO_Init+0xcc>
 800489e:	2b12      	cmp	r3, #18
 80048a0:	d859      	bhi.n	8004956 <HAL_GPIO_Init+0x12e>
 80048a2:	a201      	add	r2, pc, #4	; (adr r2, 80048a8 <HAL_GPIO_Init+0x80>)
 80048a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a8:	08004923 	.word	0x08004923
 80048ac:	080048fd 	.word	0x080048fd
 80048b0:	0800490f 	.word	0x0800490f
 80048b4:	08004951 	.word	0x08004951
 80048b8:	08004957 	.word	0x08004957
 80048bc:	08004957 	.word	0x08004957
 80048c0:	08004957 	.word	0x08004957
 80048c4:	08004957 	.word	0x08004957
 80048c8:	08004957 	.word	0x08004957
 80048cc:	08004957 	.word	0x08004957
 80048d0:	08004957 	.word	0x08004957
 80048d4:	08004957 	.word	0x08004957
 80048d8:	08004957 	.word	0x08004957
 80048dc:	08004957 	.word	0x08004957
 80048e0:	08004957 	.word	0x08004957
 80048e4:	08004957 	.word	0x08004957
 80048e8:	08004957 	.word	0x08004957
 80048ec:	08004905 	.word	0x08004905
 80048f0:	08004919 	.word	0x08004919
 80048f4:	4a79      	ldr	r2, [pc, #484]	; (8004adc <HAL_GPIO_Init+0x2b4>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d013      	beq.n	8004922 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80048fa:	e02c      	b.n	8004956 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	623b      	str	r3, [r7, #32]
          break;
 8004902:	e029      	b.n	8004958 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	3304      	adds	r3, #4
 800490a:	623b      	str	r3, [r7, #32]
          break;
 800490c:	e024      	b.n	8004958 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	3308      	adds	r3, #8
 8004914:	623b      	str	r3, [r7, #32]
          break;
 8004916:	e01f      	b.n	8004958 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	330c      	adds	r3, #12
 800491e:	623b      	str	r3, [r7, #32]
          break;
 8004920:	e01a      	b.n	8004958 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d102      	bne.n	8004930 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800492a:	2304      	movs	r3, #4
 800492c:	623b      	str	r3, [r7, #32]
          break;
 800492e:	e013      	b.n	8004958 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d105      	bne.n	8004944 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004938:	2308      	movs	r3, #8
 800493a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	69fa      	ldr	r2, [r7, #28]
 8004940:	611a      	str	r2, [r3, #16]
          break;
 8004942:	e009      	b.n	8004958 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004944:	2308      	movs	r3, #8
 8004946:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	69fa      	ldr	r2, [r7, #28]
 800494c:	615a      	str	r2, [r3, #20]
          break;
 800494e:	e003      	b.n	8004958 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004950:	2300      	movs	r3, #0
 8004952:	623b      	str	r3, [r7, #32]
          break;
 8004954:	e000      	b.n	8004958 <HAL_GPIO_Init+0x130>
          break;
 8004956:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	2bff      	cmp	r3, #255	; 0xff
 800495c:	d801      	bhi.n	8004962 <HAL_GPIO_Init+0x13a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	e001      	b.n	8004966 <HAL_GPIO_Init+0x13e>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3304      	adds	r3, #4
 8004966:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	2bff      	cmp	r3, #255	; 0xff
 800496c:	d802      	bhi.n	8004974 <HAL_GPIO_Init+0x14c>
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	e002      	b.n	800497a <HAL_GPIO_Init+0x152>
 8004974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004976:	3b08      	subs	r3, #8
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	210f      	movs	r1, #15
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	fa01 f303 	lsl.w	r3, r1, r3
 8004988:	43db      	mvns	r3, r3
 800498a:	401a      	ands	r2, r3
 800498c:	6a39      	ldr	r1, [r7, #32]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	fa01 f303 	lsl.w	r3, r1, r3
 8004994:	431a      	orrs	r2, r3
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 80b1 	beq.w	8004b0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80049a8:	4b4d      	ldr	r3, [pc, #308]	; (8004ae0 <HAL_GPIO_Init+0x2b8>)
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	4a4c      	ldr	r2, [pc, #304]	; (8004ae0 <HAL_GPIO_Init+0x2b8>)
 80049ae:	f043 0301 	orr.w	r3, r3, #1
 80049b2:	6193      	str	r3, [r2, #24]
 80049b4:	4b4a      	ldr	r3, [pc, #296]	; (8004ae0 <HAL_GPIO_Init+0x2b8>)
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	60bb      	str	r3, [r7, #8]
 80049be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80049c0:	4a48      	ldr	r2, [pc, #288]	; (8004ae4 <HAL_GPIO_Init+0x2bc>)
 80049c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c4:	089b      	lsrs	r3, r3, #2
 80049c6:	3302      	adds	r3, #2
 80049c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80049ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d0:	f003 0303 	and.w	r3, r3, #3
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	220f      	movs	r2, #15
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	43db      	mvns	r3, r3
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	4013      	ands	r3, r2
 80049e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a40      	ldr	r2, [pc, #256]	; (8004ae8 <HAL_GPIO_Init+0x2c0>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d013      	beq.n	8004a14 <HAL_GPIO_Init+0x1ec>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a3f      	ldr	r2, [pc, #252]	; (8004aec <HAL_GPIO_Init+0x2c4>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d00d      	beq.n	8004a10 <HAL_GPIO_Init+0x1e8>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a3e      	ldr	r2, [pc, #248]	; (8004af0 <HAL_GPIO_Init+0x2c8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d007      	beq.n	8004a0c <HAL_GPIO_Init+0x1e4>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a3d      	ldr	r2, [pc, #244]	; (8004af4 <HAL_GPIO_Init+0x2cc>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d101      	bne.n	8004a08 <HAL_GPIO_Init+0x1e0>
 8004a04:	2303      	movs	r3, #3
 8004a06:	e006      	b.n	8004a16 <HAL_GPIO_Init+0x1ee>
 8004a08:	2304      	movs	r3, #4
 8004a0a:	e004      	b.n	8004a16 <HAL_GPIO_Init+0x1ee>
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	e002      	b.n	8004a16 <HAL_GPIO_Init+0x1ee>
 8004a10:	2301      	movs	r3, #1
 8004a12:	e000      	b.n	8004a16 <HAL_GPIO_Init+0x1ee>
 8004a14:	2300      	movs	r3, #0
 8004a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a18:	f002 0203 	and.w	r2, r2, #3
 8004a1c:	0092      	lsls	r2, r2, #2
 8004a1e:	4093      	lsls	r3, r2
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a26:	492f      	ldr	r1, [pc, #188]	; (8004ae4 <HAL_GPIO_Init+0x2bc>)
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	089b      	lsrs	r3, r3, #2
 8004a2c:	3302      	adds	r3, #2
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d006      	beq.n	8004a4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004a40:	4b2d      	ldr	r3, [pc, #180]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	492c      	ldr	r1, [pc, #176]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	600b      	str	r3, [r1, #0]
 8004a4c:	e006      	b.n	8004a5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004a4e:	4b2a      	ldr	r3, [pc, #168]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	43db      	mvns	r3, r3
 8004a56:	4928      	ldr	r1, [pc, #160]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a58:	4013      	ands	r3, r2
 8004a5a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d006      	beq.n	8004a76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004a68:	4b23      	ldr	r3, [pc, #140]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	4922      	ldr	r1, [pc, #136]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	604b      	str	r3, [r1, #4]
 8004a74:	e006      	b.n	8004a84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004a76:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a78:	685a      	ldr	r2, [r3, #4]
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	43db      	mvns	r3, r3
 8004a7e:	491e      	ldr	r1, [pc, #120]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a80:	4013      	ands	r3, r2
 8004a82:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d006      	beq.n	8004a9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004a90:	4b19      	ldr	r3, [pc, #100]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a92:	689a      	ldr	r2, [r3, #8]
 8004a94:	4918      	ldr	r1, [pc, #96]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	608b      	str	r3, [r1, #8]
 8004a9c:	e006      	b.n	8004aac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004a9e:	4b16      	ldr	r3, [pc, #88]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	43db      	mvns	r3, r3
 8004aa6:	4914      	ldr	r1, [pc, #80]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d021      	beq.n	8004afc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ab8:	4b0f      	ldr	r3, [pc, #60]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004aba:	68da      	ldr	r2, [r3, #12]
 8004abc:	490e      	ldr	r1, [pc, #56]	; (8004af8 <HAL_GPIO_Init+0x2d0>)
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60cb      	str	r3, [r1, #12]
 8004ac4:	e021      	b.n	8004b0a <HAL_GPIO_Init+0x2e2>
 8004ac6:	bf00      	nop
 8004ac8:	10320000 	.word	0x10320000
 8004acc:	10310000 	.word	0x10310000
 8004ad0:	10220000 	.word	0x10220000
 8004ad4:	10210000 	.word	0x10210000
 8004ad8:	10120000 	.word	0x10120000
 8004adc:	10110000 	.word	0x10110000
 8004ae0:	40021000 	.word	0x40021000
 8004ae4:	40010000 	.word	0x40010000
 8004ae8:	40010800 	.word	0x40010800
 8004aec:	40010c00 	.word	0x40010c00
 8004af0:	40011000 	.word	0x40011000
 8004af4:	40011400 	.word	0x40011400
 8004af8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004afc:	4b0b      	ldr	r3, [pc, #44]	; (8004b2c <HAL_GPIO_Init+0x304>)
 8004afe:	68da      	ldr	r2, [r3, #12]
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	43db      	mvns	r3, r3
 8004b04:	4909      	ldr	r1, [pc, #36]	; (8004b2c <HAL_GPIO_Init+0x304>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b16:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f47f ae8e 	bne.w	800483c <HAL_GPIO_Init+0x14>
  }
}
 8004b20:	bf00      	nop
 8004b22:	bf00      	nop
 8004b24:	372c      	adds	r7, #44	; 0x2c
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr
 8004b2c:	40010400 	.word	0x40010400

08004b30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	887b      	ldrh	r3, [r7, #2]
 8004b42:	4013      	ands	r3, r2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	73fb      	strb	r3, [r7, #15]
 8004b4c:	e001      	b.n	8004b52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bc80      	pop	{r7}
 8004b5c:	4770      	bx	lr

08004b5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b083      	sub	sp, #12
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	460b      	mov	r3, r1
 8004b68:	807b      	strh	r3, [r7, #2]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b6e:	787b      	ldrb	r3, [r7, #1]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b74:	887a      	ldrh	r2, [r7, #2]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004b7a:	e003      	b.n	8004b84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004b7c:	887b      	ldrh	r3, [r7, #2]
 8004b7e:	041a      	lsls	r2, r3, #16
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	611a      	str	r2, [r3, #16]
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bc80      	pop	{r7}
 8004b8c:	4770      	bx	lr

08004b8e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b90:	b08b      	sub	sp, #44	; 0x2c
 8004b92:	af06      	add	r7, sp, #24
 8004b94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d101      	bne.n	8004ba0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e0fd      	b.n	8004d9c <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d106      	bne.n	8004bba <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f007 fa2f 	bl	800c018 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2203      	movs	r2, #3
 8004bbe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f003 f8dc 	bl	8007d84 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	603b      	str	r3, [r7, #0]
 8004bd2:	687e      	ldr	r6, [r7, #4]
 8004bd4:	466d      	mov	r5, sp
 8004bd6:	f106 0410 	add.w	r4, r6, #16
 8004bda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	602b      	str	r3, [r5, #0]
 8004be2:	1d33      	adds	r3, r6, #4
 8004be4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004be6:	6838      	ldr	r0, [r7, #0]
 8004be8:	f003 f8a6 	bl	8007d38 <USB_CoreInit>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d005      	beq.n	8004bfe <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e0ce      	b.n	8004d9c <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2100      	movs	r1, #0
 8004c04:	4618      	mov	r0, r3
 8004c06:	f003 f8d7 	bl	8007db8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	73fb      	strb	r3, [r7, #15]
 8004c0e:	e04c      	b.n	8004caa <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	1c5a      	adds	r2, r3, #1
 8004c16:	4613      	mov	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	00db      	lsls	r3, r3, #3
 8004c1e:	440b      	add	r3, r1
 8004c20:	3301      	adds	r3, #1
 8004c22:	2201      	movs	r2, #1
 8004c24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	440b      	add	r3, r1
 8004c36:	7bfa      	ldrb	r2, [r7, #15]
 8004c38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004c3a:	7bfa      	ldrb	r2, [r7, #15]
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
 8004c3e:	b298      	uxth	r0, r3
 8004c40:	6879      	ldr	r1, [r7, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	440b      	add	r3, r1
 8004c4c:	3336      	adds	r3, #54	; 0x36
 8004c4e:	4602      	mov	r2, r0
 8004c50:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	4613      	mov	r3, r2
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	4413      	add	r3, r2
 8004c5e:	00db      	lsls	r3, r3, #3
 8004c60:	440b      	add	r3, r1
 8004c62:	3303      	adds	r3, #3
 8004c64:	2200      	movs	r2, #0
 8004c66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c68:	7bfa      	ldrb	r2, [r7, #15]
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	00db      	lsls	r3, r3, #3
 8004c74:	440b      	add	r3, r1
 8004c76:	3338      	adds	r3, #56	; 0x38
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004c7c:	7bfa      	ldrb	r2, [r7, #15]
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	00db      	lsls	r3, r3, #3
 8004c88:	440b      	add	r3, r1
 8004c8a:	333c      	adds	r3, #60	; 0x3c
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c90:	7bfa      	ldrb	r2, [r7, #15]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	440b      	add	r3, r1
 8004c9e:	3340      	adds	r3, #64	; 0x40
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	73fb      	strb	r3, [r7, #15]
 8004caa:	7bfa      	ldrb	r2, [r7, #15]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d3ad      	bcc.n	8004c10 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	73fb      	strb	r3, [r7, #15]
 8004cb8:	e044      	b.n	8004d44 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004cba:	7bfa      	ldrb	r2, [r7, #15]
 8004cbc:	6879      	ldr	r1, [r7, #4]
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	4413      	add	r3, r2
 8004cc4:	00db      	lsls	r3, r3, #3
 8004cc6:	440b      	add	r3, r1
 8004cc8:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004ccc:	2200      	movs	r2, #0
 8004cce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004cd0:	7bfa      	ldrb	r2, [r7, #15]
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	440b      	add	r3, r1
 8004cde:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004ce2:	7bfa      	ldrb	r2, [r7, #15]
 8004ce4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ce6:	7bfa      	ldrb	r2, [r7, #15]
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	4413      	add	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	440b      	add	r3, r1
 8004cf4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004cfc:	7bfa      	ldrb	r2, [r7, #15]
 8004cfe:	6879      	ldr	r1, [r7, #4]
 8004d00:	4613      	mov	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	440b      	add	r3, r1
 8004d0a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d12:	7bfa      	ldrb	r2, [r7, #15]
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	4413      	add	r3, r2
 8004d1c:	00db      	lsls	r3, r3, #3
 8004d1e:	440b      	add	r3, r1
 8004d20:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004d24:	2200      	movs	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d28:	7bfa      	ldrb	r2, [r7, #15]
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	440b      	add	r3, r1
 8004d36:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
 8004d40:	3301      	adds	r3, #1
 8004d42:	73fb      	strb	r3, [r7, #15]
 8004d44:	7bfa      	ldrb	r2, [r7, #15]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d3b5      	bcc.n	8004cba <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	687e      	ldr	r6, [r7, #4]
 8004d56:	466d      	mov	r5, sp
 8004d58:	f106 0410 	add.w	r4, r6, #16
 8004d5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d60:	6823      	ldr	r3, [r4, #0]
 8004d62:	602b      	str	r3, [r5, #0]
 8004d64:	1d33      	adds	r3, r6, #4
 8004d66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d68:	6838      	ldr	r0, [r7, #0]
 8004d6a:	f003 f831 	bl	8007dd0 <USB_DevInit>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d005      	beq.n	8004d80 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2202      	movs	r2, #2
 8004d78:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e00d      	b.n	8004d9c <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f004 ffcb 	bl	8009d30 <USB_DevDisconnect>

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3714      	adds	r7, #20
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004da4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_PCD_Start+0x16>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e016      	b.n	8004de8 <HAL_PCD_Start+0x44>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f002 ffc6 	bl	8007d58 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004dcc:	2101      	movs	r1, #1
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f007 fb95 	bl	800c4fe <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f004 ff9f 	bl	8009d1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f004 ffa1 	bl	8009d44 <USB_ReadInterrupts>
 8004e02:	4603      	mov	r3, r0
 8004e04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e0c:	d102      	bne.n	8004e14 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fb61 	bl	80054d6 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f004 ff93 	bl	8009d44 <USB_ReadInterrupts>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e28:	d112      	bne.n	8004e50 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e3c:	b292      	uxth	r2, r2
 8004e3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f007 f963 	bl	800c10e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004e48:	2100      	movs	r1, #0
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f925 	bl	800509a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f004 ff75 	bl	8009d44 <USB_ReadInterrupts>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e64:	d10b      	bne.n	8004e7e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e78:	b292      	uxth	r2, r2
 8004e7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f004 ff5e 	bl	8009d44 <USB_ReadInterrupts>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e92:	d10b      	bne.n	8004eac <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ea6:	b292      	uxth	r2, r2
 8004ea8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f004 ff47 	bl	8009d44 <USB_ReadInterrupts>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ebc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec0:	d126      	bne.n	8004f10 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0204 	bic.w	r2, r2, #4
 8004ed4:	b292      	uxth	r2, r2
 8004ed6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f022 0208 	bic.w	r2, r2, #8
 8004eec:	b292      	uxth	r2, r2
 8004eee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f007 f944 	bl	800c180 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f0a:	b292      	uxth	r2, r2
 8004f0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f004 ff15 	bl	8009d44 <USB_ReadInterrupts>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f24:	f040 8084 	bne.w	8005030 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8004f28:	2300      	movs	r3, #0
 8004f2a:	77fb      	strb	r3, [r7, #31]
 8004f2c:	e011      	b.n	8004f52 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	7ffb      	ldrb	r3, [r7, #31]
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	441a      	add	r2, r3
 8004f3a:	7ffb      	ldrb	r3, [r7, #31]
 8004f3c:	8812      	ldrh	r2, [r2, #0]
 8004f3e:	b292      	uxth	r2, r2
 8004f40:	005b      	lsls	r3, r3, #1
 8004f42:	f107 0120 	add.w	r1, r7, #32
 8004f46:	440b      	add	r3, r1
 8004f48:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8004f4c:	7ffb      	ldrb	r3, [r7, #31]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	77fb      	strb	r3, [r7, #31]
 8004f52:	7ffb      	ldrb	r3, [r7, #31]
 8004f54:	2b07      	cmp	r3, #7
 8004f56:	d9ea      	bls.n	8004f2e <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f042 0201 	orr.w	r2, r2, #1
 8004f6a:	b292      	uxth	r2, r2
 8004f6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 0201 	bic.w	r2, r2, #1
 8004f82:	b292      	uxth	r2, r2
 8004f84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8004f88:	bf00      	nop
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d0f6      	beq.n	8004f8a <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fae:	b292      	uxth	r2, r2
 8004fb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	77fb      	strb	r3, [r7, #31]
 8004fb8:	e010      	b.n	8004fdc <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8004fba:	7ffb      	ldrb	r3, [r7, #31]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6812      	ldr	r2, [r2, #0]
 8004fc0:	4611      	mov	r1, r2
 8004fc2:	7ffa      	ldrb	r2, [r7, #31]
 8004fc4:	0092      	lsls	r2, r2, #2
 8004fc6:	440a      	add	r2, r1
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	f107 0120 	add.w	r1, r7, #32
 8004fce:	440b      	add	r3, r1
 8004fd0:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8004fd4:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8004fd6:	7ffb      	ldrb	r3, [r7, #31]
 8004fd8:	3301      	adds	r3, #1
 8004fda:	77fb      	strb	r3, [r7, #31]
 8004fdc:	7ffb      	ldrb	r3, [r7, #31]
 8004fde:	2b07      	cmp	r3, #7
 8004fe0:	d9eb      	bls.n	8004fba <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f042 0208 	orr.w	r2, r2, #8
 8004ff4:	b292      	uxth	r2, r2
 8004ff6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005002:	b29a      	uxth	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800500c:	b292      	uxth	r2, r2
 800500e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800501a:	b29a      	uxth	r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f042 0204 	orr.w	r2, r2, #4
 8005024:	b292      	uxth	r2, r2
 8005026:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f007 f88e 	bl	800c14c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f004 fe85 	bl	8009d44 <USB_ReadInterrupts>
 800503a:	4603      	mov	r3, r0
 800503c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005044:	d10e      	bne.n	8005064 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800504e:	b29a      	uxth	r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005058:	b292      	uxth	r2, r2
 800505a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f007 f847 	bl	800c0f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f004 fe6b 	bl	8009d44 <USB_ReadInterrupts>
 800506e:	4603      	mov	r3, r0
 8005070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005074:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005078:	d10b      	bne.n	8005092 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005082:	b29a      	uxth	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800508c:	b292      	uxth	r2, r2
 800508e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8005092:	bf00      	nop
 8005094:	3720      	adds	r7, #32
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b082      	sub	sp, #8
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	460b      	mov	r3, r1
 80050a4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d101      	bne.n	80050b4 <HAL_PCD_SetAddress+0x1a>
 80050b0:	2302      	movs	r3, #2
 80050b2:	e013      	b.n	80050dc <HAL_PCD_SetAddress+0x42>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	78fa      	ldrb	r2, [r7, #3]
 80050c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	78fa      	ldrb	r2, [r7, #3]
 80050ca:	4611      	mov	r1, r2
 80050cc:	4618      	mov	r0, r3
 80050ce:	f004 fe12 	bl	8009cf6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	4608      	mov	r0, r1
 80050ee:	4611      	mov	r1, r2
 80050f0:	461a      	mov	r2, r3
 80050f2:	4603      	mov	r3, r0
 80050f4:	70fb      	strb	r3, [r7, #3]
 80050f6:	460b      	mov	r3, r1
 80050f8:	803b      	strh	r3, [r7, #0]
 80050fa:	4613      	mov	r3, r2
 80050fc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80050fe:	2300      	movs	r3, #0
 8005100:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005102:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005106:	2b00      	cmp	r3, #0
 8005108:	da0e      	bge.n	8005128 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800510a:	78fb      	ldrb	r3, [r7, #3]
 800510c:	f003 0307 	and.w	r3, r3, #7
 8005110:	1c5a      	adds	r2, r3, #1
 8005112:	4613      	mov	r3, r2
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	4413      	add	r3, r2
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	4413      	add	r3, r2
 800511e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	705a      	strb	r2, [r3, #1]
 8005126:	e00e      	b.n	8005146 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005128:	78fb      	ldrb	r3, [r7, #3]
 800512a:	f003 0207 	and.w	r2, r3, #7
 800512e:	4613      	mov	r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	00db      	lsls	r3, r3, #3
 8005136:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	4413      	add	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005146:	78fb      	ldrb	r3, [r7, #3]
 8005148:	f003 0307 	and.w	r3, r3, #7
 800514c:	b2da      	uxtb	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005152:	883a      	ldrh	r2, [r7, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	78ba      	ldrb	r2, [r7, #2]
 800515c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	785b      	ldrb	r3, [r3, #1]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d004      	beq.n	8005170 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	b29a      	uxth	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005170:	78bb      	ldrb	r3, [r7, #2]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d102      	bne.n	800517c <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005182:	2b01      	cmp	r3, #1
 8005184:	d101      	bne.n	800518a <HAL_PCD_EP_Open+0xa6>
 8005186:	2302      	movs	r3, #2
 8005188:	e00e      	b.n	80051a8 <HAL_PCD_EP_Open+0xc4>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68f9      	ldr	r1, [r7, #12]
 8005198:	4618      	mov	r0, r3
 800519a:	f002 fe39 	bl	8007e10 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80051a6:	7afb      	ldrb	r3, [r7, #11]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	460b      	mov	r3, r1
 80051ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80051bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	da0e      	bge.n	80051e2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051c4:	78fb      	ldrb	r3, [r7, #3]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	4413      	add	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2201      	movs	r2, #1
 80051de:	705a      	strb	r2, [r3, #1]
 80051e0:	e00e      	b.n	8005200 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051e2:	78fb      	ldrb	r3, [r7, #3]
 80051e4:	f003 0207 	and.w	r2, r3, #7
 80051e8:	4613      	mov	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4413      	add	r3, r2
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	4413      	add	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	f003 0307 	and.w	r3, r3, #7
 8005206:	b2da      	uxtb	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_PCD_EP_Close+0x6a>
 8005216:	2302      	movs	r3, #2
 8005218:	e00e      	b.n	8005238 <HAL_PCD_EP_Close+0x88>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	4618      	mov	r0, r3
 800522a:	f003 f95b 	bl	80084e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	607a      	str	r2, [r7, #4]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	460b      	mov	r3, r1
 800524e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005250:	7afb      	ldrb	r3, [r7, #11]
 8005252:	f003 0207 	and.w	r2, r3, #7
 8005256:	4613      	mov	r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	4413      	add	r3, r2
 800525c:	00db      	lsls	r3, r3, #3
 800525e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4413      	add	r3, r2
 8005266:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	2200      	movs	r2, #0
 8005278:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	2200      	movs	r2, #0
 800527e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005280:	7afb      	ldrb	r3, [r7, #11]
 8005282:	f003 0307 	and.w	r3, r3, #7
 8005286:	b2da      	uxtb	r2, r3
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800528c:	7afb      	ldrb	r3, [r7, #11]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6979      	ldr	r1, [r7, #20]
 800529c:	4618      	mov	r0, r3
 800529e:	f003 fb0d 	bl	80088bc <USB_EPStartXfer>
 80052a2:	e005      	b.n	80052b0 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6979      	ldr	r1, [r7, #20]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f003 fb06 	bl	80088bc <USB_EPStartXfer>
  }

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3718      	adds	r7, #24
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b083      	sub	sp, #12
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
 80052c2:	460b      	mov	r3, r1
 80052c4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80052c6:	78fb      	ldrb	r3, [r7, #3]
 80052c8:	f003 0207 	and.w	r2, r3, #7
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	4613      	mov	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4413      	add	r3, r2
 80052d4:	00db      	lsls	r3, r3, #3
 80052d6:	440b      	add	r3, r1
 80052d8:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80052dc:	681b      	ldr	r3, [r3, #0]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bc80      	pop	{r7}
 80052e6:	4770      	bx	lr

080052e8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	607a      	str	r2, [r7, #4]
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	460b      	mov	r3, r1
 80052f6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052f8:	7afb      	ldrb	r3, [r7, #11]
 80052fa:	f003 0307 	and.w	r3, r3, #7
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	4413      	add	r3, r2
 800530c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	2200      	movs	r2, #0
 800532c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2201      	movs	r2, #1
 8005332:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005334:	7afb      	ldrb	r3, [r7, #11]
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	b2da      	uxtb	r2, r3
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005340:	7afb      	ldrb	r3, [r7, #11]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	2b00      	cmp	r3, #0
 8005348:	d106      	bne.n	8005358 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6979      	ldr	r1, [r7, #20]
 8005350:	4618      	mov	r0, r3
 8005352:	f003 fab3 	bl	80088bc <USB_EPStartXfer>
 8005356:	e005      	b.n	8005364 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6979      	ldr	r1, [r7, #20]
 800535e:	4618      	mov	r0, r3
 8005360:	f003 faac 	bl	80088bc <USB_EPStartXfer>
  }

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3718      	adds	r7, #24
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b084      	sub	sp, #16
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	460b      	mov	r3, r1
 8005378:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800537a:	78fb      	ldrb	r3, [r7, #3]
 800537c:	f003 0207 	and.w	r2, r3, #7
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	429a      	cmp	r2, r3
 8005386:	d901      	bls.n	800538c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e04c      	b.n	8005426 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800538c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005390:	2b00      	cmp	r3, #0
 8005392:	da0e      	bge.n	80053b2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	f003 0307 	and.w	r3, r3, #7
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	4613      	mov	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4413      	add	r3, r2
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	4413      	add	r3, r2
 80053a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2201      	movs	r2, #1
 80053ae:	705a      	strb	r2, [r3, #1]
 80053b0:	e00c      	b.n	80053cc <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80053b2:	78fa      	ldrb	r2, [r7, #3]
 80053b4:	4613      	mov	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	4413      	add	r3, r2
 80053ba:	00db      	lsls	r3, r3, #3
 80053bc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	4413      	add	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2201      	movs	r2, #1
 80053d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053d2:	78fb      	ldrb	r3, [r7, #3]
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_PCD_EP_SetStall+0x7e>
 80053e8:	2302      	movs	r3, #2
 80053ea:	e01c      	b.n	8005426 <HAL_PCD_EP_SetStall+0xb8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68f9      	ldr	r1, [r7, #12]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f004 fb7e 	bl	8009afc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	2b00      	cmp	r3, #0
 8005408:	d108      	bne.n	800541c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8005414:	4619      	mov	r1, r3
 8005416:	4610      	mov	r0, r2
 8005418:	f004 fca3 	bl	8009d62 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b084      	sub	sp, #16
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
 8005436:	460b      	mov	r3, r1
 8005438:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800543a:	78fb      	ldrb	r3, [r7, #3]
 800543c:	f003 020f 	and.w	r2, r3, #15
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	429a      	cmp	r2, r3
 8005446:	d901      	bls.n	800544c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e040      	b.n	80054ce <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800544c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005450:	2b00      	cmp	r3, #0
 8005452:	da0e      	bge.n	8005472 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005454:	78fb      	ldrb	r3, [r7, #3]
 8005456:	f003 0307 	and.w	r3, r3, #7
 800545a:	1c5a      	adds	r2, r3, #1
 800545c:	4613      	mov	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	4413      	add	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2201      	movs	r2, #1
 800546e:	705a      	strb	r2, [r3, #1]
 8005470:	e00e      	b.n	8005490 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005472:	78fb      	ldrb	r3, [r7, #3]
 8005474:	f003 0207 	and.w	r2, r3, #7
 8005478:	4613      	mov	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4413      	add	r3, r2
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	4413      	add	r3, r2
 8005488:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005496:	78fb      	ldrb	r3, [r7, #3]
 8005498:	f003 0307 	and.w	r3, r3, #7
 800549c:	b2da      	uxtb	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_PCD_EP_ClrStall+0x82>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e00e      	b.n	80054ce <HAL_PCD_EP_ClrStall+0xa0>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68f9      	ldr	r1, [r7, #12]
 80054be:	4618      	mov	r0, r3
 80054c0:	f004 fb6c 	bl	8009b9c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b08e      	sub	sp, #56	; 0x38
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80054de:	e2df      	b.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80054e8:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80054ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	f003 030f 	and.w	r3, r3, #15
 80054f2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80054f6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f040 8158 	bne.w	80057b0 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005500:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005502:	f003 0310 	and.w	r3, r3, #16
 8005506:	2b00      	cmp	r3, #0
 8005508:	d152      	bne.n	80055b0 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	b29b      	uxth	r3, r3
 8005512:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800551a:	81fb      	strh	r3, [r7, #14]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	89fb      	ldrh	r3, [r7, #14]
 8005522:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005526:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800552a:	b29b      	uxth	r3, r3
 800552c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	3328      	adds	r3, #40	; 0x28
 8005532:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800553c:	b29b      	uxth	r3, r3
 800553e:	461a      	mov	r2, r3
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	3302      	adds	r3, #2
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6812      	ldr	r2, [r2, #0]
 8005550:	4413      	add	r3, r2
 8005552:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005556:	881b      	ldrh	r3, [r3, #0]
 8005558:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800555c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005562:	695a      	ldr	r2, [r3, #20]
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	441a      	add	r2, r3
 800556a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800556e:	2100      	movs	r1, #0
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f006 fda4 	bl	800c0be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 828e 	beq.w	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
 8005584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	f040 8289 	bne.w	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005594:	b2db      	uxtb	r3, r3
 8005596:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800559a:	b2da      	uxtb	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	b292      	uxth	r2, r2
 80055a2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80055ae:	e277      	b.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80055b6:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	881b      	ldrh	r3, [r3, #0]
 80055be:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80055c0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80055c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d034      	beq.n	8005634 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	00db      	lsls	r3, r3, #3
 80055dc:	4413      	add	r3, r2
 80055de:	3306      	adds	r3, #6
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6812      	ldr	r2, [r2, #0]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055ec:	881b      	ldrh	r3, [r3, #0]
 80055ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80055f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8005600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005602:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005606:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005608:	b29b      	uxth	r3, r3
 800560a:	f004 fbfa 	bl	8009e02 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	b29a      	uxth	r2, r3
 8005616:	f640 738f 	movw	r3, #3983	; 0xf8f
 800561a:	4013      	ands	r3, r2
 800561c:	823b      	strh	r3, [r7, #16]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	8a3a      	ldrh	r2, [r7, #16]
 8005624:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005628:	b292      	uxth	r2, r2
 800562a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f006 fd19 	bl	800c064 <HAL_PCD_SetupStageCallback>
 8005632:	e235      	b.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005634:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005638:	2b00      	cmp	r3, #0
 800563a:	f280 8231 	bge.w	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	881b      	ldrh	r3, [r3, #0]
 8005644:	b29a      	uxth	r2, r3
 8005646:	f640 738f 	movw	r3, #3983	; 0xf8f
 800564a:	4013      	ands	r3, r2
 800564c:	83bb      	strh	r3, [r7, #28]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	8bba      	ldrh	r2, [r7, #28]
 8005654:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005658:	b292      	uxth	r2, r2
 800565a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005664:	b29b      	uxth	r3, r3
 8005666:	461a      	mov	r2, r3
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	4413      	add	r3, r2
 8005670:	3306      	adds	r3, #6
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	6812      	ldr	r2, [r2, #0]
 8005678:	4413      	add	r3, r2
 800567a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800567e:	881b      	ldrh	r3, [r3, #0]
 8005680:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d019      	beq.n	80056c4 <PCD_EP_ISR_Handler+0x1ee>
 8005690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d015      	beq.n	80056c4 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6818      	ldr	r0, [r3, #0]
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	6959      	ldr	r1, [r3, #20]
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80056a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	f004 fbaa 	bl	8009e02 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80056ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b0:	695a      	ldr	r2, [r3, #20]
 80056b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	441a      	add	r2, r3
 80056b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ba:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80056bc:	2100      	movs	r1, #0
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f006 fce2 	bl	800c088 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	61bb      	str	r3, [r7, #24]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	461a      	mov	r2, r3
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	4413      	add	r3, r2
 80056da:	61bb      	str	r3, [r7, #24]
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d112      	bne.n	8005712 <PCD_EP_ISR_Handler+0x23c>
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	881b      	ldrh	r3, [r3, #0]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	801a      	strh	r2, [r3, #0]
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	881b      	ldrh	r3, [r3, #0]
 8005700:	b29b      	uxth	r3, r3
 8005702:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005706:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800570a:	b29a      	uxth	r2, r3
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	801a      	strh	r2, [r3, #0]
 8005710:	e02f      	b.n	8005772 <PCD_EP_ISR_Handler+0x29c>
 8005712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	2b3e      	cmp	r3, #62	; 0x3e
 8005718:	d813      	bhi.n	8005742 <PCD_EP_ISR_Handler+0x26c>
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	085b      	lsrs	r3, r3, #1
 8005720:	633b      	str	r3, [r7, #48]	; 0x30
 8005722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <PCD_EP_ISR_Handler+0x25e>
 800572e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005730:	3301      	adds	r3, #1
 8005732:	633b      	str	r3, [r7, #48]	; 0x30
 8005734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005736:	b29b      	uxth	r3, r3
 8005738:	029b      	lsls	r3, r3, #10
 800573a:	b29a      	uxth	r2, r3
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	801a      	strh	r2, [r3, #0]
 8005740:	e017      	b.n	8005772 <PCD_EP_ISR_Handler+0x29c>
 8005742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	095b      	lsrs	r3, r3, #5
 8005748:	633b      	str	r3, [r7, #48]	; 0x30
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 031f 	and.w	r3, r3, #31
 8005752:	2b00      	cmp	r3, #0
 8005754:	d102      	bne.n	800575c <PCD_EP_ISR_Handler+0x286>
 8005756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005758:	3b01      	subs	r3, #1
 800575a:	633b      	str	r3, [r7, #48]	; 0x30
 800575c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575e:	b29b      	uxth	r3, r3
 8005760:	029b      	lsls	r3, r3, #10
 8005762:	b29b      	uxth	r3, r3
 8005764:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005768:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800576c:	b29a      	uxth	r2, r3
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	881b      	ldrh	r3, [r3, #0]
 8005778:	b29b      	uxth	r3, r3
 800577a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800577e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005782:	827b      	strh	r3, [r7, #18]
 8005784:	8a7b      	ldrh	r3, [r7, #18]
 8005786:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800578a:	827b      	strh	r3, [r7, #18]
 800578c:	8a7b      	ldrh	r3, [r7, #18]
 800578e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005792:	827b      	strh	r3, [r7, #18]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	8a7b      	ldrh	r3, [r7, #18]
 800579a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800579e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	8013      	strh	r3, [r2, #0]
 80057ae:	e177      	b.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4413      	add	r3, r2
 80057be:	881b      	ldrh	r3, [r3, #0]
 80057c0:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80057c2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f280 80ea 	bge.w	80059a0 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	461a      	mov	r2, r3
 80057d2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	881b      	ldrh	r3, [r3, #0]
 80057dc:	b29a      	uxth	r2, r3
 80057de:	f640 738f 	movw	r3, #3983	; 0xf8f
 80057e2:	4013      	ands	r3, r2
 80057e4:	853b      	strh	r3, [r7, #40]	; 0x28
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80057f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80057fa:	b292      	uxth	r2, r2
 80057fc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80057fe:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	4413      	add	r3, r2
 8005812:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005816:	7b1b      	ldrb	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d122      	bne.n	8005862 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005824:	b29b      	uxth	r3, r3
 8005826:	461a      	mov	r2, r3
 8005828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	4413      	add	r3, r2
 8005830:	3306      	adds	r3, #6
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	4413      	add	r3, r2
 800583a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800583e:	881b      	ldrh	r3, [r3, #0]
 8005840:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005844:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8005846:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 8087 	beq.w	800595c <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6818      	ldr	r0, [r3, #0]
 8005852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005854:	6959      	ldr	r1, [r3, #20]
 8005856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005858:	88da      	ldrh	r2, [r3, #6]
 800585a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800585c:	f004 fad1 	bl	8009e02 <USB_ReadPMA>
 8005860:	e07c      	b.n	800595c <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005864:	78db      	ldrb	r3, [r3, #3]
 8005866:	2b02      	cmp	r3, #2
 8005868:	d108      	bne.n	800587c <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800586a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800586c:	461a      	mov	r2, r3
 800586e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 f923 	bl	8005abc <HAL_PCD_EP_DB_Receive>
 8005876:	4603      	mov	r3, r0
 8005878:	86fb      	strh	r3, [r7, #54]	; 0x36
 800587a:	e06f      	b.n	800595c <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	461a      	mov	r2, r3
 8005882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	881b      	ldrh	r3, [r3, #0]
 800588c:	b29b      	uxth	r3, r3
 800588e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005896:	847b      	strh	r3, [r7, #34]	; 0x22
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	441a      	add	r2, r3
 80058a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80058a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	461a      	mov	r2, r3
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4413      	add	r3, r2
 80058ca:	881b      	ldrh	r3, [r3, #0]
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d021      	beq.n	800591a <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058de:	b29b      	uxth	r3, r3
 80058e0:	461a      	mov	r2, r3
 80058e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	3302      	adds	r3, #2
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	6812      	ldr	r2, [r2, #0]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058f8:	881b      	ldrh	r3, [r3, #0]
 80058fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058fe:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005900:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005902:	2b00      	cmp	r3, #0
 8005904:	d02a      	beq.n	800595c <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6818      	ldr	r0, [r3, #0]
 800590a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590c:	6959      	ldr	r1, [r3, #20]
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	891a      	ldrh	r2, [r3, #8]
 8005912:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005914:	f004 fa75 	bl	8009e02 <USB_ReadPMA>
 8005918:	e020      	b.n	800595c <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005922:	b29b      	uxth	r3, r3
 8005924:	461a      	mov	r2, r3
 8005926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4413      	add	r3, r2
 800592e:	3306      	adds	r3, #6
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	4413      	add	r3, r2
 8005938:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800593c:	881b      	ldrh	r3, [r3, #0]
 800593e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005942:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005944:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005946:	2b00      	cmp	r3, #0
 8005948:	d008      	beq.n	800595c <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005950:	6959      	ldr	r1, [r3, #20]
 8005952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005954:	895a      	ldrh	r2, [r3, #10]
 8005956:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005958:	f004 fa53 	bl	8009e02 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	69da      	ldr	r2, [r3, #28]
 8005960:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005962:	441a      	add	r2, r3
 8005964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005966:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596a:	695a      	ldr	r2, [r3, #20]
 800596c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800596e:	441a      	add	r2, r3
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d004      	beq.n	8005986 <PCD_EP_ISR_Handler+0x4b0>
 800597c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800597e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	429a      	cmp	r2, r3
 8005984:	d206      	bcs.n	8005994 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	4619      	mov	r1, r3
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f006 fb7b 	bl	800c088 <HAL_PCD_DataOutStageCallback>
 8005992:	e005      	b.n	80059a0 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800599a:	4618      	mov	r0, r3
 800599c:	f002 ff8e 	bl	80088bc <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80059a0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80059a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d07a      	beq.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 80059aa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	00db      	lsls	r3, r3, #3
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	4413      	add	r3, r2
 80059bc:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4413      	add	r3, r2
 80059cc:	881b      	ldrh	r3, [r3, #0]
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80059d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d8:	843b      	strh	r3, [r7, #32]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	441a      	add	r2, r3
 80059e8:	8c3b      	ldrh	r3, [r7, #32]
 80059ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80059f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f8:	78db      	ldrb	r3, [r3, #3]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d108      	bne.n	8005a10 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80059fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a00:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d146      	bne.n	8005a94 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8005a06:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d141      	bne.n	8005a94 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	00db      	lsls	r3, r3, #3
 8005a22:	4413      	add	r3, r2
 8005a24:	3302      	adds	r3, #2
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a32:	881b      	ldrh	r3, [r3, #0]
 8005a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a38:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3c:	699a      	ldr	r2, [r3, #24]
 8005a3e:	8bfb      	ldrh	r3, [r7, #30]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d906      	bls.n	8005a52 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8005a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a46:	699a      	ldr	r2, [r3, #24]
 8005a48:	8bfb      	ldrh	r3, [r7, #30]
 8005a4a:	1ad2      	subs	r2, r2, r3
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4e:	619a      	str	r2, [r3, #24]
 8005a50:	e002      	b.n	8005a58 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8005a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a54:	2200      	movs	r2, #0
 8005a56:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8005a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d106      	bne.n	8005a6e <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	4619      	mov	r1, r3
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f006 fb29 	bl	800c0be <HAL_PCD_DataInStageCallback>
 8005a6c:	e018      	b.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a70:	695a      	ldr	r2, [r3, #20]
 8005a72:	8bfb      	ldrh	r3, [r7, #30]
 8005a74:	441a      	add	r2, r3
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	69da      	ldr	r2, [r3, #28]
 8005a7e:	8bfb      	ldrh	r3, [r7, #30]
 8005a80:	441a      	add	r2, r3
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f002 ff15 	bl	80088bc <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8005a92:	e005      	b.n	8005aa0 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005a94:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005a96:	461a      	mov	r2, r3
 8005a98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f91b 	bl	8005cd6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	b21b      	sxth	r3, r3
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f6ff ad17 	blt.w	80054e0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3738      	adds	r7, #56	; 0x38
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005aca:	88fb      	ldrh	r3, [r7, #6]
 8005acc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d07e      	beq.n	8005bd2 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	461a      	mov	r2, r3
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	00db      	lsls	r3, r3, #3
 8005ae6:	4413      	add	r3, r2
 8005ae8:	3302      	adds	r3, #2
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	6812      	ldr	r2, [r2, #0]
 8005af0:	4413      	add	r3, r2
 8005af2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005af6:	881b      	ldrh	r3, [r3, #0]
 8005af8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005afc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	699a      	ldr	r2, [r3, #24]
 8005b02:	8b7b      	ldrh	r3, [r7, #26]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d306      	bcc.n	8005b16 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	699a      	ldr	r2, [r3, #24]
 8005b0c:	8b7b      	ldrh	r3, [r7, #26]
 8005b0e:	1ad2      	subs	r2, r2, r3
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	619a      	str	r2, [r3, #24]
 8005b14:	e002      	b.n	8005b1c <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d123      	bne.n	8005b6c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	4413      	add	r3, r2
 8005b32:	881b      	ldrh	r3, [r3, #0]
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3e:	833b      	strh	r3, [r7, #24]
 8005b40:	8b3b      	ldrh	r3, [r7, #24]
 8005b42:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005b46:	833b      	strh	r3, [r7, #24]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	441a      	add	r2, r3
 8005b56:	8b3b      	ldrh	r3, [r7, #24]
 8005b58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d01f      	beq.n	8005bb6 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4413      	add	r3, r2
 8005b84:	881b      	ldrh	r3, [r3, #0]
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b90:	82fb      	strh	r3, [r7, #22]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	441a      	add	r2, r3
 8005ba0:	8afb      	ldrh	r3, [r7, #22]
 8005ba2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ba6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005bb6:	8b7b      	ldrh	r3, [r7, #26]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 8087 	beq.w	8005ccc <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	6959      	ldr	r1, [r3, #20]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	891a      	ldrh	r2, [r3, #8]
 8005bca:	8b7b      	ldrh	r3, [r7, #26]
 8005bcc:	f004 f919 	bl	8009e02 <USB_ReadPMA>
 8005bd0:	e07c      	b.n	8005ccc <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	461a      	mov	r2, r3
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	781b      	ldrb	r3, [r3, #0]
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	4413      	add	r3, r2
 8005be6:	3306      	adds	r3, #6
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bf4:	881b      	ldrh	r3, [r3, #0]
 8005bf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bfa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	699a      	ldr	r2, [r3, #24]
 8005c00:	8b7b      	ldrh	r3, [r7, #26]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d306      	bcc.n	8005c14 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	699a      	ldr	r2, [r3, #24]
 8005c0a:	8b7b      	ldrh	r3, [r7, #26]
 8005c0c:	1ad2      	subs	r2, r2, r3
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	619a      	str	r2, [r3, #24]
 8005c12:	e002      	b.n	8005c1a <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	2200      	movs	r2, #0
 8005c18:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d123      	bne.n	8005c6a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	461a      	mov	r2, r3
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	4413      	add	r3, r2
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c3c:	83fb      	strh	r3, [r7, #30]
 8005c3e:	8bfb      	ldrh	r3, [r7, #30]
 8005c40:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005c44:	83fb      	strh	r3, [r7, #30]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	441a      	add	r2, r3
 8005c54:	8bfb      	ldrh	r3, [r7, #30]
 8005c56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005c6a:	88fb      	ldrh	r3, [r7, #6]
 8005c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d11f      	bne.n	8005cb4 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	461a      	mov	r2, r3
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4413      	add	r3, r2
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c8e:	83bb      	strh	r3, [r7, #28]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	461a      	mov	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	441a      	add	r2, r3
 8005c9e:	8bbb      	ldrh	r3, [r7, #28]
 8005ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005cb4:	8b7b      	ldrh	r3, [r7, #26]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d008      	beq.n	8005ccc <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6818      	ldr	r0, [r3, #0]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	6959      	ldr	r1, [r3, #20]
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	895a      	ldrh	r2, [r3, #10]
 8005cc6:	8b7b      	ldrh	r3, [r7, #26]
 8005cc8:	f004 f89b 	bl	8009e02 <USB_ReadPMA>
    }
  }

  return count;
 8005ccc:	8b7b      	ldrh	r3, [r7, #26]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3720      	adds	r7, #32
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b094      	sub	sp, #80	; 0x50
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	60f8      	str	r0, [r7, #12]
 8005cde:	60b9      	str	r1, [r7, #8]
 8005ce0:	4613      	mov	r3, r2
 8005ce2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005ce4:	88fb      	ldrh	r3, [r7, #6]
 8005ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f000 8138 	beq.w	8005f60 <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	00db      	lsls	r3, r3, #3
 8005d02:	4413      	add	r3, r2
 8005d04:	3302      	adds	r3, #2
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d12:	881b      	ldrh	r3, [r3, #0]
 8005d14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d18:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	699a      	ldr	r2, [r3, #24]
 8005d20:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d907      	bls.n	8005d38 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	699a      	ldr	r2, [r3, #24]
 8005d2c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d30:	1ad2      	subs	r2, r2, r3
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	619a      	str	r2, [r3, #24]
 8005d36:	e002      	b.n	8005d3e <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d12c      	bne.n	8005da0 <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f006 f9b6 	bl	800c0be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005d52:	88fb      	ldrh	r3, [r7, #6]
 8005d54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 823a 	beq.w	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	881b      	ldrh	r3, [r3, #0]
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d78:	82fb      	strh	r3, [r7, #22]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	441a      	add	r2, r3
 8005d88:	8afb      	ldrh	r3, [r7, #22]
 8005d8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	8013      	strh	r3, [r2, #0]
 8005d9e:	e218      	b.n	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005da0:	88fb      	ldrh	r3, [r7, #6]
 8005da2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d01f      	beq.n	8005dea <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4413      	add	r3, r2
 8005db8:	881b      	ldrh	r3, [r3, #0]
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc4:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	441a      	add	r2, r3
 8005dd4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005dd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	f040 81ee 	bne.w	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	695a      	ldr	r2, [r3, #20]
 8005dfa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005dfe:	441a      	add	r2, r3
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005e0c:	441a      	add	r2, r3
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	6a1a      	ldr	r2, [r3, #32]
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d309      	bcc.n	8005e32 <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	6a1a      	ldr	r2, [r3, #32]
 8005e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e2a:	1ad2      	subs	r2, r2, r3
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	621a      	str	r2, [r3, #32]
 8005e30:	e015      	b.n	8005e5e <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d107      	bne.n	8005e4a <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 8005e3a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005e3e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005e48:	e009      	b.n	8005e5e <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	785b      	ldrb	r3, [r3, #1]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d155      	bne.n	8005f12 <HAL_PCD_EP_DB_Transmit+0x23c>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	61fb      	str	r3, [r7, #28]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	461a      	mov	r2, r3
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	61fb      	str	r3, [r7, #28]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	011a      	lsls	r2, r3, #4
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	4413      	add	r3, r2
 8005e88:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005e8c:	61bb      	str	r3, [r7, #24]
 8005e8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d112      	bne.n	8005eba <HAL_PCD_EP_DB_Transmit+0x1e4>
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	881b      	ldrh	r3, [r3, #0]
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	801a      	strh	r2, [r3, #0]
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	881b      	ldrh	r3, [r3, #0]
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005eae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	801a      	strh	r2, [r3, #0]
 8005eb8:	e047      	b.n	8005f4a <HAL_PCD_EP_DB_Transmit+0x274>
 8005eba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ebc:	2b3e      	cmp	r3, #62	; 0x3e
 8005ebe:	d811      	bhi.n	8005ee4 <HAL_PCD_EP_DB_Transmit+0x20e>
 8005ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec2:	085b      	lsrs	r3, r3, #1
 8005ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ec6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d002      	beq.n	8005ed6 <HAL_PCD_EP_DB_Transmit+0x200>
 8005ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	029b      	lsls	r3, r3, #10
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	801a      	strh	r2, [r3, #0]
 8005ee2:	e032      	b.n	8005f4a <HAL_PCD_EP_DB_Transmit+0x274>
 8005ee4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eec:	f003 031f 	and.w	r3, r3, #31
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d102      	bne.n	8005efa <HAL_PCD_EP_DB_Transmit+0x224>
 8005ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	029b      	lsls	r3, r3, #10
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	801a      	strh	r2, [r3, #0]
 8005f10:	e01b      	b.n	8005f4a <HAL_PCD_EP_DB_Transmit+0x274>
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	785b      	ldrb	r3, [r3, #1]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d117      	bne.n	8005f4a <HAL_PCD_EP_DB_Transmit+0x274>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2e:	4413      	add	r3, r2
 8005f30:	627b      	str	r3, [r7, #36]	; 0x24
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	011a      	lsls	r2, r3, #4
 8005f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005f40:	623b      	str	r3, [r7, #32]
 8005f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6818      	ldr	r0, [r3, #0]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	6959      	ldr	r1, [r3, #20]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	891a      	ldrh	r2, [r3, #8]
 8005f56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	f003 ff0d 	bl	8009d78 <USB_WritePMA>
 8005f5e:	e138      	b.n	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	00db      	lsls	r3, r3, #3
 8005f72:	4413      	add	r3, r2
 8005f74:	3306      	adds	r3, #6
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	6812      	ldr	r2, [r2, #0]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f82:	881b      	ldrh	r3, [r3, #0]
 8005f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f88:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	699a      	ldr	r2, [r3, #24]
 8005f90:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d307      	bcc.n	8005fa8 <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	699a      	ldr	r2, [r3, #24]
 8005f9c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005fa0:	1ad2      	subs	r2, r2, r3
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	619a      	str	r2, [r3, #24]
 8005fa6:	e002      	b.n	8005fae <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	2200      	movs	r2, #0
 8005fac:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d12e      	bne.n	8006014 <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	4619      	mov	r1, r3
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f006 f87e 	bl	800c0be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f040 8102 	bne.w	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	881b      	ldrh	r3, [r3, #0]
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fe8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	441a      	add	r2, r3
 8005ffa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005ffe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006002:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006006:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800600a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800600e:	b29b      	uxth	r3, r3
 8006010:	8013      	strh	r3, [r2, #0]
 8006012:	e0de      	b.n	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006014:	88fb      	ldrh	r3, [r7, #6]
 8006016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d11f      	bne.n	800605e <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	461a      	mov	r2, r3
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4413      	add	r3, r2
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	b29b      	uxth	r3, r3
 8006030:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006038:	867b      	strh	r3, [r7, #50]	; 0x32
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	461a      	mov	r2, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	441a      	add	r2, r3
 8006048:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800604a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800604e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006052:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006056:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800605a:	b29b      	uxth	r3, r3
 800605c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006064:	2b01      	cmp	r3, #1
 8006066:	f040 80b4 	bne.w	80061d2 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	695a      	ldr	r2, [r3, #20]
 800606e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006072:	441a      	add	r2, r3
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006080:	441a      	add	r2, r3
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	6a1a      	ldr	r2, [r3, #32]
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	429a      	cmp	r2, r3
 8006090:	d309      	bcc.n	80060a6 <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	6a1a      	ldr	r2, [r3, #32]
 800609c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800609e:	1ad2      	subs	r2, r2, r3
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	621a      	str	r2, [r3, #32]
 80060a4:	e015      	b.n	80060d2 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d107      	bne.n	80060be <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 80060ae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80060b2:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80060bc:	e009      	b.n	80060d2 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2200      	movs	r2, #0
 80060c8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	643b      	str	r3, [r7, #64]	; 0x40
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	785b      	ldrb	r3, [r3, #1]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d155      	bne.n	800618c <HAL_PCD_EP_DB_Transmit+0x4b6>
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	461a      	mov	r2, r3
 80060f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f4:	4413      	add	r3, r2
 80060f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	011a      	lsls	r2, r3, #4
 80060fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006100:	4413      	add	r3, r2
 8006102:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006106:	637b      	str	r3, [r7, #52]	; 0x34
 8006108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800610a:	2b00      	cmp	r3, #0
 800610c:	d112      	bne.n	8006134 <HAL_PCD_EP_DB_Transmit+0x45e>
 800610e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006110:	881b      	ldrh	r3, [r3, #0]
 8006112:	b29b      	uxth	r3, r3
 8006114:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006118:	b29a      	uxth	r2, r3
 800611a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800611c:	801a      	strh	r2, [r3, #0]
 800611e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006120:	881b      	ldrh	r3, [r3, #0]
 8006122:	b29b      	uxth	r3, r3
 8006124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800612c:	b29a      	uxth	r2, r3
 800612e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006130:	801a      	strh	r2, [r3, #0]
 8006132:	e044      	b.n	80061be <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006136:	2b3e      	cmp	r3, #62	; 0x3e
 8006138:	d811      	bhi.n	800615e <HAL_PCD_EP_DB_Transmit+0x488>
 800613a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800613c:	085b      	lsrs	r3, r3, #1
 800613e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <HAL_PCD_EP_DB_Transmit+0x47a>
 800614a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800614c:	3301      	adds	r3, #1
 800614e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006152:	b29b      	uxth	r3, r3
 8006154:	029b      	lsls	r3, r3, #10
 8006156:	b29a      	uxth	r2, r3
 8006158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800615a:	801a      	strh	r2, [r3, #0]
 800615c:	e02f      	b.n	80061be <HAL_PCD_EP_DB_Transmit+0x4e8>
 800615e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006160:	095b      	lsrs	r3, r3, #5
 8006162:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006164:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006166:	f003 031f 	and.w	r3, r3, #31
 800616a:	2b00      	cmp	r3, #0
 800616c:	d102      	bne.n	8006174 <HAL_PCD_EP_DB_Transmit+0x49e>
 800616e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006170:	3b01      	subs	r3, #1
 8006172:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006176:	b29b      	uxth	r3, r3
 8006178:	029b      	lsls	r3, r3, #10
 800617a:	b29b      	uxth	r3, r3
 800617c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006180:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006184:	b29a      	uxth	r2, r3
 8006186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006188:	801a      	strh	r2, [r3, #0]
 800618a:	e018      	b.n	80061be <HAL_PCD_EP_DB_Transmit+0x4e8>
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	785b      	ldrb	r3, [r3, #1]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d114      	bne.n	80061be <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800619c:	b29b      	uxth	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061a2:	4413      	add	r3, r2
 80061a4:	643b      	str	r3, [r7, #64]	; 0x40
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	011a      	lsls	r2, r3, #4
 80061ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061ae:	4413      	add	r3, r2
 80061b0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80061b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061bc:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6818      	ldr	r0, [r3, #0]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	6959      	ldr	r1, [r3, #20]
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	895a      	ldrh	r2, [r3, #10]
 80061ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	f003 fdd3 	bl	8009d78 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	461a      	mov	r2, r3
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	881b      	ldrh	r3, [r3, #0]
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061ec:	82bb      	strh	r3, [r7, #20]
 80061ee:	8abb      	ldrh	r3, [r7, #20]
 80061f0:	f083 0310 	eor.w	r3, r3, #16
 80061f4:	82bb      	strh	r3, [r7, #20]
 80061f6:	8abb      	ldrh	r3, [r7, #20]
 80061f8:	f083 0320 	eor.w	r3, r3, #32
 80061fc:	82bb      	strh	r3, [r7, #20]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	441a      	add	r2, r3
 800620c:	8abb      	ldrh	r3, [r7, #20]
 800620e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006212:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800621a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800621e:	b29b      	uxth	r3, r3
 8006220:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3750      	adds	r7, #80	; 0x50
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800622c:	b480      	push	{r7}
 800622e:	b087      	sub	sp, #28
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	460b      	mov	r3, r1
 8006238:	817b      	strh	r3, [r7, #10]
 800623a:	4613      	mov	r3, r2
 800623c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800623e:	897b      	ldrh	r3, [r7, #10]
 8006240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006244:	b29b      	uxth	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d00b      	beq.n	8006262 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800624a:	897b      	ldrh	r3, [r7, #10]
 800624c:	f003 0307 	and.w	r3, r3, #7
 8006250:	1c5a      	adds	r2, r3, #1
 8006252:	4613      	mov	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	4413      	add	r3, r2
 8006258:	00db      	lsls	r3, r3, #3
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	4413      	add	r3, r2
 800625e:	617b      	str	r3, [r7, #20]
 8006260:	e009      	b.n	8006276 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006262:	897a      	ldrh	r2, [r7, #10]
 8006264:	4613      	mov	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	00db      	lsls	r3, r3, #3
 800626c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	4413      	add	r3, r2
 8006274:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006276:	893b      	ldrh	r3, [r7, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d107      	bne.n	800628c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	2200      	movs	r2, #0
 8006280:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	b29a      	uxth	r2, r3
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	80da      	strh	r2, [r3, #6]
 800628a:	e00b      	b.n	80062a4 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2201      	movs	r2, #1
 8006290:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	b29a      	uxth	r2, r3
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	0c1b      	lsrs	r3, r3, #16
 800629e:	b29a      	uxth	r2, r3
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	371c      	adds	r7, #28
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bc80      	pop	{r7}
 80062ae:	4770      	bx	lr

080062b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e26c      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 8087 	beq.w	80063de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062d0:	4b92      	ldr	r3, [pc, #584]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f003 030c 	and.w	r3, r3, #12
 80062d8:	2b04      	cmp	r3, #4
 80062da:	d00c      	beq.n	80062f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80062dc:	4b8f      	ldr	r3, [pc, #572]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f003 030c 	and.w	r3, r3, #12
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d112      	bne.n	800630e <HAL_RCC_OscConfig+0x5e>
 80062e8:	4b8c      	ldr	r3, [pc, #560]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062f4:	d10b      	bne.n	800630e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f6:	4b89      	ldr	r3, [pc, #548]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d06c      	beq.n	80063dc <HAL_RCC_OscConfig+0x12c>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d168      	bne.n	80063dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e246      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006316:	d106      	bne.n	8006326 <HAL_RCC_OscConfig+0x76>
 8006318:	4b80      	ldr	r3, [pc, #512]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a7f      	ldr	r2, [pc, #508]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 800631e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006322:	6013      	str	r3, [r2, #0]
 8006324:	e02e      	b.n	8006384 <HAL_RCC_OscConfig+0xd4>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10c      	bne.n	8006348 <HAL_RCC_OscConfig+0x98>
 800632e:	4b7b      	ldr	r3, [pc, #492]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a7a      	ldr	r2, [pc, #488]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006334:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006338:	6013      	str	r3, [r2, #0]
 800633a:	4b78      	ldr	r3, [pc, #480]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a77      	ldr	r2, [pc, #476]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006340:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006344:	6013      	str	r3, [r2, #0]
 8006346:	e01d      	b.n	8006384 <HAL_RCC_OscConfig+0xd4>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006350:	d10c      	bne.n	800636c <HAL_RCC_OscConfig+0xbc>
 8006352:	4b72      	ldr	r3, [pc, #456]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a71      	ldr	r2, [pc, #452]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	4b6f      	ldr	r3, [pc, #444]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a6e      	ldr	r2, [pc, #440]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006368:	6013      	str	r3, [r2, #0]
 800636a:	e00b      	b.n	8006384 <HAL_RCC_OscConfig+0xd4>
 800636c:	4b6b      	ldr	r3, [pc, #428]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a6a      	ldr	r2, [pc, #424]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006376:	6013      	str	r3, [r2, #0]
 8006378:	4b68      	ldr	r3, [pc, #416]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a67      	ldr	r2, [pc, #412]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 800637e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006382:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d013      	beq.n	80063b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800638c:	f7fd fa32 	bl	80037f4 <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006392:	e008      	b.n	80063a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006394:	f7fd fa2e 	bl	80037f4 <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	2b64      	cmp	r3, #100	; 0x64
 80063a0:	d901      	bls.n	80063a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e1fa      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063a6:	4b5d      	ldr	r3, [pc, #372]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d0f0      	beq.n	8006394 <HAL_RCC_OscConfig+0xe4>
 80063b2:	e014      	b.n	80063de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b4:	f7fd fa1e 	bl	80037f4 <HAL_GetTick>
 80063b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063bc:	f7fd fa1a 	bl	80037f4 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b64      	cmp	r3, #100	; 0x64
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e1e6      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063ce:	4b53      	ldr	r3, [pc, #332]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1f0      	bne.n	80063bc <HAL_RCC_OscConfig+0x10c>
 80063da:	e000      	b.n	80063de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d063      	beq.n	80064b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80063ea:	4b4c      	ldr	r3, [pc, #304]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f003 030c 	and.w	r3, r3, #12
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00b      	beq.n	800640e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80063f6:	4b49      	ldr	r3, [pc, #292]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f003 030c 	and.w	r3, r3, #12
 80063fe:	2b08      	cmp	r3, #8
 8006400:	d11c      	bne.n	800643c <HAL_RCC_OscConfig+0x18c>
 8006402:	4b46      	ldr	r3, [pc, #280]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d116      	bne.n	800643c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800640e:	4b43      	ldr	r3, [pc, #268]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0302 	and.w	r3, r3, #2
 8006416:	2b00      	cmp	r3, #0
 8006418:	d005      	beq.n	8006426 <HAL_RCC_OscConfig+0x176>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d001      	beq.n	8006426 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e1ba      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006426:	4b3d      	ldr	r3, [pc, #244]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	4939      	ldr	r1, [pc, #228]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006436:	4313      	orrs	r3, r2
 8006438:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800643a:	e03a      	b.n	80064b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d020      	beq.n	8006486 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006444:	4b36      	ldr	r3, [pc, #216]	; (8006520 <HAL_RCC_OscConfig+0x270>)
 8006446:	2201      	movs	r2, #1
 8006448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800644a:	f7fd f9d3 	bl	80037f4 <HAL_GetTick>
 800644e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006450:	e008      	b.n	8006464 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006452:	f7fd f9cf 	bl	80037f4 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	2b02      	cmp	r3, #2
 800645e:	d901      	bls.n	8006464 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e19b      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006464:	4b2d      	ldr	r3, [pc, #180]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0302 	and.w	r3, r3, #2
 800646c:	2b00      	cmp	r3, #0
 800646e:	d0f0      	beq.n	8006452 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006470:	4b2a      	ldr	r3, [pc, #168]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	00db      	lsls	r3, r3, #3
 800647e:	4927      	ldr	r1, [pc, #156]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 8006480:	4313      	orrs	r3, r2
 8006482:	600b      	str	r3, [r1, #0]
 8006484:	e015      	b.n	80064b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006486:	4b26      	ldr	r3, [pc, #152]	; (8006520 <HAL_RCC_OscConfig+0x270>)
 8006488:	2200      	movs	r2, #0
 800648a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800648c:	f7fd f9b2 	bl	80037f4 <HAL_GetTick>
 8006490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006492:	e008      	b.n	80064a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006494:	f7fd f9ae 	bl	80037f4 <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d901      	bls.n	80064a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e17a      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064a6:	4b1d      	ldr	r3, [pc, #116]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1f0      	bne.n	8006494 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0308 	and.w	r3, r3, #8
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d03a      	beq.n	8006534 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d019      	beq.n	80064fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064c6:	4b17      	ldr	r3, [pc, #92]	; (8006524 <HAL_RCC_OscConfig+0x274>)
 80064c8:	2201      	movs	r2, #1
 80064ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064cc:	f7fd f992 	bl	80037f4 <HAL_GetTick>
 80064d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064d4:	f7fd f98e 	bl	80037f4 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e15a      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064e6:	4b0d      	ldr	r3, [pc, #52]	; (800651c <HAL_RCC_OscConfig+0x26c>)
 80064e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0f0      	beq.n	80064d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80064f2:	2001      	movs	r0, #1
 80064f4:	f000 fac4 	bl	8006a80 <RCC_Delay>
 80064f8:	e01c      	b.n	8006534 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064fa:	4b0a      	ldr	r3, [pc, #40]	; (8006524 <HAL_RCC_OscConfig+0x274>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006500:	f7fd f978 	bl	80037f4 <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006506:	e00f      	b.n	8006528 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006508:	f7fd f974 	bl	80037f4 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d908      	bls.n	8006528 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e140      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
 800651a:	bf00      	nop
 800651c:	40021000 	.word	0x40021000
 8006520:	42420000 	.word	0x42420000
 8006524:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006528:	4b9e      	ldr	r3, [pc, #632]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 800652a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652c:	f003 0302 	and.w	r3, r3, #2
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1e9      	bne.n	8006508 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 0304 	and.w	r3, r3, #4
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 80a6 	beq.w	800668e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006542:	2300      	movs	r3, #0
 8006544:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006546:	4b97      	ldr	r3, [pc, #604]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10d      	bne.n	800656e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006552:	4b94      	ldr	r3, [pc, #592]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	4a93      	ldr	r2, [pc, #588]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800655c:	61d3      	str	r3, [r2, #28]
 800655e:	4b91      	ldr	r3, [pc, #580]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006560:	69db      	ldr	r3, [r3, #28]
 8006562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006566:	60bb      	str	r3, [r7, #8]
 8006568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800656a:	2301      	movs	r3, #1
 800656c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800656e:	4b8e      	ldr	r3, [pc, #568]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006576:	2b00      	cmp	r3, #0
 8006578:	d118      	bne.n	80065ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800657a:	4b8b      	ldr	r3, [pc, #556]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a8a      	ldr	r2, [pc, #552]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006586:	f7fd f935 	bl	80037f4 <HAL_GetTick>
 800658a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800658c:	e008      	b.n	80065a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800658e:	f7fd f931 	bl	80037f4 <HAL_GetTick>
 8006592:	4602      	mov	r2, r0
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	2b64      	cmp	r3, #100	; 0x64
 800659a:	d901      	bls.n	80065a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e0fd      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065a0:	4b81      	ldr	r3, [pc, #516]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0f0      	beq.n	800658e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d106      	bne.n	80065c2 <HAL_RCC_OscConfig+0x312>
 80065b4:	4b7b      	ldr	r3, [pc, #492]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065b6:	6a1b      	ldr	r3, [r3, #32]
 80065b8:	4a7a      	ldr	r2, [pc, #488]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065ba:	f043 0301 	orr.w	r3, r3, #1
 80065be:	6213      	str	r3, [r2, #32]
 80065c0:	e02d      	b.n	800661e <HAL_RCC_OscConfig+0x36e>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d10c      	bne.n	80065e4 <HAL_RCC_OscConfig+0x334>
 80065ca:	4b76      	ldr	r3, [pc, #472]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	4a75      	ldr	r2, [pc, #468]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065d0:	f023 0301 	bic.w	r3, r3, #1
 80065d4:	6213      	str	r3, [r2, #32]
 80065d6:	4b73      	ldr	r3, [pc, #460]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	4a72      	ldr	r2, [pc, #456]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065dc:	f023 0304 	bic.w	r3, r3, #4
 80065e0:	6213      	str	r3, [r2, #32]
 80065e2:	e01c      	b.n	800661e <HAL_RCC_OscConfig+0x36e>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	2b05      	cmp	r3, #5
 80065ea:	d10c      	bne.n	8006606 <HAL_RCC_OscConfig+0x356>
 80065ec:	4b6d      	ldr	r3, [pc, #436]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	4a6c      	ldr	r2, [pc, #432]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065f2:	f043 0304 	orr.w	r3, r3, #4
 80065f6:	6213      	str	r3, [r2, #32]
 80065f8:	4b6a      	ldr	r3, [pc, #424]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	4a69      	ldr	r2, [pc, #420]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80065fe:	f043 0301 	orr.w	r3, r3, #1
 8006602:	6213      	str	r3, [r2, #32]
 8006604:	e00b      	b.n	800661e <HAL_RCC_OscConfig+0x36e>
 8006606:	4b67      	ldr	r3, [pc, #412]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	4a66      	ldr	r2, [pc, #408]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 800660c:	f023 0301 	bic.w	r3, r3, #1
 8006610:	6213      	str	r3, [r2, #32]
 8006612:	4b64      	ldr	r3, [pc, #400]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	4a63      	ldr	r2, [pc, #396]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006618:	f023 0304 	bic.w	r3, r3, #4
 800661c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d015      	beq.n	8006652 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006626:	f7fd f8e5 	bl	80037f4 <HAL_GetTick>
 800662a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800662c:	e00a      	b.n	8006644 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800662e:	f7fd f8e1 	bl	80037f4 <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	f241 3288 	movw	r2, #5000	; 0x1388
 800663c:	4293      	cmp	r3, r2
 800663e:	d901      	bls.n	8006644 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e0ab      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006644:	4b57      	ldr	r3, [pc, #348]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	f003 0302 	and.w	r3, r3, #2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d0ee      	beq.n	800662e <HAL_RCC_OscConfig+0x37e>
 8006650:	e014      	b.n	800667c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006652:	f7fd f8cf 	bl	80037f4 <HAL_GetTick>
 8006656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006658:	e00a      	b.n	8006670 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800665a:	f7fd f8cb 	bl	80037f4 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	f241 3288 	movw	r2, #5000	; 0x1388
 8006668:	4293      	cmp	r3, r2
 800666a:	d901      	bls.n	8006670 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e095      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006670:	4b4c      	ldr	r3, [pc, #304]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006672:	6a1b      	ldr	r3, [r3, #32]
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1ee      	bne.n	800665a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800667c:	7dfb      	ldrb	r3, [r7, #23]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d105      	bne.n	800668e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006682:	4b48      	ldr	r3, [pc, #288]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	4a47      	ldr	r2, [pc, #284]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006688:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800668c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 8081 	beq.w	800679a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006698:	4b42      	ldr	r3, [pc, #264]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f003 030c 	and.w	r3, r3, #12
 80066a0:	2b08      	cmp	r3, #8
 80066a2:	d061      	beq.n	8006768 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	69db      	ldr	r3, [r3, #28]
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d146      	bne.n	800673a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ac:	4b3f      	ldr	r3, [pc, #252]	; (80067ac <HAL_RCC_OscConfig+0x4fc>)
 80066ae:	2200      	movs	r2, #0
 80066b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066b2:	f7fd f89f 	bl	80037f4 <HAL_GetTick>
 80066b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066b8:	e008      	b.n	80066cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066ba:	f7fd f89b 	bl	80037f4 <HAL_GetTick>
 80066be:	4602      	mov	r2, r0
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d901      	bls.n	80066cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e067      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066cc:	4b35      	ldr	r3, [pc, #212]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1f0      	bne.n	80066ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066e0:	d108      	bne.n	80066f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80066e2:	4b30      	ldr	r3, [pc, #192]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	492d      	ldr	r1, [pc, #180]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066f4:	4b2b      	ldr	r3, [pc, #172]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a19      	ldr	r1, [r3, #32]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006704:	430b      	orrs	r3, r1
 8006706:	4927      	ldr	r1, [pc, #156]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006708:	4313      	orrs	r3, r2
 800670a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800670c:	4b27      	ldr	r3, [pc, #156]	; (80067ac <HAL_RCC_OscConfig+0x4fc>)
 800670e:	2201      	movs	r2, #1
 8006710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006712:	f7fd f86f 	bl	80037f4 <HAL_GetTick>
 8006716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006718:	e008      	b.n	800672c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800671a:	f7fd f86b 	bl	80037f4 <HAL_GetTick>
 800671e:	4602      	mov	r2, r0
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	2b02      	cmp	r3, #2
 8006726:	d901      	bls.n	800672c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006728:	2303      	movs	r3, #3
 800672a:	e037      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800672c:	4b1d      	ldr	r3, [pc, #116]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d0f0      	beq.n	800671a <HAL_RCC_OscConfig+0x46a>
 8006738:	e02f      	b.n	800679a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800673a:	4b1c      	ldr	r3, [pc, #112]	; (80067ac <HAL_RCC_OscConfig+0x4fc>)
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006740:	f7fd f858 	bl	80037f4 <HAL_GetTick>
 8006744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006746:	e008      	b.n	800675a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006748:	f7fd f854 	bl	80037f4 <HAL_GetTick>
 800674c:	4602      	mov	r2, r0
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	2b02      	cmp	r3, #2
 8006754:	d901      	bls.n	800675a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	e020      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800675a:	4b12      	ldr	r3, [pc, #72]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1f0      	bne.n	8006748 <HAL_RCC_OscConfig+0x498>
 8006766:	e018      	b.n	800679a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d101      	bne.n	8006774 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e013      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006774:	4b0b      	ldr	r3, [pc, #44]	; (80067a4 <HAL_RCC_OscConfig+0x4f4>)
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a1b      	ldr	r3, [r3, #32]
 8006784:	429a      	cmp	r2, r3
 8006786:	d106      	bne.n	8006796 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006792:	429a      	cmp	r2, r3
 8006794:	d001      	beq.n	800679a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e000      	b.n	800679c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	40021000 	.word	0x40021000
 80067a8:	40007000 	.word	0x40007000
 80067ac:	42420060 	.word	0x42420060

080067b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d101      	bne.n	80067c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e0d0      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067c4:	4b6a      	ldr	r3, [pc, #424]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0307 	and.w	r3, r3, #7
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d910      	bls.n	80067f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067d2:	4b67      	ldr	r3, [pc, #412]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f023 0207 	bic.w	r2, r3, #7
 80067da:	4965      	ldr	r1, [pc, #404]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	4313      	orrs	r3, r2
 80067e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067e2:	4b63      	ldr	r3, [pc, #396]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d001      	beq.n	80067f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e0b8      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0302 	and.w	r3, r3, #2
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d020      	beq.n	8006842 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0304 	and.w	r3, r3, #4
 8006808:	2b00      	cmp	r3, #0
 800680a:	d005      	beq.n	8006818 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800680c:	4b59      	ldr	r3, [pc, #356]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	4a58      	ldr	r2, [pc, #352]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006812:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006816:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0308 	and.w	r3, r3, #8
 8006820:	2b00      	cmp	r3, #0
 8006822:	d005      	beq.n	8006830 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006824:	4b53      	ldr	r3, [pc, #332]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	4a52      	ldr	r2, [pc, #328]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800682a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800682e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006830:	4b50      	ldr	r3, [pc, #320]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	494d      	ldr	r1, [pc, #308]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800683e:	4313      	orrs	r3, r2
 8006840:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d040      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2b01      	cmp	r3, #1
 8006854:	d107      	bne.n	8006866 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006856:	4b47      	ldr	r3, [pc, #284]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d115      	bne.n	800688e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e07f      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	2b02      	cmp	r3, #2
 800686c:	d107      	bne.n	800687e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800686e:	4b41      	ldr	r3, [pc, #260]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d109      	bne.n	800688e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e073      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800687e:	4b3d      	ldr	r3, [pc, #244]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d101      	bne.n	800688e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e06b      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800688e:	4b39      	ldr	r3, [pc, #228]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f023 0203 	bic.w	r2, r3, #3
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	4936      	ldr	r1, [pc, #216]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800689c:	4313      	orrs	r3, r2
 800689e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068a0:	f7fc ffa8 	bl	80037f4 <HAL_GetTick>
 80068a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068a6:	e00a      	b.n	80068be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068a8:	f7fc ffa4 	bl	80037f4 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e053      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068be:	4b2d      	ldr	r3, [pc, #180]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f003 020c 	and.w	r2, r3, #12
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d1eb      	bne.n	80068a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80068d0:	4b27      	ldr	r3, [pc, #156]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0307 	and.w	r3, r3, #7
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d210      	bcs.n	8006900 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068de:	4b24      	ldr	r3, [pc, #144]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f023 0207 	bic.w	r2, r3, #7
 80068e6:	4922      	ldr	r1, [pc, #136]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ee:	4b20      	ldr	r3, [pc, #128]	; (8006970 <HAL_RCC_ClockConfig+0x1c0>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0307 	and.w	r3, r3, #7
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d001      	beq.n	8006900 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e032      	b.n	8006966 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0304 	and.w	r3, r3, #4
 8006908:	2b00      	cmp	r3, #0
 800690a:	d008      	beq.n	800691e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800690c:	4b19      	ldr	r3, [pc, #100]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	4916      	ldr	r1, [pc, #88]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800691a:	4313      	orrs	r3, r2
 800691c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0308 	and.w	r3, r3, #8
 8006926:	2b00      	cmp	r3, #0
 8006928:	d009      	beq.n	800693e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800692a:	4b12      	ldr	r3, [pc, #72]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	00db      	lsls	r3, r3, #3
 8006938:	490e      	ldr	r1, [pc, #56]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 800693a:	4313      	orrs	r3, r2
 800693c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800693e:	f000 f821 	bl	8006984 <HAL_RCC_GetSysClockFreq>
 8006942:	4602      	mov	r2, r0
 8006944:	4b0b      	ldr	r3, [pc, #44]	; (8006974 <HAL_RCC_ClockConfig+0x1c4>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	091b      	lsrs	r3, r3, #4
 800694a:	f003 030f 	and.w	r3, r3, #15
 800694e:	490a      	ldr	r1, [pc, #40]	; (8006978 <HAL_RCC_ClockConfig+0x1c8>)
 8006950:	5ccb      	ldrb	r3, [r1, r3]
 8006952:	fa22 f303 	lsr.w	r3, r2, r3
 8006956:	4a09      	ldr	r2, [pc, #36]	; (800697c <HAL_RCC_ClockConfig+0x1cc>)
 8006958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800695a:	4b09      	ldr	r3, [pc, #36]	; (8006980 <HAL_RCC_ClockConfig+0x1d0>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4618      	mov	r0, r3
 8006960:	f7fc ff06 	bl	8003770 <HAL_InitTick>

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	40022000 	.word	0x40022000
 8006974:	40021000 	.word	0x40021000
 8006978:	0800db5c 	.word	0x0800db5c
 800697c:	20000010 	.word	0x20000010
 8006980:	20000014 	.word	0x20000014

08006984 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006984:	b490      	push	{r4, r7}
 8006986:	b08a      	sub	sp, #40	; 0x28
 8006988:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800698a:	4b2a      	ldr	r3, [pc, #168]	; (8006a34 <HAL_RCC_GetSysClockFreq+0xb0>)
 800698c:	1d3c      	adds	r4, r7, #4
 800698e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006990:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006994:	f240 2301 	movw	r3, #513	; 0x201
 8006998:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	61fb      	str	r3, [r7, #28]
 800699e:	2300      	movs	r3, #0
 80069a0:	61bb      	str	r3, [r7, #24]
 80069a2:	2300      	movs	r3, #0
 80069a4:	627b      	str	r3, [r7, #36]	; 0x24
 80069a6:	2300      	movs	r3, #0
 80069a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80069ae:	4b22      	ldr	r3, [pc, #136]	; (8006a38 <HAL_RCC_GetSysClockFreq+0xb4>)
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	f003 030c 	and.w	r3, r3, #12
 80069ba:	2b04      	cmp	r3, #4
 80069bc:	d002      	beq.n	80069c4 <HAL_RCC_GetSysClockFreq+0x40>
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d003      	beq.n	80069ca <HAL_RCC_GetSysClockFreq+0x46>
 80069c2:	e02d      	b.n	8006a20 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80069c4:	4b1d      	ldr	r3, [pc, #116]	; (8006a3c <HAL_RCC_GetSysClockFreq+0xb8>)
 80069c6:	623b      	str	r3, [r7, #32]
      break;
 80069c8:	e02d      	b.n	8006a26 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	0c9b      	lsrs	r3, r3, #18
 80069ce:	f003 030f 	and.w	r3, r3, #15
 80069d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80069d6:	4413      	add	r3, r2
 80069d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80069dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d013      	beq.n	8006a10 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80069e8:	4b13      	ldr	r3, [pc, #76]	; (8006a38 <HAL_RCC_GetSysClockFreq+0xb4>)
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	0c5b      	lsrs	r3, r3, #17
 80069ee:	f003 0301 	and.w	r3, r3, #1
 80069f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80069f6:	4413      	add	r3, r2
 80069f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80069fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	4a0e      	ldr	r2, [pc, #56]	; (8006a3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a02:	fb02 f203 	mul.w	r2, r2, r3
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a0e:	e004      	b.n	8006a1a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	4a0b      	ldr	r2, [pc, #44]	; (8006a40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006a14:	fb02 f303 	mul.w	r3, r2, r3
 8006a18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	623b      	str	r3, [r7, #32]
      break;
 8006a1e:	e002      	b.n	8006a26 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006a20:	4b06      	ldr	r3, [pc, #24]	; (8006a3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a22:	623b      	str	r3, [r7, #32]
      break;
 8006a24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a26:	6a3b      	ldr	r3, [r7, #32]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3728      	adds	r7, #40	; 0x28
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bc90      	pop	{r4, r7}
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	0800da8c 	.word	0x0800da8c
 8006a38:	40021000 	.word	0x40021000
 8006a3c:	007a1200 	.word	0x007a1200
 8006a40:	003d0900 	.word	0x003d0900

08006a44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a44:	b480      	push	{r7}
 8006a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a48:	4b02      	ldr	r3, [pc, #8]	; (8006a54 <HAL_RCC_GetHCLKFreq+0x10>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bc80      	pop	{r7}
 8006a52:	4770      	bx	lr
 8006a54:	20000010 	.word	0x20000010

08006a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a5c:	f7ff fff2 	bl	8006a44 <HAL_RCC_GetHCLKFreq>
 8006a60:	4602      	mov	r2, r0
 8006a62:	4b05      	ldr	r3, [pc, #20]	; (8006a78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	0adb      	lsrs	r3, r3, #11
 8006a68:	f003 0307 	and.w	r3, r3, #7
 8006a6c:	4903      	ldr	r1, [pc, #12]	; (8006a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a6e:	5ccb      	ldrb	r3, [r1, r3]
 8006a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40021000 	.word	0x40021000
 8006a7c:	0800db6c 	.word	0x0800db6c

08006a80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a88:	4b0a      	ldr	r3, [pc, #40]	; (8006ab4 <RCC_Delay+0x34>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a0a      	ldr	r2, [pc, #40]	; (8006ab8 <RCC_Delay+0x38>)
 8006a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a92:	0a5b      	lsrs	r3, r3, #9
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	fb02 f303 	mul.w	r3, r2, r3
 8006a9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006a9c:	bf00      	nop
  }
  while (Delay --);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1e5a      	subs	r2, r3, #1
 8006aa2:	60fa      	str	r2, [r7, #12]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1f9      	bne.n	8006a9c <RCC_Delay+0x1c>
}
 8006aa8:	bf00      	nop
 8006aaa:	bf00      	nop
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bc80      	pop	{r7}
 8006ab2:	4770      	bx	lr
 8006ab4:	20000010 	.word	0x20000010
 8006ab8:	10624dd3 	.word	0x10624dd3

08006abc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	613b      	str	r3, [r7, #16]
 8006ac8:	2300      	movs	r3, #0
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0301 	and.w	r3, r3, #1
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d07d      	beq.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006adc:	4b4f      	ldr	r3, [pc, #316]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d10d      	bne.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ae8:	4b4c      	ldr	r3, [pc, #304]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aea:	69db      	ldr	r3, [r3, #28]
 8006aec:	4a4b      	ldr	r2, [pc, #300]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006af2:	61d3      	str	r3, [r2, #28]
 8006af4:	4b49      	ldr	r3, [pc, #292]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006afc:	60bb      	str	r3, [r7, #8]
 8006afe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b00:	2301      	movs	r3, #1
 8006b02:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b04:	4b46      	ldr	r3, [pc, #280]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d118      	bne.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b10:	4b43      	ldr	r3, [pc, #268]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a42      	ldr	r2, [pc, #264]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b1c:	f7fc fe6a 	bl	80037f4 <HAL_GetTick>
 8006b20:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b22:	e008      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b24:	f7fc fe66 	bl	80037f4 <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	2b64      	cmp	r3, #100	; 0x64
 8006b30:	d901      	bls.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e06d      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b36:	4b3a      	ldr	r3, [pc, #232]	; (8006c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d0f0      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b42:	4b36      	ldr	r3, [pc, #216]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b4a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d02e      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d027      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b60:	4b2e      	ldr	r3, [pc, #184]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b68:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b6a:	4b2e      	ldr	r3, [pc, #184]	; (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b70:	4b2c      	ldr	r3, [pc, #176]	; (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006b76:	4a29      	ldr	r2, [pc, #164]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d014      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b86:	f7fc fe35 	bl	80037f4 <HAL_GetTick>
 8006b8a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b8c:	e00a      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b8e:	f7fc fe31 	bl	80037f4 <HAL_GetTick>
 8006b92:	4602      	mov	r2, r0
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d901      	bls.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e036      	b.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ba4:	4b1d      	ldr	r3, [pc, #116]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	f003 0302 	and.w	r3, r3, #2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d0ee      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bb0:	4b1a      	ldr	r3, [pc, #104]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	4917      	ldr	r1, [pc, #92]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006bc2:	7dfb      	ldrb	r3, [r7, #23]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d105      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bc8:	4b14      	ldr	r3, [pc, #80]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bca:	69db      	ldr	r3, [r3, #28]
 8006bcc:	4a13      	ldr	r2, [pc, #76]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bd2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d008      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006be0:	4b0e      	ldr	r3, [pc, #56]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	490b      	ldr	r1, [pc, #44]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 0310 	and.w	r3, r3, #16
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d008      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006bfe:	4b07      	ldr	r3, [pc, #28]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	4904      	ldr	r1, [pc, #16]	; (8006c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40021000 	.word	0x40021000
 8006c20:	40007000 	.word	0x40007000
 8006c24:	42420440 	.word	0x42420440

08006c28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006c28:	b590      	push	{r4, r7, lr}
 8006c2a:	b08d      	sub	sp, #52	; 0x34
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006c30:	4b5a      	ldr	r3, [pc, #360]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8006c32:	f107 040c 	add.w	r4, r7, #12
 8006c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006c38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006c3c:	f240 2301 	movw	r3, #513	; 0x201
 8006c40:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	627b      	str	r3, [r7, #36]	; 0x24
 8006c46:	2300      	movs	r3, #0
 8006c48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	61fb      	str	r3, [r7, #28]
 8006c52:	2300      	movs	r3, #0
 8006c54:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2b10      	cmp	r3, #16
 8006c5a:	d00a      	beq.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b10      	cmp	r3, #16
 8006c60:	f200 8091 	bhi.w	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d04c      	beq.n	8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d07c      	beq.n	8006d6a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006c70:	e089      	b.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8006c72:	4b4b      	ldr	r3, [pc, #300]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006c78:	4b49      	ldr	r3, [pc, #292]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 8082 	beq.w	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	0c9b      	lsrs	r3, r3, #18
 8006c8a:	f003 030f 	and.w	r3, r3, #15
 8006c8e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006c92:	4413      	add	r3, r2
 8006c94:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006c98:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d018      	beq.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006ca4:	4b3e      	ldr	r3, [pc, #248]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	0c5b      	lsrs	r3, r3, #17
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006cb2:	4413      	add	r3, r2
 8006cb4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006cb8:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00d      	beq.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006cc4:	4a37      	ldr	r2, [pc, #220]	; (8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	fb02 f303 	mul.w	r3, r2, r3
 8006cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cd4:	e004      	b.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	4a33      	ldr	r2, [pc, #204]	; (8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8006cda:	fb02 f303 	mul.w	r3, r2, r3
 8006cde:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006ce0:	4b2f      	ldr	r3, [pc, #188]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ce8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cec:	d102      	bne.n	8006cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8006cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006cf2:	e04a      	b.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8006cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	4a2c      	ldr	r2, [pc, #176]	; (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8006cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006cfe:	085b      	lsrs	r3, r3, #1
 8006d00:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d02:	e042      	b.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8006d04:	4b26      	ldr	r3, [pc, #152]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006d06:	6a1b      	ldr	r3, [r3, #32]
 8006d08:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d14:	d108      	bne.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d003      	beq.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8006d20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d24:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d26:	e01f      	b.n	8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d32:	d109      	bne.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8006d34:	4b1a      	ldr	r3, [pc, #104]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d38:	f003 0302 	and.w	r3, r3, #2
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d003      	beq.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8006d40:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006d44:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d46:	e00f      	b.n	8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d52:	d11c      	bne.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8006d54:	4b12      	ldr	r3, [pc, #72]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d016      	beq.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8006d60:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006d64:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d66:	e012      	b.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8006d68:	e011      	b.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006d6a:	f7ff fe75 	bl	8006a58 <HAL_RCC_GetPCLK2Freq>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	4b0b      	ldr	r3, [pc, #44]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	0b9b      	lsrs	r3, r3, #14
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	005b      	lsls	r3, r3, #1
 8006d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d82:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d84:	e004      	b.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8006d86:	bf00      	nop
 8006d88:	e002      	b.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8006d8a:	bf00      	nop
 8006d8c:	e000      	b.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8006d8e:	bf00      	nop
    }
  }
  return (frequency);
 8006d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3734      	adds	r7, #52	; 0x34
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd90      	pop	{r4, r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	0800da9c 	.word	0x0800da9c
 8006da0:	40021000 	.word	0x40021000
 8006da4:	007a1200 	.word	0x007a1200
 8006da8:	003d0900 	.word	0x003d0900
 8006dac:	aaaaaaab 	.word	0xaaaaaaab

08006db0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e076      	b.n	8006eb0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d108      	bne.n	8006ddc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dd2:	d009      	beq.n	8006de8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	61da      	str	r2, [r3, #28]
 8006dda:	e005      	b.n	8006de8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d106      	bne.n	8006e08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7fc fa9a 	bl	800333c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2202      	movs	r2, #2
 8006e0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006e30:	431a      	orrs	r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	691b      	ldr	r3, [r3, #16]
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	431a      	orrs	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e58:	431a      	orrs	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	69db      	ldr	r3, [r3, #28]
 8006e5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e62:	431a      	orrs	r2, r3
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6c:	ea42 0103 	orr.w	r1, r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	430a      	orrs	r2, r1
 8006e7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	0c1a      	lsrs	r2, r3, #16
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f002 0204 	and.w	r2, r2, #4
 8006e8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	69da      	ldr	r2, [r3, #28]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3708      	adds	r7, #8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b088      	sub	sp, #32
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	603b      	str	r3, [r7, #0]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d101      	bne.n	8006eda <HAL_SPI_Transmit+0x22>
 8006ed6:	2302      	movs	r3, #2
 8006ed8:	e126      	b.n	8007128 <HAL_SPI_Transmit+0x270>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ee2:	f7fc fc87 	bl	80037f4 <HAL_GetTick>
 8006ee6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006ee8:	88fb      	ldrh	r3, [r7, #6]
 8006eea:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d002      	beq.n	8006efe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006ef8:	2302      	movs	r3, #2
 8006efa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006efc:	e10b      	b.n	8007116 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d002      	beq.n	8006f0a <HAL_SPI_Transmit+0x52>
 8006f04:	88fb      	ldrh	r3, [r7, #6]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d102      	bne.n	8006f10 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f0e:	e102      	b.n	8007116 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2203      	movs	r2, #3
 8006f14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	88fa      	ldrh	r2, [r7, #6]
 8006f28:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	88fa      	ldrh	r2, [r7, #6]
 8006f2e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f56:	d10f      	bne.n	8006f78 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f82:	2b40      	cmp	r3, #64	; 0x40
 8006f84:	d007      	beq.n	8006f96 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f9e:	d14b      	bne.n	8007038 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <HAL_SPI_Transmit+0xf6>
 8006fa8:	8afb      	ldrh	r3, [r7, #22]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d13e      	bne.n	800702c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb2:	881a      	ldrh	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fbe:	1c9a      	adds	r2, r3, #2
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	b29a      	uxth	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006fd2:	e02b      	b.n	800702c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f003 0302 	and.w	r3, r3, #2
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d112      	bne.n	8007008 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fe6:	881a      	ldrh	r2, [r3, #0]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff2:	1c9a      	adds	r2, r3, #2
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	3b01      	subs	r3, #1
 8007000:	b29a      	uxth	r2, r3
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	86da      	strh	r2, [r3, #54]	; 0x36
 8007006:	e011      	b.n	800702c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007008:	f7fc fbf4 	bl	80037f4 <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	683a      	ldr	r2, [r7, #0]
 8007014:	429a      	cmp	r2, r3
 8007016:	d803      	bhi.n	8007020 <HAL_SPI_Transmit+0x168>
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800701e:	d102      	bne.n	8007026 <HAL_SPI_Transmit+0x16e>
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d102      	bne.n	800702c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	77fb      	strb	r3, [r7, #31]
          goto error;
 800702a:	e074      	b.n	8007116 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007030:	b29b      	uxth	r3, r3
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1ce      	bne.n	8006fd4 <HAL_SPI_Transmit+0x11c>
 8007036:	e04c      	b.n	80070d2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d002      	beq.n	8007046 <HAL_SPI_Transmit+0x18e>
 8007040:	8afb      	ldrh	r3, [r7, #22]
 8007042:	2b01      	cmp	r3, #1
 8007044:	d140      	bne.n	80070c8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	330c      	adds	r3, #12
 8007050:	7812      	ldrb	r2, [r2, #0]
 8007052:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007058:	1c5a      	adds	r2, r3, #1
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007062:	b29b      	uxth	r3, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	b29a      	uxth	r2, r3
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800706c:	e02c      	b.n	80070c8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b02      	cmp	r3, #2
 800707a:	d113      	bne.n	80070a4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	7812      	ldrb	r2, [r2, #0]
 8007088:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708e:	1c5a      	adds	r2, r3, #1
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007098:	b29b      	uxth	r3, r3
 800709a:	3b01      	subs	r3, #1
 800709c:	b29a      	uxth	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	86da      	strh	r2, [r3, #54]	; 0x36
 80070a2:	e011      	b.n	80070c8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070a4:	f7fc fba6 	bl	80037f4 <HAL_GetTick>
 80070a8:	4602      	mov	r2, r0
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d803      	bhi.n	80070bc <HAL_SPI_Transmit+0x204>
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ba:	d102      	bne.n	80070c2 <HAL_SPI_Transmit+0x20a>
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d102      	bne.n	80070c8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80070c6:	e026      	b.n	8007116 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d1cd      	bne.n	800706e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070d2:	69ba      	ldr	r2, [r7, #24]
 80070d4:	6839      	ldr	r1, [r7, #0]
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f000 f8b2 	bl	8007240 <SPI_EndRxTxTransaction>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d002      	beq.n	80070e8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2220      	movs	r2, #32
 80070e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10a      	bne.n	8007106 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070f0:	2300      	movs	r3, #0
 80070f2:	613b      	str	r3, [r7, #16]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	613b      	str	r3, [r7, #16]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	613b      	str	r3, [r7, #16]
 8007104:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800710a:	2b00      	cmp	r3, #0
 800710c:	d002      	beq.n	8007114 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	77fb      	strb	r3, [r7, #31]
 8007112:	e000      	b.n	8007116 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007114:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2201      	movs	r2, #1
 800711a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007126:	7ffb      	ldrb	r3, [r7, #31]
}
 8007128:	4618      	mov	r0, r3
 800712a:	3720      	adds	r7, #32
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b088      	sub	sp, #32
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	603b      	str	r3, [r7, #0]
 800713c:	4613      	mov	r3, r2
 800713e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007140:	f7fc fb58 	bl	80037f4 <HAL_GetTick>
 8007144:	4602      	mov	r2, r0
 8007146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007148:	1a9b      	subs	r3, r3, r2
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	4413      	add	r3, r2
 800714e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007150:	f7fc fb50 	bl	80037f4 <HAL_GetTick>
 8007154:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007156:	4b39      	ldr	r3, [pc, #228]	; (800723c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	015b      	lsls	r3, r3, #5
 800715c:	0d1b      	lsrs	r3, r3, #20
 800715e:	69fa      	ldr	r2, [r7, #28]
 8007160:	fb02 f303 	mul.w	r3, r2, r3
 8007164:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007166:	e054      	b.n	8007212 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800716e:	d050      	beq.n	8007212 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007170:	f7fc fb40 	bl	80037f4 <HAL_GetTick>
 8007174:	4602      	mov	r2, r0
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	69fa      	ldr	r2, [r7, #28]
 800717c:	429a      	cmp	r2, r3
 800717e:	d902      	bls.n	8007186 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d13d      	bne.n	8007202 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007194:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800719e:	d111      	bne.n	80071c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071a8:	d004      	beq.n	80071b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071b2:	d107      	bne.n	80071c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071cc:	d10f      	bne.n	80071ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071dc:	601a      	str	r2, [r3, #0]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	e017      	b.n	8007232 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007208:	2300      	movs	r3, #0
 800720a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	3b01      	subs	r3, #1
 8007210:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	689a      	ldr	r2, [r3, #8]
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	4013      	ands	r3, r2
 800721c:	68ba      	ldr	r2, [r7, #8]
 800721e:	429a      	cmp	r2, r3
 8007220:	bf0c      	ite	eq
 8007222:	2301      	moveq	r3, #1
 8007224:	2300      	movne	r3, #0
 8007226:	b2db      	uxtb	r3, r3
 8007228:	461a      	mov	r2, r3
 800722a:	79fb      	ldrb	r3, [r7, #7]
 800722c:	429a      	cmp	r2, r3
 800722e:	d19b      	bne.n	8007168 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	3720      	adds	r7, #32
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000010 	.word	0x20000010

08007240 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af02      	add	r7, sp, #8
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2200      	movs	r2, #0
 8007254:	2180      	movs	r1, #128	; 0x80
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f7ff ff6a 	bl	8007130 <SPI_WaitFlagStateUntilTimeout>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d007      	beq.n	8007272 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007266:	f043 0220 	orr.w	r2, r3, #32
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800726e:	2303      	movs	r3, #3
 8007270:	e000      	b.n	8007274 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d101      	bne.n	800728e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e041      	b.n	8007312 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b00      	cmp	r3, #0
 8007298:	d106      	bne.n	80072a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7fc f888 	bl	80033b8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	3304      	adds	r3, #4
 80072b8:	4619      	mov	r1, r3
 80072ba:	4610      	mov	r0, r2
 80072bc:	f000 fb38 	bl	8007930 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
	...

0800731c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d104      	bne.n	8007336 <HAL_TIM_IC_Start_IT+0x1a>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007332:	b2db      	uxtb	r3, r3
 8007334:	e013      	b.n	800735e <HAL_TIM_IC_Start_IT+0x42>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b04      	cmp	r3, #4
 800733a:	d104      	bne.n	8007346 <HAL_TIM_IC_Start_IT+0x2a>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007342:	b2db      	uxtb	r3, r3
 8007344:	e00b      	b.n	800735e <HAL_TIM_IC_Start_IT+0x42>
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b08      	cmp	r3, #8
 800734a:	d104      	bne.n	8007356 <HAL_TIM_IC_Start_IT+0x3a>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007352:	b2db      	uxtb	r3, r3
 8007354:	e003      	b.n	800735e <HAL_TIM_IC_Start_IT+0x42>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800735c:	b2db      	uxtb	r3, r3
 800735e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d104      	bne.n	8007370 <HAL_TIM_IC_Start_IT+0x54>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800736c:	b2db      	uxtb	r3, r3
 800736e:	e013      	b.n	8007398 <HAL_TIM_IC_Start_IT+0x7c>
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2b04      	cmp	r3, #4
 8007374:	d104      	bne.n	8007380 <HAL_TIM_IC_Start_IT+0x64>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800737c:	b2db      	uxtb	r3, r3
 800737e:	e00b      	b.n	8007398 <HAL_TIM_IC_Start_IT+0x7c>
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	2b08      	cmp	r3, #8
 8007384:	d104      	bne.n	8007390 <HAL_TIM_IC_Start_IT+0x74>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800738c:	b2db      	uxtb	r3, r3
 800738e:	e003      	b.n	8007398 <HAL_TIM_IC_Start_IT+0x7c>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007396:	b2db      	uxtb	r3, r3
 8007398:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800739a:	7bfb      	ldrb	r3, [r7, #15]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d102      	bne.n	80073a6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80073a0:	7bbb      	ldrb	r3, [r7, #14]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d001      	beq.n	80073aa <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e0b3      	b.n	8007512 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d104      	bne.n	80073ba <HAL_TIM_IC_Start_IT+0x9e>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2202      	movs	r2, #2
 80073b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073b8:	e013      	b.n	80073e2 <HAL_TIM_IC_Start_IT+0xc6>
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	2b04      	cmp	r3, #4
 80073be:	d104      	bne.n	80073ca <HAL_TIM_IC_Start_IT+0xae>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2202      	movs	r2, #2
 80073c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073c8:	e00b      	b.n	80073e2 <HAL_TIM_IC_Start_IT+0xc6>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	d104      	bne.n	80073da <HAL_TIM_IC_Start_IT+0xbe>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073d8:	e003      	b.n	80073e2 <HAL_TIM_IC_Start_IT+0xc6>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2202      	movs	r2, #2
 80073de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d104      	bne.n	80073f2 <HAL_TIM_IC_Start_IT+0xd6>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073f0:	e013      	b.n	800741a <HAL_TIM_IC_Start_IT+0xfe>
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b04      	cmp	r3, #4
 80073f6:	d104      	bne.n	8007402 <HAL_TIM_IC_Start_IT+0xe6>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2202      	movs	r2, #2
 80073fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007400:	e00b      	b.n	800741a <HAL_TIM_IC_Start_IT+0xfe>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b08      	cmp	r3, #8
 8007406:	d104      	bne.n	8007412 <HAL_TIM_IC_Start_IT+0xf6>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2202      	movs	r2, #2
 800740c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007410:	e003      	b.n	800741a <HAL_TIM_IC_Start_IT+0xfe>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2202      	movs	r2, #2
 8007416:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b0c      	cmp	r3, #12
 800741e:	d841      	bhi.n	80074a4 <HAL_TIM_IC_Start_IT+0x188>
 8007420:	a201      	add	r2, pc, #4	; (adr r2, 8007428 <HAL_TIM_IC_Start_IT+0x10c>)
 8007422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007426:	bf00      	nop
 8007428:	0800745d 	.word	0x0800745d
 800742c:	080074a5 	.word	0x080074a5
 8007430:	080074a5 	.word	0x080074a5
 8007434:	080074a5 	.word	0x080074a5
 8007438:	0800746f 	.word	0x0800746f
 800743c:	080074a5 	.word	0x080074a5
 8007440:	080074a5 	.word	0x080074a5
 8007444:	080074a5 	.word	0x080074a5
 8007448:	08007481 	.word	0x08007481
 800744c:	080074a5 	.word	0x080074a5
 8007450:	080074a5 	.word	0x080074a5
 8007454:	080074a5 	.word	0x080074a5
 8007458:	08007493 	.word	0x08007493
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68da      	ldr	r2, [r3, #12]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f042 0202 	orr.w	r2, r2, #2
 800746a:	60da      	str	r2, [r3, #12]
      break;
 800746c:	e01b      	b.n	80074a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68da      	ldr	r2, [r3, #12]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f042 0204 	orr.w	r2, r2, #4
 800747c:	60da      	str	r2, [r3, #12]
      break;
 800747e:	e012      	b.n	80074a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68da      	ldr	r2, [r3, #12]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f042 0208 	orr.w	r2, r2, #8
 800748e:	60da      	str	r2, [r3, #12]
      break;
 8007490:	e009      	b.n	80074a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68da      	ldr	r2, [r3, #12]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f042 0210 	orr.w	r2, r2, #16
 80074a0:	60da      	str	r2, [r3, #12]
      break;
 80074a2:	e000      	b.n	80074a6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80074a4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2201      	movs	r2, #1
 80074ac:	6839      	ldr	r1, [r7, #0]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f000 fbad 	bl	8007c0e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a18      	ldr	r2, [pc, #96]	; (800751c <HAL_TIM_IC_Start_IT+0x200>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d00e      	beq.n	80074dc <HAL_TIM_IC_Start_IT+0x1c0>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074c6:	d009      	beq.n	80074dc <HAL_TIM_IC_Start_IT+0x1c0>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a14      	ldr	r2, [pc, #80]	; (8007520 <HAL_TIM_IC_Start_IT+0x204>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d004      	beq.n	80074dc <HAL_TIM_IC_Start_IT+0x1c0>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a13      	ldr	r2, [pc, #76]	; (8007524 <HAL_TIM_IC_Start_IT+0x208>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d111      	bne.n	8007500 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f003 0307 	and.w	r3, r3, #7
 80074e6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b06      	cmp	r3, #6
 80074ec:	d010      	beq.n	8007510 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f042 0201 	orr.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074fe:	e007      	b.n	8007510 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0201 	orr.w	r2, r2, #1
 800750e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	40012c00 	.word	0x40012c00
 8007520:	40000400 	.word	0x40000400
 8007524:	40000800 	.word	0x40000800

08007528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b02      	cmp	r3, #2
 800753c:	d122      	bne.n	8007584 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	f003 0302 	and.w	r3, r3, #2
 8007548:	2b02      	cmp	r3, #2
 800754a:	d11b      	bne.n	8007584 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f06f 0202 	mvn.w	r2, #2
 8007554:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	f003 0303 	and.w	r3, r3, #3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d003      	beq.n	8007572 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7fb f842 	bl	80025f4 <HAL_TIM_IC_CaptureCallback>
 8007570:	e005      	b.n	800757e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f9c1 	bl	80078fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f9c7 	bl	800790c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	f003 0304 	and.w	r3, r3, #4
 800758e:	2b04      	cmp	r3, #4
 8007590:	d122      	bne.n	80075d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	f003 0304 	and.w	r3, r3, #4
 800759c:	2b04      	cmp	r3, #4
 800759e:	d11b      	bne.n	80075d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f06f 0204 	mvn.w	r2, #4
 80075a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2202      	movs	r2, #2
 80075ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	699b      	ldr	r3, [r3, #24]
 80075b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7fb f818 	bl	80025f4 <HAL_TIM_IC_CaptureCallback>
 80075c4:	e005      	b.n	80075d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 f997 	bl	80078fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 f99d 	bl	800790c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2200      	movs	r2, #0
 80075d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	f003 0308 	and.w	r3, r3, #8
 80075e2:	2b08      	cmp	r3, #8
 80075e4:	d122      	bne.n	800762c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	f003 0308 	and.w	r3, r3, #8
 80075f0:	2b08      	cmp	r3, #8
 80075f2:	d11b      	bne.n	800762c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f06f 0208 	mvn.w	r2, #8
 80075fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2204      	movs	r2, #4
 8007602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	69db      	ldr	r3, [r3, #28]
 800760a:	f003 0303 	and.w	r3, r3, #3
 800760e:	2b00      	cmp	r3, #0
 8007610:	d003      	beq.n	800761a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f7fa ffee 	bl	80025f4 <HAL_TIM_IC_CaptureCallback>
 8007618:	e005      	b.n	8007626 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f96d 	bl	80078fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f973 	bl	800790c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	f003 0310 	and.w	r3, r3, #16
 8007636:	2b10      	cmp	r3, #16
 8007638:	d122      	bne.n	8007680 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	f003 0310 	and.w	r3, r3, #16
 8007644:	2b10      	cmp	r3, #16
 8007646:	d11b      	bne.n	8007680 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f06f 0210 	mvn.w	r2, #16
 8007650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2208      	movs	r2, #8
 8007656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	69db      	ldr	r3, [r3, #28]
 800765e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007662:	2b00      	cmp	r3, #0
 8007664:	d003      	beq.n	800766e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f7fa ffc4 	bl	80025f4 <HAL_TIM_IC_CaptureCallback>
 800766c:	e005      	b.n	800767a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f943 	bl	80078fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 f949 	bl	800790c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b01      	cmp	r3, #1
 800768c:	d10e      	bne.n	80076ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	f003 0301 	and.w	r3, r3, #1
 8007698:	2b01      	cmp	r3, #1
 800769a:	d107      	bne.n	80076ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f06f 0201 	mvn.w	r2, #1
 80076a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f91e 	bl	80078e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076b6:	2b80      	cmp	r3, #128	; 0x80
 80076b8:	d10e      	bne.n	80076d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076c4:	2b80      	cmp	r3, #128	; 0x80
 80076c6:	d107      	bne.n	80076d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80076d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fb27 	bl	8007d26 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076e2:	2b40      	cmp	r3, #64	; 0x40
 80076e4:	d10e      	bne.n	8007704 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f0:	2b40      	cmp	r3, #64	; 0x40
 80076f2:	d107      	bne.n	8007704 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80076fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f90d 	bl	800791e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	f003 0320 	and.w	r3, r3, #32
 800770e:	2b20      	cmp	r3, #32
 8007710:	d10e      	bne.n	8007730 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	f003 0320 	and.w	r3, r3, #32
 800771c:	2b20      	cmp	r3, #32
 800771e:	d107      	bne.n	8007730 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f06f 0220 	mvn.w	r2, #32
 8007728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 faf2 	bl	8007d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007730:	bf00      	nop
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800774a:	2b01      	cmp	r3, #1
 800774c:	d101      	bne.n	8007752 <HAL_TIM_IC_ConfigChannel+0x1a>
 800774e:	2302      	movs	r3, #2
 8007750:	e082      	b.n	8007858 <HAL_TIM_IC_ConfigChannel+0x120>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2201      	movs	r2, #1
 8007756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d11b      	bne.n	8007798 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6818      	ldr	r0, [r3, #0]
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	6819      	ldr	r1, [r3, #0]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	685a      	ldr	r2, [r3, #4]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	f000 f940 	bl	80079f4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	699a      	ldr	r2, [r3, #24]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f022 020c 	bic.w	r2, r2, #12
 8007782:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	6999      	ldr	r1, [r3, #24]
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	689a      	ldr	r2, [r3, #8]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	430a      	orrs	r2, r1
 8007794:	619a      	str	r2, [r3, #24]
 8007796:	e05a      	b.n	800784e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2b04      	cmp	r3, #4
 800779c:	d11c      	bne.n	80077d8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6818      	ldr	r0, [r3, #0]
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	6819      	ldr	r1, [r3, #0]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	685a      	ldr	r2, [r3, #4]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	f000 f97b 	bl	8007aa8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	699a      	ldr	r2, [r3, #24]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80077c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	6999      	ldr	r1, [r3, #24]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	021a      	lsls	r2, r3, #8
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	619a      	str	r2, [r3, #24]
 80077d6:	e03a      	b.n	800784e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2b08      	cmp	r3, #8
 80077dc:	d11b      	bne.n	8007816 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	6819      	ldr	r1, [r3, #0]
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	685a      	ldr	r2, [r3, #4]
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	f000 f997 	bl	8007b20 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	69da      	ldr	r2, [r3, #28]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f022 020c 	bic.w	r2, r2, #12
 8007800:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	69d9      	ldr	r1, [r3, #28]
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	689a      	ldr	r2, [r3, #8]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	430a      	orrs	r2, r1
 8007812:	61da      	str	r2, [r3, #28]
 8007814:	e01b      	b.n	800784e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6818      	ldr	r0, [r3, #0]
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	6819      	ldr	r1, [r3, #0]
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f000 f9b6 	bl	8007b96 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	69da      	ldr	r2, [r3, #28]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007838:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	69d9      	ldr	r1, [r3, #28]
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	021a      	lsls	r2, r3, #8
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	430a      	orrs	r2, r1
 800784c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	3710      	adds	r7, #16
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007860:	b480      	push	{r7}
 8007862:	b085      	sub	sp, #20
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800786a:	2300      	movs	r3, #0
 800786c:	60fb      	str	r3, [r7, #12]
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b0c      	cmp	r3, #12
 8007872:	d831      	bhi.n	80078d8 <HAL_TIM_ReadCapturedValue+0x78>
 8007874:	a201      	add	r2, pc, #4	; (adr r2, 800787c <HAL_TIM_ReadCapturedValue+0x1c>)
 8007876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787a:	bf00      	nop
 800787c:	080078b1 	.word	0x080078b1
 8007880:	080078d9 	.word	0x080078d9
 8007884:	080078d9 	.word	0x080078d9
 8007888:	080078d9 	.word	0x080078d9
 800788c:	080078bb 	.word	0x080078bb
 8007890:	080078d9 	.word	0x080078d9
 8007894:	080078d9 	.word	0x080078d9
 8007898:	080078d9 	.word	0x080078d9
 800789c:	080078c5 	.word	0x080078c5
 80078a0:	080078d9 	.word	0x080078d9
 80078a4:	080078d9 	.word	0x080078d9
 80078a8:	080078d9 	.word	0x080078d9
 80078ac:	080078cf 	.word	0x080078cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b6:	60fb      	str	r3, [r7, #12]

      break;
 80078b8:	e00f      	b.n	80078da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c0:	60fb      	str	r3, [r7, #12]

      break;
 80078c2:	e00a      	b.n	80078da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ca:	60fb      	str	r3, [r7, #12]

      break;
 80078cc:	e005      	b.n	80078da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d4:	60fb      	str	r3, [r7, #12]

      break;
 80078d6:	e000      	b.n	80078da <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80078d8:	bf00      	nop
  }

  return tmpreg;
 80078da:	68fb      	ldr	r3, [r7, #12]
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3714      	adds	r7, #20
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bc80      	pop	{r7}
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop

080078e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bc80      	pop	{r7}
 80078f8:	4770      	bx	lr

080078fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078fa:	b480      	push	{r7}
 80078fc:	b083      	sub	sp, #12
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007902:	bf00      	nop
 8007904:	370c      	adds	r7, #12
 8007906:	46bd      	mov	sp, r7
 8007908:	bc80      	pop	{r7}
 800790a:	4770      	bx	lr

0800790c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007914:	bf00      	nop
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	bc80      	pop	{r7}
 800791c:	4770      	bx	lr

0800791e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800791e:	b480      	push	{r7}
 8007920:	b083      	sub	sp, #12
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007926:	bf00      	nop
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	bc80      	pop	{r7}
 800792e:	4770      	bx	lr

08007930 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007930:	b480      	push	{r7}
 8007932:	b085      	sub	sp, #20
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a29      	ldr	r2, [pc, #164]	; (80079e8 <TIM_Base_SetConfig+0xb8>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d00b      	beq.n	8007960 <TIM_Base_SetConfig+0x30>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800794e:	d007      	beq.n	8007960 <TIM_Base_SetConfig+0x30>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a26      	ldr	r2, [pc, #152]	; (80079ec <TIM_Base_SetConfig+0xbc>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d003      	beq.n	8007960 <TIM_Base_SetConfig+0x30>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a25      	ldr	r2, [pc, #148]	; (80079f0 <TIM_Base_SetConfig+0xc0>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d108      	bne.n	8007972 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	4313      	orrs	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4a1c      	ldr	r2, [pc, #112]	; (80079e8 <TIM_Base_SetConfig+0xb8>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d00b      	beq.n	8007992 <TIM_Base_SetConfig+0x62>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007980:	d007      	beq.n	8007992 <TIM_Base_SetConfig+0x62>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a19      	ldr	r2, [pc, #100]	; (80079ec <TIM_Base_SetConfig+0xbc>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d003      	beq.n	8007992 <TIM_Base_SetConfig+0x62>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a18      	ldr	r2, [pc, #96]	; (80079f0 <TIM_Base_SetConfig+0xc0>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d108      	bne.n	80079a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007998:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	689a      	ldr	r2, [r3, #8]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a07      	ldr	r2, [pc, #28]	; (80079e8 <TIM_Base_SetConfig+0xb8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d103      	bne.n	80079d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	691a      	ldr	r2, [r3, #16]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	615a      	str	r2, [r3, #20]
}
 80079de:	bf00      	nop
 80079e0:	3714      	adds	r7, #20
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bc80      	pop	{r7}
 80079e6:	4770      	bx	lr
 80079e8:	40012c00 	.word	0x40012c00
 80079ec:	40000400 	.word	0x40000400
 80079f0:	40000800 	.word	0x40000800

080079f4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b087      	sub	sp, #28
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
 8007a00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6a1b      	ldr	r3, [r3, #32]
 8007a06:	f023 0201 	bic.w	r2, r3, #1
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6a1b      	ldr	r3, [r3, #32]
 8007a18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	4a1f      	ldr	r2, [pc, #124]	; (8007a9c <TIM_TI1_SetConfig+0xa8>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d00b      	beq.n	8007a3a <TIM_TI1_SetConfig+0x46>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a28:	d007      	beq.n	8007a3a <TIM_TI1_SetConfig+0x46>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4a1c      	ldr	r2, [pc, #112]	; (8007aa0 <TIM_TI1_SetConfig+0xac>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d003      	beq.n	8007a3a <TIM_TI1_SetConfig+0x46>
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	4a1b      	ldr	r2, [pc, #108]	; (8007aa4 <TIM_TI1_SetConfig+0xb0>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d101      	bne.n	8007a3e <TIM_TI1_SetConfig+0x4a>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e000      	b.n	8007a40 <TIM_TI1_SetConfig+0x4c>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d008      	beq.n	8007a56 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	f023 0303 	bic.w	r3, r3, #3
 8007a4a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	617b      	str	r3, [r7, #20]
 8007a54:	e003      	b.n	8007a5e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f043 0301 	orr.w	r3, r3, #1
 8007a5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	011b      	lsls	r3, r3, #4
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f023 030a 	bic.w	r3, r3, #10
 8007a78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	f003 030a 	and.w	r3, r3, #10
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	621a      	str	r2, [r3, #32]
}
 8007a92:	bf00      	nop
 8007a94:	371c      	adds	r7, #28
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bc80      	pop	{r7}
 8007a9a:	4770      	bx	lr
 8007a9c:	40012c00 	.word	0x40012c00
 8007aa0:	40000400 	.word	0x40000400
 8007aa4:	40000800 	.word	0x40000800

08007aa8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b087      	sub	sp, #28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
 8007ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	f023 0210 	bic.w	r2, r3, #16
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6a1b      	ldr	r3, [r3, #32]
 8007acc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ad4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	021b      	lsls	r3, r3, #8
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ae6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	031b      	lsls	r3, r3, #12
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007afa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	011b      	lsls	r3, r3, #4
 8007b00:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007b04:	693a      	ldr	r2, [r7, #16]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	621a      	str	r2, [r3, #32]
}
 8007b16:	bf00      	nop
 8007b18:	371c      	adds	r7, #28
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bc80      	pop	{r7}
 8007b1e:	4770      	bx	lr

08007b20 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b087      	sub	sp, #28
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	69db      	ldr	r3, [r3, #28]
 8007b3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6a1b      	ldr	r3, [r3, #32]
 8007b44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	f023 0303 	bic.w	r3, r3, #3
 8007b4c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b5c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	b2db      	uxtb	r3, r3
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b70:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	021b      	lsls	r3, r3, #8
 8007b76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	621a      	str	r2, [r3, #32]
}
 8007b8c:	bf00      	nop
 8007b8e:	371c      	adds	r7, #28
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bc80      	pop	{r7}
 8007b94:	4770      	bx	lr

08007b96 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b087      	sub	sp, #28
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	60f8      	str	r0, [r7, #12]
 8007b9e:	60b9      	str	r1, [r7, #8]
 8007ba0:	607a      	str	r2, [r7, #4]
 8007ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6a1b      	ldr	r3, [r3, #32]
 8007ba8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	69db      	ldr	r3, [r3, #28]
 8007bb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	021b      	lsls	r3, r3, #8
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bd4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	031b      	lsls	r3, r3, #12
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007be8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	031b      	lsls	r3, r3, #12
 8007bee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	697a      	ldr	r2, [r7, #20]
 8007bfc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	621a      	str	r2, [r3, #32]
}
 8007c04:	bf00      	nop
 8007c06:	371c      	adds	r7, #28
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bc80      	pop	{r7}
 8007c0c:	4770      	bx	lr

08007c0e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b087      	sub	sp, #28
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	60f8      	str	r0, [r7, #12]
 8007c16:	60b9      	str	r1, [r7, #8]
 8007c18:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	f003 031f 	and.w	r3, r3, #31
 8007c20:	2201      	movs	r2, #1
 8007c22:	fa02 f303 	lsl.w	r3, r2, r3
 8007c26:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6a1a      	ldr	r2, [r3, #32]
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	43db      	mvns	r3, r3
 8007c30:	401a      	ands	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6a1a      	ldr	r2, [r3, #32]
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	f003 031f 	and.w	r3, r3, #31
 8007c40:	6879      	ldr	r1, [r7, #4]
 8007c42:	fa01 f303 	lsl.w	r3, r1, r3
 8007c46:	431a      	orrs	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	621a      	str	r2, [r3, #32]
}
 8007c4c:	bf00      	nop
 8007c4e:	371c      	adds	r7, #28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bc80      	pop	{r7}
 8007c54:	4770      	bx	lr
	...

08007c58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d101      	bne.n	8007c70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	e046      	b.n	8007cfe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2202      	movs	r2, #2
 8007c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68fa      	ldr	r2, [r7, #12]
 8007ca8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a16      	ldr	r2, [pc, #88]	; (8007d08 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d00e      	beq.n	8007cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cbc:	d009      	beq.n	8007cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a12      	ldr	r2, [pc, #72]	; (8007d0c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d004      	beq.n	8007cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a10      	ldr	r2, [pc, #64]	; (8007d10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d10c      	bne.n	8007cec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68ba      	ldr	r2, [r7, #8]
 8007cea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3714      	adds	r7, #20
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bc80      	pop	{r7}
 8007d06:	4770      	bx	lr
 8007d08:	40012c00 	.word	0x40012c00
 8007d0c:	40000400 	.word	0x40000400
 8007d10:	40000800 	.word	0x40000800

08007d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bc80      	pop	{r7}
 8007d24:	4770      	bx	lr

08007d26 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b083      	sub	sp, #12
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d2e:	bf00      	nop
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bc80      	pop	{r7}
 8007d36:	4770      	bx	lr

08007d38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007d38:	b084      	sub	sp, #16
 8007d3a:	b480      	push	{r7}
 8007d3c:	b083      	sub	sp, #12
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
 8007d42:	f107 0014 	add.w	r0, r7, #20
 8007d46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bc80      	pop	{r7}
 8007d54:	b004      	add	sp, #16
 8007d56:	4770      	bx	lr

08007d58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007d68:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007d6c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bc80      	pop	{r7}
 8007d82:	4770      	bx	lr

08007d84 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007d8c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007d90:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	43db      	mvns	r3, r3
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	4013      	ands	r3, r2
 8007da4:	b29a      	uxth	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3714      	adds	r7, #20
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bc80      	pop	{r7}
 8007db6:	4770      	bx	lr

08007db8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	370c      	adds	r7, #12
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bc80      	pop	{r7}
 8007dce:	4770      	bx	lr

08007dd0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007dd0:	b084      	sub	sp, #16
 8007dd2:	b480      	push	{r7}
 8007dd4:	b083      	sub	sp, #12
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
 8007dda:	f107 0014 	add.w	r0, r7, #20
 8007dde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bc80      	pop	{r7}
 8007e0c:	b004      	add	sp, #16
 8007e0e:	4770      	bx	lr

08007e10 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b09b      	sub	sp, #108	; 0x6c
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	4413      	add	r3, r2
 8007e2a:	881b      	ldrh	r3, [r3, #0]
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e36:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	78db      	ldrb	r3, [r3, #3]
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d81f      	bhi.n	8007e82 <USB_ActivateEndpoint+0x72>
 8007e42:	a201      	add	r2, pc, #4	; (adr r2, 8007e48 <USB_ActivateEndpoint+0x38>)
 8007e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e48:	08007e59 	.word	0x08007e59
 8007e4c:	08007e75 	.word	0x08007e75
 8007e50:	08007e8b 	.word	0x08007e8b
 8007e54:	08007e67 	.word	0x08007e67
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007e58:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007e5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e60:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007e64:	e012      	b.n	8007e8c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007e66:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007e6a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007e6e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007e72:	e00b      	b.n	8007e8c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007e74:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007e78:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007e7c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007e80:	e004      	b.n	8007e8c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8007e88:	e000      	b.n	8007e8c <USB_ActivateEndpoint+0x7c>
      break;
 8007e8a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	441a      	add	r2, r3
 8007e96:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007e9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ec4:	b29a      	uxth	r2, r3
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	441a      	add	r2, r3
 8007edc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007ee0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ee4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ee8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	7b1b      	ldrb	r3, [r3, #12]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f040 8149 	bne.w	8008190 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	785b      	ldrb	r3, [r3, #1]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 8084 	beq.w	8008010 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	617b      	str	r3, [r7, #20]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	461a      	mov	r2, r3
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	4413      	add	r3, r2
 8007f1a:	617b      	str	r3, [r7, #20]
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	011a      	lsls	r2, r3, #4
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	4413      	add	r3, r2
 8007f26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007f2a:	613b      	str	r3, [r7, #16]
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	88db      	ldrh	r3, [r3, #6]
 8007f30:	085b      	lsrs	r3, r3, #1
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	005b      	lsls	r3, r3, #1
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	81fb      	strh	r3, [r7, #14]
 8007f4a:	89fb      	ldrh	r3, [r7, #14]
 8007f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d01b      	beq.n	8007f8c <USB_ActivateEndpoint+0x17c>
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f6a:	81bb      	strh	r3, [r7, #12]
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	441a      	add	r2, r3
 8007f76:	89bb      	ldrh	r3, [r7, #12]
 8007f78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f84:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	78db      	ldrb	r3, [r3, #3]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d020      	beq.n	8007fd6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	881b      	ldrh	r3, [r3, #0]
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007faa:	813b      	strh	r3, [r7, #8]
 8007fac:	893b      	ldrh	r3, [r7, #8]
 8007fae:	f083 0320 	eor.w	r3, r3, #32
 8007fb2:	813b      	strh	r3, [r7, #8]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	441a      	add	r2, r3
 8007fbe:	893b      	ldrh	r3, [r7, #8]
 8007fc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	8013      	strh	r3, [r2, #0]
 8007fd4:	e27f      	b.n	80084d6 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	881b      	ldrh	r3, [r3, #0]
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fec:	817b      	strh	r3, [r7, #10]
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	441a      	add	r2, r3
 8007ff8:	897b      	ldrh	r3, [r7, #10]
 8007ffa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ffe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008002:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008006:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800800a:	b29b      	uxth	r3, r3
 800800c:	8013      	strh	r3, [r2, #0]
 800800e:	e262      	b.n	80084d6 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800801a:	b29b      	uxth	r3, r3
 800801c:	461a      	mov	r2, r3
 800801e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008020:	4413      	add	r3, r2
 8008022:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	011a      	lsls	r2, r3, #4
 800802a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800802c:	4413      	add	r3, r2
 800802e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008032:	62bb      	str	r3, [r7, #40]	; 0x28
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	88db      	ldrh	r3, [r3, #6]
 8008038:	085b      	lsrs	r3, r3, #1
 800803a:	b29b      	uxth	r3, r3
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	b29a      	uxth	r2, r3
 8008040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008042:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	627b      	str	r3, [r7, #36]	; 0x24
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800804e:	b29b      	uxth	r3, r3
 8008050:	461a      	mov	r2, r3
 8008052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008054:	4413      	add	r3, r2
 8008056:	627b      	str	r3, [r7, #36]	; 0x24
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	011a      	lsls	r2, r3, #4
 800805e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008060:	4413      	add	r3, r2
 8008062:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008066:	623b      	str	r3, [r7, #32]
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	691b      	ldr	r3, [r3, #16]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d112      	bne.n	8008096 <USB_ActivateEndpoint+0x286>
 8008070:	6a3b      	ldr	r3, [r7, #32]
 8008072:	881b      	ldrh	r3, [r3, #0]
 8008074:	b29b      	uxth	r3, r3
 8008076:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800807a:	b29a      	uxth	r2, r3
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	801a      	strh	r2, [r3, #0]
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	b29b      	uxth	r3, r3
 8008086:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800808a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800808e:	b29a      	uxth	r2, r3
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	801a      	strh	r2, [r3, #0]
 8008094:	e02f      	b.n	80080f6 <USB_ActivateEndpoint+0x2e6>
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	2b3e      	cmp	r3, #62	; 0x3e
 800809c:	d813      	bhi.n	80080c6 <USB_ActivateEndpoint+0x2b6>
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	085b      	lsrs	r3, r3, #1
 80080a4:	663b      	str	r3, [r7, #96]	; 0x60
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d002      	beq.n	80080b8 <USB_ActivateEndpoint+0x2a8>
 80080b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080b4:	3301      	adds	r3, #1
 80080b6:	663b      	str	r3, [r7, #96]	; 0x60
 80080b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	029b      	lsls	r3, r3, #10
 80080be:	b29a      	uxth	r2, r3
 80080c0:	6a3b      	ldr	r3, [r7, #32]
 80080c2:	801a      	strh	r2, [r3, #0]
 80080c4:	e017      	b.n	80080f6 <USB_ActivateEndpoint+0x2e6>
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	095b      	lsrs	r3, r3, #5
 80080cc:	663b      	str	r3, [r7, #96]	; 0x60
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	f003 031f 	and.w	r3, r3, #31
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d102      	bne.n	80080e0 <USB_ActivateEndpoint+0x2d0>
 80080da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080dc:	3b01      	subs	r3, #1
 80080de:	663b      	str	r3, [r7, #96]	; 0x60
 80080e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	029b      	lsls	r3, r3, #10
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	6a3b      	ldr	r3, [r7, #32]
 80080f4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	881b      	ldrh	r3, [r3, #0]
 8008102:	83fb      	strh	r3, [r7, #30]
 8008104:	8bfb      	ldrh	r3, [r7, #30]
 8008106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d01b      	beq.n	8008146 <USB_ActivateEndpoint+0x336>
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	881b      	ldrh	r3, [r3, #0]
 800811a:	b29b      	uxth	r3, r3
 800811c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008124:	83bb      	strh	r3, [r7, #28]
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	441a      	add	r2, r3
 8008130:	8bbb      	ldrh	r3, [r7, #28]
 8008132:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008136:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800813a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800813e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008142:	b29b      	uxth	r3, r3
 8008144:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	4413      	add	r3, r2
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b29b      	uxth	r3, r3
 8008154:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800815c:	837b      	strh	r3, [r7, #26]
 800815e:	8b7b      	ldrh	r3, [r7, #26]
 8008160:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008164:	837b      	strh	r3, [r7, #26]
 8008166:	8b7b      	ldrh	r3, [r7, #26]
 8008168:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800816c:	837b      	strh	r3, [r7, #26]
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	441a      	add	r2, r3
 8008178:	8b7b      	ldrh	r3, [r7, #26]
 800817a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800817e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800818a:	b29b      	uxth	r3, r3
 800818c:	8013      	strh	r3, [r2, #0]
 800818e:	e1a2      	b.n	80084d6 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	4413      	add	r3, r2
 800819a:	881b      	ldrh	r3, [r3, #0]
 800819c:	b29b      	uxth	r3, r3
 800819e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081a6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	441a      	add	r2, r3
 80081b4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80081b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081c0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80081c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	461a      	mov	r2, r3
 80081da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081dc:	4413      	add	r3, r2
 80081de:	65bb      	str	r3, [r7, #88]	; 0x58
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	011a      	lsls	r2, r3, #4
 80081e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081e8:	4413      	add	r3, r2
 80081ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081ee:	657b      	str	r3, [r7, #84]	; 0x54
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	891b      	ldrh	r3, [r3, #8]
 80081f4:	085b      	lsrs	r3, r3, #1
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	005b      	lsls	r3, r3, #1
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081fe:	801a      	strh	r2, [r3, #0]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	653b      	str	r3, [r7, #80]	; 0x50
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800820a:	b29b      	uxth	r3, r3
 800820c:	461a      	mov	r2, r3
 800820e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008210:	4413      	add	r3, r2
 8008212:	653b      	str	r3, [r7, #80]	; 0x50
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	011a      	lsls	r2, r3, #4
 800821a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800821c:	4413      	add	r3, r2
 800821e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	895b      	ldrh	r3, [r3, #10]
 8008228:	085b      	lsrs	r3, r3, #1
 800822a:	b29b      	uxth	r3, r3
 800822c:	005b      	lsls	r3, r3, #1
 800822e:	b29a      	uxth	r2, r3
 8008230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008232:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	785b      	ldrb	r3, [r3, #1]
 8008238:	2b00      	cmp	r3, #0
 800823a:	f040 8091 	bne.w	8008360 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	781b      	ldrb	r3, [r3, #0]
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4413      	add	r3, r2
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800824c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800824e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d01b      	beq.n	800828e <USB_ActivateEndpoint+0x47e>
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	4413      	add	r3, r2
 8008260:	881b      	ldrh	r3, [r3, #0]
 8008262:	b29b      	uxth	r3, r3
 8008264:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800826c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	441a      	add	r2, r3
 8008278:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800827a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800827e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008282:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800828a:	b29b      	uxth	r3, r3
 800828c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	4413      	add	r3, r2
 8008298:	881b      	ldrh	r3, [r3, #0]
 800829a:	873b      	strh	r3, [r7, #56]	; 0x38
 800829c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800829e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d01b      	beq.n	80082de <USB_ActivateEndpoint+0x4ce>
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4413      	add	r3, r2
 80082b0:	881b      	ldrh	r3, [r3, #0]
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082bc:	86fb      	strh	r3, [r7, #54]	; 0x36
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	441a      	add	r2, r3
 80082c8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80082ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082d6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082da:	b29b      	uxth	r3, r3
 80082dc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	4413      	add	r3, r2
 80082e8:	881b      	ldrh	r3, [r3, #0]
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082f4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80082f6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80082f8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80082fc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80082fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8008300:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008304:	86bb      	strh	r3, [r7, #52]	; 0x34
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	441a      	add	r2, r3
 8008310:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8008312:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008316:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800831a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800831e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008322:	b29b      	uxth	r3, r3
 8008324:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	009b      	lsls	r3, r3, #2
 800832e:	4413      	add	r3, r2
 8008330:	881b      	ldrh	r3, [r3, #0]
 8008332:	b29b      	uxth	r3, r3
 8008334:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800833c:	867b      	strh	r3, [r7, #50]	; 0x32
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	441a      	add	r2, r3
 8008348:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800834a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800834e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800835a:	b29b      	uxth	r3, r3
 800835c:	8013      	strh	r3, [r2, #0]
 800835e:	e0ba      	b.n	80084d6 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	4413      	add	r3, r2
 800836a:	881b      	ldrh	r3, [r3, #0]
 800836c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8008370:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008378:	2b00      	cmp	r3, #0
 800837a:	d01d      	beq.n	80083b8 <USB_ActivateEndpoint+0x5a8>
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	881b      	ldrh	r3, [r3, #0]
 8008388:	b29b      	uxth	r3, r3
 800838a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800838e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008392:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	441a      	add	r2, r3
 80083a0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80083a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80083b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083b8:	687a      	ldr	r2, [r7, #4]
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	4413      	add	r3, r2
 80083c2:	881b      	ldrh	r3, [r3, #0]
 80083c4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80083c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80083cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d01d      	beq.n	8008410 <USB_ActivateEndpoint+0x600>
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	4413      	add	r3, r2
 80083de:	881b      	ldrh	r3, [r3, #0]
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083ea:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	441a      	add	r2, r3
 80083f8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80083fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008400:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008404:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008408:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800840c:	b29b      	uxth	r3, r3
 800840e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	78db      	ldrb	r3, [r3, #3]
 8008414:	2b01      	cmp	r3, #1
 8008416:	d024      	beq.n	8008462 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4413      	add	r3, r2
 8008422:	881b      	ldrh	r3, [r3, #0]
 8008424:	b29b      	uxth	r3, r3
 8008426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800842a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800842e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8008432:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008436:	f083 0320 	eor.w	r3, r3, #32
 800843a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	441a      	add	r2, r3
 8008448:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800844c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008450:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008454:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800845c:	b29b      	uxth	r3, r3
 800845e:	8013      	strh	r3, [r2, #0]
 8008460:	e01d      	b.n	800849e <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4413      	add	r3, r2
 800846c:	881b      	ldrh	r3, [r3, #0]
 800846e:	b29b      	uxth	r3, r3
 8008470:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008474:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008478:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	441a      	add	r2, r3
 8008486:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800848a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800848e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008492:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800849a:	b29b      	uxth	r3, r3
 800849c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	4413      	add	r3, r2
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084b4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	441a      	add	r2, r3
 80084c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80084c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80084d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80084da:	4618      	mov	r0, r3
 80084dc:	376c      	adds	r7, #108	; 0x6c
 80084de:	46bd      	mov	sp, r7
 80084e0:	bc80      	pop	{r7}
 80084e2:	4770      	bx	lr

080084e4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b08d      	sub	sp, #52	; 0x34
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	7b1b      	ldrb	r3, [r3, #12]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f040 808e 	bne.w	8008614 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	785b      	ldrb	r3, [r3, #1]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d044      	beq.n	800858a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	4413      	add	r3, r2
 800850a:	881b      	ldrh	r3, [r3, #0]
 800850c:	81bb      	strh	r3, [r7, #12]
 800850e:	89bb      	ldrh	r3, [r7, #12]
 8008510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008514:	2b00      	cmp	r3, #0
 8008516:	d01b      	beq.n	8008550 <USB_DeactivateEndpoint+0x6c>
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	4413      	add	r3, r2
 8008522:	881b      	ldrh	r3, [r3, #0]
 8008524:	b29b      	uxth	r3, r3
 8008526:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800852a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800852e:	817b      	strh	r3, [r7, #10]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	781b      	ldrb	r3, [r3, #0]
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	441a      	add	r2, r3
 800853a:	897b      	ldrh	r3, [r7, #10]
 800853c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008540:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008544:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008548:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800854c:	b29b      	uxth	r3, r3
 800854e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	4413      	add	r3, r2
 800855a:	881b      	ldrh	r3, [r3, #0]
 800855c:	b29b      	uxth	r3, r3
 800855e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008562:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008566:	813b      	strh	r3, [r7, #8]
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	441a      	add	r2, r3
 8008572:	893b      	ldrh	r3, [r7, #8]
 8008574:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008578:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800857c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008584:	b29b      	uxth	r3, r3
 8008586:	8013      	strh	r3, [r2, #0]
 8008588:	e192      	b.n	80088b0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	881b      	ldrh	r3, [r3, #0]
 8008596:	827b      	strh	r3, [r7, #18]
 8008598:	8a7b      	ldrh	r3, [r7, #18]
 800859a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d01b      	beq.n	80085da <USB_DeactivateEndpoint+0xf6>
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	4413      	add	r3, r2
 80085ac:	881b      	ldrh	r3, [r3, #0]
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b8:	823b      	strh	r3, [r7, #16]
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	441a      	add	r2, r3
 80085c4:	8a3b      	ldrh	r3, [r7, #16]
 80085c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80085d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	881b      	ldrh	r3, [r3, #0]
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085f0:	81fb      	strh	r3, [r7, #14]
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	441a      	add	r2, r3
 80085fc:	89fb      	ldrh	r3, [r7, #14]
 80085fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008602:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008606:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800860a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800860e:	b29b      	uxth	r3, r3
 8008610:	8013      	strh	r3, [r2, #0]
 8008612:	e14d      	b.n	80088b0 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	785b      	ldrb	r3, [r3, #1]
 8008618:	2b00      	cmp	r3, #0
 800861a:	f040 80a5 	bne.w	8008768 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	4413      	add	r3, r2
 8008628:	881b      	ldrh	r3, [r3, #0]
 800862a:	843b      	strh	r3, [r7, #32]
 800862c:	8c3b      	ldrh	r3, [r7, #32]
 800862e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008632:	2b00      	cmp	r3, #0
 8008634:	d01b      	beq.n	800866e <USB_DeactivateEndpoint+0x18a>
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	4413      	add	r3, r2
 8008640:	881b      	ldrh	r3, [r3, #0]
 8008642:	b29b      	uxth	r3, r3
 8008644:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008648:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800864c:	83fb      	strh	r3, [r7, #30]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	441a      	add	r2, r3
 8008658:	8bfb      	ldrh	r3, [r7, #30]
 800865a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800865e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008662:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008666:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800866a:	b29b      	uxth	r3, r3
 800866c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	881b      	ldrh	r3, [r3, #0]
 800867a:	83bb      	strh	r3, [r7, #28]
 800867c:	8bbb      	ldrh	r3, [r7, #28]
 800867e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008682:	2b00      	cmp	r3, #0
 8008684:	d01b      	beq.n	80086be <USB_DeactivateEndpoint+0x1da>
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4413      	add	r3, r2
 8008690:	881b      	ldrh	r3, [r3, #0]
 8008692:	b29b      	uxth	r3, r3
 8008694:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008698:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800869c:	837b      	strh	r3, [r7, #26]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	441a      	add	r2, r3
 80086a8:	8b7b      	ldrh	r3, [r7, #26]
 80086aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	781b      	ldrb	r3, [r3, #0]
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	4413      	add	r3, r2
 80086c8:	881b      	ldrh	r3, [r3, #0]
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086d4:	833b      	strh	r3, [r7, #24]
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	441a      	add	r2, r3
 80086e0:	8b3b      	ldrh	r3, [r7, #24]
 80086e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086ee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	4413      	add	r3, r2
 8008700:	881b      	ldrh	r3, [r3, #0]
 8008702:	b29b      	uxth	r3, r3
 8008704:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800870c:	82fb      	strh	r3, [r7, #22]
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	441a      	add	r2, r3
 8008718:	8afb      	ldrh	r3, [r7, #22]
 800871a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800871e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800872a:	b29b      	uxth	r3, r3
 800872c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	4413      	add	r3, r2
 8008738:	881b      	ldrh	r3, [r3, #0]
 800873a:	b29b      	uxth	r3, r3
 800873c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008740:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008744:	82bb      	strh	r3, [r7, #20]
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	441a      	add	r2, r3
 8008750:	8abb      	ldrh	r3, [r7, #20]
 8008752:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008756:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800875a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800875e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008762:	b29b      	uxth	r3, r3
 8008764:	8013      	strh	r3, [r2, #0]
 8008766:	e0a3      	b.n	80088b0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	881b      	ldrh	r3, [r3, #0]
 8008774:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008776:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d01b      	beq.n	80087b8 <USB_DeactivateEndpoint+0x2d4>
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	4413      	add	r3, r2
 800878a:	881b      	ldrh	r3, [r3, #0]
 800878c:	b29b      	uxth	r3, r3
 800878e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008796:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	441a      	add	r2, r3
 80087a2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80087a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	009b      	lsls	r3, r3, #2
 80087c0:	4413      	add	r3, r2
 80087c2:	881b      	ldrh	r3, [r3, #0]
 80087c4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80087c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80087c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d01b      	beq.n	8008808 <USB_DeactivateEndpoint+0x324>
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4413      	add	r3, r2
 80087da:	881b      	ldrh	r3, [r3, #0]
 80087dc:	b29b      	uxth	r3, r3
 80087de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087e6:	853b      	strh	r3, [r7, #40]	; 0x28
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	441a      	add	r2, r3
 80087f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80087f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008800:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008804:	b29b      	uxth	r3, r3
 8008806:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	4413      	add	r3, r2
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	b29b      	uxth	r3, r3
 8008816:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800881a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800881e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	441a      	add	r2, r3
 800882a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800882c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008830:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008834:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800883c:	b29b      	uxth	r3, r3
 800883e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	781b      	ldrb	r3, [r3, #0]
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	881b      	ldrh	r3, [r3, #0]
 800884c:	b29b      	uxth	r3, r3
 800884e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008856:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	441a      	add	r2, r3
 8008862:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008864:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008868:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800886c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008874:	b29b      	uxth	r3, r3
 8008876:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	009b      	lsls	r3, r3, #2
 8008880:	4413      	add	r3, r2
 8008882:	881b      	ldrh	r3, [r3, #0]
 8008884:	b29b      	uxth	r3, r3
 8008886:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800888a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800888e:	847b      	strh	r3, [r7, #34]	; 0x22
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	441a      	add	r2, r3
 800889a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800889c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3734      	adds	r7, #52	; 0x34
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bc80      	pop	{r7}
 80088ba:	4770      	bx	lr

080088bc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b0c4      	sub	sp, #272	; 0x110
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	1d3b      	adds	r3, r7, #4
 80088c4:	6018      	str	r0, [r3, #0]
 80088c6:	463b      	mov	r3, r7
 80088c8:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80088ca:	463b      	mov	r3, r7
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	785b      	ldrb	r3, [r3, #1]
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	f040 8557 	bne.w	8009384 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80088d6:	463b      	mov	r3, r7
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	699a      	ldr	r2, [r3, #24]
 80088dc:	463b      	mov	r3, r7
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d905      	bls.n	80088f2 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80088e6:	463b      	mov	r3, r7
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80088f0:	e004      	b.n	80088fc <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80088f2:	463b      	mov	r3, r7
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80088fc:	463b      	mov	r3, r7
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	7b1b      	ldrb	r3, [r3, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d12c      	bne.n	8008960 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008906:	463b      	mov	r3, r7
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	6959      	ldr	r1, [r3, #20]
 800890c:	463b      	mov	r3, r7
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	88da      	ldrh	r2, [r3, #6]
 8008912:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008916:	b29b      	uxth	r3, r3
 8008918:	1d38      	adds	r0, r7, #4
 800891a:	6800      	ldr	r0, [r0, #0]
 800891c:	f001 fa2c 	bl	8009d78 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008920:	1d3b      	adds	r3, r7, #4
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	617b      	str	r3, [r7, #20]
 8008926:	1d3b      	adds	r3, r7, #4
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800892e:	b29b      	uxth	r3, r3
 8008930:	461a      	mov	r2, r3
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	4413      	add	r3, r2
 8008936:	617b      	str	r3, [r7, #20]
 8008938:	463b      	mov	r3, r7
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	011a      	lsls	r2, r3, #4
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	4413      	add	r3, r2
 8008944:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008948:	f107 0310 	add.w	r3, r7, #16
 800894c:	601a      	str	r2, [r3, #0]
 800894e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008952:	b29a      	uxth	r2, r3
 8008954:	f107 0310 	add.w	r3, r7, #16
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	801a      	strh	r2, [r3, #0]
 800895c:	f000 bcdd 	b.w	800931a <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008960:	463b      	mov	r3, r7
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	78db      	ldrb	r3, [r3, #3]
 8008966:	2b02      	cmp	r3, #2
 8008968:	f040 8347 	bne.w	8008ffa <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800896c:	463b      	mov	r3, r7
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6a1a      	ldr	r2, [r3, #32]
 8008972:	463b      	mov	r3, r7
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	691b      	ldr	r3, [r3, #16]
 8008978:	429a      	cmp	r2, r3
 800897a:	f240 82eb 	bls.w	8008f54 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800897e:	1d3b      	adds	r3, r7, #4
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	463b      	mov	r3, r7
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	881b      	ldrh	r3, [r3, #0]
 800898e:	b29b      	uxth	r3, r3
 8008990:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008998:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 800899c:	1d3b      	adds	r3, r7, #4
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	463b      	mov	r3, r7
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	441a      	add	r2, r3
 80089aa:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80089ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089b6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80089ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089be:	b29b      	uxth	r3, r3
 80089c0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80089c2:	463b      	mov	r3, r7
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	6a1a      	ldr	r2, [r3, #32]
 80089c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80089cc:	1ad2      	subs	r2, r2, r3
 80089ce:	463b      	mov	r3, r7
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80089d4:	1d3b      	adds	r3, r7, #4
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	463b      	mov	r3, r7
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	4413      	add	r3, r2
 80089e2:	881b      	ldrh	r3, [r3, #0]
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 8159 	beq.w	8008ca2 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80089f0:	1d3b      	adds	r3, r7, #4
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	637b      	str	r3, [r7, #52]	; 0x34
 80089f6:	463b      	mov	r3, r7
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	785b      	ldrb	r3, [r3, #1]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d164      	bne.n	8008aca <USB_EPStartXfer+0x20e>
 8008a00:	1d3b      	adds	r3, r7, #4
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a06:	1d3b      	adds	r3, r7, #4
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a0e:	b29b      	uxth	r3, r3
 8008a10:	461a      	mov	r2, r3
 8008a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a14:	4413      	add	r3, r2
 8008a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a18:	463b      	mov	r3, r7
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	011a      	lsls	r2, r3, #4
 8008a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a22:	4413      	add	r3, r2
 8008a24:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008a28:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d112      	bne.n	8008a58 <USB_EPStartXfer+0x19c>
 8008a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a34:	881b      	ldrh	r3, [r3, #0]
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a40:	801a      	strh	r2, [r3, #0]
 8008a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a44:	881b      	ldrh	r3, [r3, #0]
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a54:	801a      	strh	r2, [r3, #0]
 8008a56:	e054      	b.n	8008b02 <USB_EPStartXfer+0x246>
 8008a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a5c:	2b3e      	cmp	r3, #62	; 0x3e
 8008a5e:	d817      	bhi.n	8008a90 <USB_EPStartXfer+0x1d4>
 8008a60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a64:	085b      	lsrs	r3, r3, #1
 8008a66:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a6e:	f003 0301 	and.w	r3, r3, #1
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d004      	beq.n	8008a80 <USB_EPStartXfer+0x1c4>
 8008a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	029b      	lsls	r3, r3, #10
 8008a88:	b29a      	uxth	r2, r3
 8008a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a8c:	801a      	strh	r2, [r3, #0]
 8008a8e:	e038      	b.n	8008b02 <USB_EPStartXfer+0x246>
 8008a90:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a94:	095b      	lsrs	r3, r3, #5
 8008a96:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a9e:	f003 031f 	and.w	r3, r3, #31
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d104      	bne.n	8008ab0 <USB_EPStartXfer+0x1f4>
 8008aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	029b      	lsls	r3, r3, #10
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008abe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ac2:	b29a      	uxth	r2, r3
 8008ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac6:	801a      	strh	r2, [r3, #0]
 8008ac8:	e01b      	b.n	8008b02 <USB_EPStartXfer+0x246>
 8008aca:	463b      	mov	r3, r7
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	785b      	ldrb	r3, [r3, #1]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d116      	bne.n	8008b02 <USB_EPStartXfer+0x246>
 8008ad4:	1d3b      	adds	r3, r7, #4
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008adc:	b29b      	uxth	r3, r3
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ae2:	4413      	add	r3, r2
 8008ae4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ae6:	463b      	mov	r3, r7
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	011a      	lsls	r2, r3, #4
 8008aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008af0:	4413      	add	r3, r2
 8008af2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008af6:	633b      	str	r3, [r7, #48]	; 0x30
 8008af8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008afc:	b29a      	uxth	r2, r3
 8008afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b00:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008b02:	463b      	mov	r3, r7
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	895b      	ldrh	r3, [r3, #10]
 8008b08:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b0c:	463b      	mov	r3, r7
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6959      	ldr	r1, [r3, #20]
 8008b12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008b1c:	1d38      	adds	r0, r7, #4
 8008b1e:	6800      	ldr	r0, [r0, #0]
 8008b20:	f001 f92a 	bl	8009d78 <USB_WritePMA>
            ep->xfer_buff += len;
 8008b24:	463b      	mov	r3, r7
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	695a      	ldr	r2, [r3, #20]
 8008b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008b2e:	441a      	add	r2, r3
 8008b30:	463b      	mov	r3, r7
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008b36:	463b      	mov	r3, r7
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6a1a      	ldr	r2, [r3, #32]
 8008b3c:	463b      	mov	r3, r7
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d909      	bls.n	8008b5a <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8008b46:	463b      	mov	r3, r7
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	6a1a      	ldr	r2, [r3, #32]
 8008b4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008b50:	1ad2      	subs	r2, r2, r3
 8008b52:	463b      	mov	r3, r7
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	621a      	str	r2, [r3, #32]
 8008b58:	e008      	b.n	8008b6c <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8008b5a:	463b      	mov	r3, r7
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8008b64:	463b      	mov	r3, r7
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008b6c:	463b      	mov	r3, r7
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	785b      	ldrb	r3, [r3, #1]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d164      	bne.n	8008c40 <USB_EPStartXfer+0x384>
 8008b76:	1d3b      	adds	r3, r7, #4
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	61fb      	str	r3, [r7, #28]
 8008b7c:	1d3b      	adds	r3, r7, #4
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	461a      	mov	r2, r3
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	61fb      	str	r3, [r7, #28]
 8008b8e:	463b      	mov	r3, r7
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	011a      	lsls	r2, r3, #4
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	4413      	add	r3, r2
 8008b9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b9e:	61bb      	str	r3, [r7, #24]
 8008ba0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d112      	bne.n	8008bce <USB_EPStartXfer+0x312>
 8008ba8:	69bb      	ldr	r3, [r7, #24]
 8008baa:	881b      	ldrh	r3, [r3, #0]
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008bb2:	b29a      	uxth	r2, r3
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	801a      	strh	r2, [r3, #0]
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	881b      	ldrh	r3, [r3, #0]
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	801a      	strh	r2, [r3, #0]
 8008bcc:	e057      	b.n	8008c7e <USB_EPStartXfer+0x3c2>
 8008bce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bd2:	2b3e      	cmp	r3, #62	; 0x3e
 8008bd4:	d817      	bhi.n	8008c06 <USB_EPStartXfer+0x34a>
 8008bd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bda:	085b      	lsrs	r3, r3, #1
 8008bdc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008be0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d004      	beq.n	8008bf6 <USB_EPStartXfer+0x33a>
 8008bec:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008bf6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	029b      	lsls	r3, r3, #10
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	801a      	strh	r2, [r3, #0]
 8008c04:	e03b      	b.n	8008c7e <USB_EPStartXfer+0x3c2>
 8008c06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c0a:	095b      	lsrs	r3, r3, #5
 8008c0c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008c10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c14:	f003 031f 	and.w	r3, r3, #31
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d104      	bne.n	8008c26 <USB_EPStartXfer+0x36a>
 8008c1c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008c20:	3b01      	subs	r3, #1
 8008c22:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008c26:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	029b      	lsls	r3, r3, #10
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c38:	b29a      	uxth	r2, r3
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	801a      	strh	r2, [r3, #0]
 8008c3e:	e01e      	b.n	8008c7e <USB_EPStartXfer+0x3c2>
 8008c40:	463b      	mov	r3, r7
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	785b      	ldrb	r3, [r3, #1]
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d119      	bne.n	8008c7e <USB_EPStartXfer+0x3c2>
 8008c4a:	1d3b      	adds	r3, r7, #4
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8008c50:	1d3b      	adds	r3, r7, #4
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5e:	4413      	add	r3, r2
 8008c60:	627b      	str	r3, [r7, #36]	; 0x24
 8008c62:	463b      	mov	r3, r7
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	781b      	ldrb	r3, [r3, #0]
 8008c68:	011a      	lsls	r2, r3, #4
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6c:	4413      	add	r3, r2
 8008c6e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008c72:	623b      	str	r3, [r7, #32]
 8008c74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c78:	b29a      	uxth	r2, r3
 8008c7a:	6a3b      	ldr	r3, [r7, #32]
 8008c7c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008c7e:	463b      	mov	r3, r7
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	891b      	ldrh	r3, [r3, #8]
 8008c84:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c88:	463b      	mov	r3, r7
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6959      	ldr	r1, [r3, #20]
 8008c8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008c98:	1d38      	adds	r0, r7, #4
 8008c9a:	6800      	ldr	r0, [r0, #0]
 8008c9c:	f001 f86c 	bl	8009d78 <USB_WritePMA>
 8008ca0:	e33b      	b.n	800931a <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008ca2:	463b      	mov	r3, r7
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	785b      	ldrb	r3, [r3, #1]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d164      	bne.n	8008d76 <USB_EPStartXfer+0x4ba>
 8008cac:	1d3b      	adds	r3, r7, #4
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cb2:	1d3b      	adds	r3, r7, #4
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cc0:	4413      	add	r3, r2
 8008cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cc4:	463b      	mov	r3, r7
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	011a      	lsls	r2, r3, #4
 8008ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cce:	4413      	add	r3, r2
 8008cd0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008cd4:	64bb      	str	r3, [r7, #72]	; 0x48
 8008cd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d112      	bne.n	8008d04 <USB_EPStartXfer+0x448>
 8008cde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ce0:	881b      	ldrh	r3, [r3, #0]
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cec:	801a      	strh	r2, [r3, #0]
 8008cee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d00:	801a      	strh	r2, [r3, #0]
 8008d02:	e057      	b.n	8008db4 <USB_EPStartXfer+0x4f8>
 8008d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d08:	2b3e      	cmp	r3, #62	; 0x3e
 8008d0a:	d817      	bhi.n	8008d3c <USB_EPStartXfer+0x480>
 8008d0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d10:	085b      	lsrs	r3, r3, #1
 8008d12:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d004      	beq.n	8008d2c <USB_EPStartXfer+0x470>
 8008d22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d26:	3301      	adds	r3, #1
 8008d28:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	029b      	lsls	r3, r3, #10
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d38:	801a      	strh	r2, [r3, #0]
 8008d3a:	e03b      	b.n	8008db4 <USB_EPStartXfer+0x4f8>
 8008d3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d40:	095b      	lsrs	r3, r3, #5
 8008d42:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d4a:	f003 031f 	and.w	r3, r3, #31
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d104      	bne.n	8008d5c <USB_EPStartXfer+0x4a0>
 8008d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d56:	3b01      	subs	r3, #1
 8008d58:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	029b      	lsls	r3, r3, #10
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d72:	801a      	strh	r2, [r3, #0]
 8008d74:	e01e      	b.n	8008db4 <USB_EPStartXfer+0x4f8>
 8008d76:	463b      	mov	r3, r7
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	785b      	ldrb	r3, [r3, #1]
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d119      	bne.n	8008db4 <USB_EPStartXfer+0x4f8>
 8008d80:	1d3b      	adds	r3, r7, #4
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	657b      	str	r3, [r7, #84]	; 0x54
 8008d86:	1d3b      	adds	r3, r7, #4
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	461a      	mov	r2, r3
 8008d92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d94:	4413      	add	r3, r2
 8008d96:	657b      	str	r3, [r7, #84]	; 0x54
 8008d98:	463b      	mov	r3, r7
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	011a      	lsls	r2, r3, #4
 8008da0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008da2:	4413      	add	r3, r2
 8008da4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008da8:	653b      	str	r3, [r7, #80]	; 0x50
 8008daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008db2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008db4:	463b      	mov	r3, r7
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	891b      	ldrh	r3, [r3, #8]
 8008dba:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008dbe:	463b      	mov	r3, r7
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	6959      	ldr	r1, [r3, #20]
 8008dc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008dce:	1d38      	adds	r0, r7, #4
 8008dd0:	6800      	ldr	r0, [r0, #0]
 8008dd2:	f000 ffd1 	bl	8009d78 <USB_WritePMA>
            ep->xfer_buff += len;
 8008dd6:	463b      	mov	r3, r7
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	695a      	ldr	r2, [r3, #20]
 8008ddc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008de0:	441a      	add	r2, r3
 8008de2:	463b      	mov	r3, r7
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008de8:	463b      	mov	r3, r7
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6a1a      	ldr	r2, [r3, #32]
 8008dee:	463b      	mov	r3, r7
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d909      	bls.n	8008e0c <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8008df8:	463b      	mov	r3, r7
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6a1a      	ldr	r2, [r3, #32]
 8008dfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e02:	1ad2      	subs	r2, r2, r3
 8008e04:	463b      	mov	r3, r7
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	621a      	str	r2, [r3, #32]
 8008e0a:	e008      	b.n	8008e1e <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8008e0c:	463b      	mov	r3, r7
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8008e16:	463b      	mov	r3, r7
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e1e:	1d3b      	adds	r3, r7, #4
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	647b      	str	r3, [r7, #68]	; 0x44
 8008e24:	463b      	mov	r3, r7
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	785b      	ldrb	r3, [r3, #1]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d164      	bne.n	8008ef8 <USB_EPStartXfer+0x63c>
 8008e2e:	1d3b      	adds	r3, r7, #4
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e34:	1d3b      	adds	r3, r7, #4
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	461a      	mov	r2, r3
 8008e40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e42:	4413      	add	r3, r2
 8008e44:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e46:	463b      	mov	r3, r7
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	781b      	ldrb	r3, [r3, #0]
 8008e4c:	011a      	lsls	r2, r3, #4
 8008e4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e50:	4413      	add	r3, r2
 8008e52:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008e56:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d112      	bne.n	8008e86 <USB_EPStartXfer+0x5ca>
 8008e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e62:	881b      	ldrh	r3, [r3, #0]
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008e6a:	b29a      	uxth	r2, r3
 8008e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6e:	801a      	strh	r2, [r3, #0]
 8008e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e72:	881b      	ldrh	r3, [r3, #0]
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e82:	801a      	strh	r2, [r3, #0]
 8008e84:	e054      	b.n	8008f30 <USB_EPStartXfer+0x674>
 8008e86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e8a:	2b3e      	cmp	r3, #62	; 0x3e
 8008e8c:	d817      	bhi.n	8008ebe <USB_EPStartXfer+0x602>
 8008e8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e92:	085b      	lsrs	r3, r3, #1
 8008e94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008e98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e9c:	f003 0301 	and.w	r3, r3, #1
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d004      	beq.n	8008eae <USB_EPStartXfer+0x5f2>
 8008ea4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008eae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	029b      	lsls	r3, r3, #10
 8008eb6:	b29a      	uxth	r2, r3
 8008eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eba:	801a      	strh	r2, [r3, #0]
 8008ebc:	e038      	b.n	8008f30 <USB_EPStartXfer+0x674>
 8008ebe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ec2:	095b      	lsrs	r3, r3, #5
 8008ec4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008ec8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ecc:	f003 031f 	and.w	r3, r3, #31
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d104      	bne.n	8008ede <USB_EPStartXfer+0x622>
 8008ed4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008ede:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	029b      	lsls	r3, r3, #10
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008eec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ef0:	b29a      	uxth	r2, r3
 8008ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ef4:	801a      	strh	r2, [r3, #0]
 8008ef6:	e01b      	b.n	8008f30 <USB_EPStartXfer+0x674>
 8008ef8:	463b      	mov	r3, r7
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	785b      	ldrb	r3, [r3, #1]
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	d116      	bne.n	8008f30 <USB_EPStartXfer+0x674>
 8008f02:	1d3b      	adds	r3, r7, #4
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f10:	4413      	add	r3, r2
 8008f12:	647b      	str	r3, [r7, #68]	; 0x44
 8008f14:	463b      	mov	r3, r7
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	011a      	lsls	r2, r3, #4
 8008f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f1e:	4413      	add	r3, r2
 8008f20:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008f24:	643b      	str	r3, [r7, #64]	; 0x40
 8008f26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f2e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008f30:	463b      	mov	r3, r7
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	895b      	ldrh	r3, [r3, #10]
 8008f36:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f3a:	463b      	mov	r3, r7
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	6959      	ldr	r1, [r3, #20]
 8008f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008f4a:	1d38      	adds	r0, r7, #4
 8008f4c:	6800      	ldr	r0, [r0, #0]
 8008f4e:	f000 ff13 	bl	8009d78 <USB_WritePMA>
 8008f52:	e1e2      	b.n	800931a <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008f54:	463b      	mov	r3, r7
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8008f5e:	1d3b      	adds	r3, r7, #4
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	463b      	mov	r3, r7
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4413      	add	r3, r2
 8008f6c:	881b      	ldrh	r3, [r3, #0]
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f78:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8008f7c:	1d3b      	adds	r3, r7, #4
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	463b      	mov	r3, r7
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	441a      	add	r2, r3
 8008f8a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8008f8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008fa2:	1d3b      	adds	r3, r7, #4
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	663b      	str	r3, [r7, #96]	; 0x60
 8008fa8:	1d3b      	adds	r3, r7, #4
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fb0:	b29b      	uxth	r3, r3
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008fb6:	4413      	add	r3, r2
 8008fb8:	663b      	str	r3, [r7, #96]	; 0x60
 8008fba:	463b      	mov	r3, r7
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	011a      	lsls	r2, r3, #4
 8008fc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008fc4:	4413      	add	r3, r2
 8008fc6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008fca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008fcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fd0:	b29a      	uxth	r2, r3
 8008fd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008fd4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008fd6:	463b      	mov	r3, r7
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	891b      	ldrh	r3, [r3, #8]
 8008fdc:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fe0:	463b      	mov	r3, r7
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6959      	ldr	r1, [r3, #20]
 8008fe6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008ff0:	1d38      	adds	r0, r7, #4
 8008ff2:	6800      	ldr	r0, [r0, #0]
 8008ff4:	f000 fec0 	bl	8009d78 <USB_WritePMA>
 8008ff8:	e18f      	b.n	800931a <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008ffa:	1d3b      	adds	r3, r7, #4
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	463b      	mov	r3, r7
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	b29b      	uxth	r3, r3
 800900c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 808f 	beq.w	8009134 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009016:	1d3b      	adds	r3, r7, #4
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	67bb      	str	r3, [r7, #120]	; 0x78
 800901c:	463b      	mov	r3, r7
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	785b      	ldrb	r3, [r3, #1]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d164      	bne.n	80090f0 <USB_EPStartXfer+0x834>
 8009026:	1d3b      	adds	r3, r7, #4
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	673b      	str	r3, [r7, #112]	; 0x70
 800902c:	1d3b      	adds	r3, r7, #4
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009034:	b29b      	uxth	r3, r3
 8009036:	461a      	mov	r2, r3
 8009038:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800903a:	4413      	add	r3, r2
 800903c:	673b      	str	r3, [r7, #112]	; 0x70
 800903e:	463b      	mov	r3, r7
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	011a      	lsls	r2, r3, #4
 8009046:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009048:	4413      	add	r3, r2
 800904a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800904e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009050:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009054:	2b00      	cmp	r3, #0
 8009056:	d112      	bne.n	800907e <USB_EPStartXfer+0x7c2>
 8009058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800905a:	881b      	ldrh	r3, [r3, #0]
 800905c:	b29b      	uxth	r3, r3
 800905e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009062:	b29a      	uxth	r2, r3
 8009064:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009066:	801a      	strh	r2, [r3, #0]
 8009068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800906a:	881b      	ldrh	r3, [r3, #0]
 800906c:	b29b      	uxth	r3, r3
 800906e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009072:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009076:	b29a      	uxth	r2, r3
 8009078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800907a:	801a      	strh	r2, [r3, #0]
 800907c:	e054      	b.n	8009128 <USB_EPStartXfer+0x86c>
 800907e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009082:	2b3e      	cmp	r3, #62	; 0x3e
 8009084:	d817      	bhi.n	80090b6 <USB_EPStartXfer+0x7fa>
 8009086:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800908a:	085b      	lsrs	r3, r3, #1
 800908c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009090:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009094:	f003 0301 	and.w	r3, r3, #1
 8009098:	2b00      	cmp	r3, #0
 800909a:	d004      	beq.n	80090a6 <USB_EPStartXfer+0x7ea>
 800909c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090a0:	3301      	adds	r3, #1
 80090a2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80090a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	029b      	lsls	r3, r3, #10
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090b2:	801a      	strh	r2, [r3, #0]
 80090b4:	e038      	b.n	8009128 <USB_EPStartXfer+0x86c>
 80090b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090ba:	095b      	lsrs	r3, r3, #5
 80090bc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80090c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090c4:	f003 031f 	and.w	r3, r3, #31
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d104      	bne.n	80090d6 <USB_EPStartXfer+0x81a>
 80090cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d0:	3b01      	subs	r3, #1
 80090d2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80090d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090da:	b29b      	uxth	r3, r3
 80090dc:	029b      	lsls	r3, r3, #10
 80090de:	b29b      	uxth	r3, r3
 80090e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090e8:	b29a      	uxth	r2, r3
 80090ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ec:	801a      	strh	r2, [r3, #0]
 80090ee:	e01b      	b.n	8009128 <USB_EPStartXfer+0x86c>
 80090f0:	463b      	mov	r3, r7
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	785b      	ldrb	r3, [r3, #1]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d116      	bne.n	8009128 <USB_EPStartXfer+0x86c>
 80090fa:	1d3b      	adds	r3, r7, #4
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009102:	b29b      	uxth	r3, r3
 8009104:	461a      	mov	r2, r3
 8009106:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009108:	4413      	add	r3, r2
 800910a:	67bb      	str	r3, [r7, #120]	; 0x78
 800910c:	463b      	mov	r3, r7
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	781b      	ldrb	r3, [r3, #0]
 8009112:	011a      	lsls	r2, r3, #4
 8009114:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009116:	4413      	add	r3, r2
 8009118:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800911c:	677b      	str	r3, [r7, #116]	; 0x74
 800911e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009122:	b29a      	uxth	r2, r3
 8009124:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009126:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009128:	463b      	mov	r3, r7
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	895b      	ldrh	r3, [r3, #10]
 800912e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8009132:	e097      	b.n	8009264 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009134:	463b      	mov	r3, r7
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	785b      	ldrb	r3, [r3, #1]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d168      	bne.n	8009210 <USB_EPStartXfer+0x954>
 800913e:	1d3b      	adds	r3, r7, #4
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009146:	1d3b      	adds	r3, r7, #4
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800914e:	b29b      	uxth	r3, r3
 8009150:	461a      	mov	r2, r3
 8009152:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009156:	4413      	add	r3, r2
 8009158:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800915c:	463b      	mov	r3, r7
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	011a      	lsls	r2, r3, #4
 8009164:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009168:	4413      	add	r3, r2
 800916a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800916e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009170:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009174:	2b00      	cmp	r3, #0
 8009176:	d112      	bne.n	800919e <USB_EPStartXfer+0x8e2>
 8009178:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	b29b      	uxth	r3, r3
 800917e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009182:	b29a      	uxth	r2, r3
 8009184:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009186:	801a      	strh	r2, [r3, #0]
 8009188:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800918a:	881b      	ldrh	r3, [r3, #0]
 800918c:	b29b      	uxth	r3, r3
 800918e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009192:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009196:	b29a      	uxth	r2, r3
 8009198:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800919a:	801a      	strh	r2, [r3, #0]
 800919c:	e05d      	b.n	800925a <USB_EPStartXfer+0x99e>
 800919e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091a2:	2b3e      	cmp	r3, #62	; 0x3e
 80091a4:	d817      	bhi.n	80091d6 <USB_EPStartXfer+0x91a>
 80091a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091aa:	085b      	lsrs	r3, r3, #1
 80091ac:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80091b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d004      	beq.n	80091c6 <USB_EPStartXfer+0x90a>
 80091bc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80091c0:	3301      	adds	r3, #1
 80091c2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80091c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	029b      	lsls	r3, r3, #10
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80091d2:	801a      	strh	r2, [r3, #0]
 80091d4:	e041      	b.n	800925a <USB_EPStartXfer+0x99e>
 80091d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091da:	095b      	lsrs	r3, r3, #5
 80091dc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80091e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091e4:	f003 031f 	and.w	r3, r3, #31
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d104      	bne.n	80091f6 <USB_EPStartXfer+0x93a>
 80091ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80091f0:	3b01      	subs	r3, #1
 80091f2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80091f6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	029b      	lsls	r3, r3, #10
 80091fe:	b29b      	uxth	r3, r3
 8009200:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009204:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009208:	b29a      	uxth	r2, r3
 800920a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800920c:	801a      	strh	r2, [r3, #0]
 800920e:	e024      	b.n	800925a <USB_EPStartXfer+0x99e>
 8009210:	463b      	mov	r3, r7
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	785b      	ldrb	r3, [r3, #1]
 8009216:	2b01      	cmp	r3, #1
 8009218:	d11f      	bne.n	800925a <USB_EPStartXfer+0x99e>
 800921a:	1d3b      	adds	r3, r7, #4
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009222:	1d3b      	adds	r3, r7, #4
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800922a:	b29b      	uxth	r3, r3
 800922c:	461a      	mov	r2, r3
 800922e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009232:	4413      	add	r3, r2
 8009234:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009238:	463b      	mov	r3, r7
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	011a      	lsls	r2, r3, #4
 8009240:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009244:	4413      	add	r3, r2
 8009246:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800924a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800924e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009252:	b29a      	uxth	r2, r3
 8009254:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009258:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800925a:	463b      	mov	r3, r7
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	891b      	ldrh	r3, [r3, #8]
 8009260:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009264:	463b      	mov	r3, r7
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6959      	ldr	r1, [r3, #20]
 800926a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800926e:	b29b      	uxth	r3, r3
 8009270:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8009274:	1d38      	adds	r0, r7, #4
 8009276:	6800      	ldr	r0, [r0, #0]
 8009278:	f000 fd7e 	bl	8009d78 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800927c:	463b      	mov	r3, r7
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	785b      	ldrb	r3, [r3, #1]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d122      	bne.n	80092cc <USB_EPStartXfer+0xa10>
 8009286:	1d3b      	adds	r3, r7, #4
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	463b      	mov	r3, r7
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	4413      	add	r3, r2
 8009294:	881b      	ldrh	r3, [r3, #0]
 8009296:	b29b      	uxth	r3, r3
 8009298:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800929c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092a0:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80092a4:	1d3b      	adds	r3, r7, #4
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	463b      	mov	r3, r7
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	441a      	add	r2, r3
 80092b2:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80092b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	8013      	strh	r3, [r2, #0]
 80092ca:	e026      	b.n	800931a <USB_EPStartXfer+0xa5e>
 80092cc:	463b      	mov	r3, r7
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	785b      	ldrb	r3, [r3, #1]
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d121      	bne.n	800931a <USB_EPStartXfer+0xa5e>
 80092d6:	1d3b      	adds	r3, r7, #4
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	463b      	mov	r3, r7
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	4413      	add	r3, r2
 80092e4:	881b      	ldrh	r3, [r3, #0]
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092f0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80092f4:	1d3b      	adds	r3, r7, #4
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	463b      	mov	r3, r7
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	441a      	add	r2, r3
 8009302:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8009306:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800930a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800930e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009316:	b29b      	uxth	r3, r3
 8009318:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800931a:	1d3b      	adds	r3, r7, #4
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	463b      	mov	r3, r7
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	009b      	lsls	r3, r3, #2
 8009326:	4413      	add	r3, r2
 8009328:	881b      	ldrh	r3, [r3, #0]
 800932a:	b29b      	uxth	r3, r3
 800932c:	f107 020e 	add.w	r2, r7, #14
 8009330:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009334:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009338:	8013      	strh	r3, [r2, #0]
 800933a:	f107 030e 	add.w	r3, r7, #14
 800933e:	f107 020e 	add.w	r2, r7, #14
 8009342:	8812      	ldrh	r2, [r2, #0]
 8009344:	f082 0210 	eor.w	r2, r2, #16
 8009348:	801a      	strh	r2, [r3, #0]
 800934a:	f107 030e 	add.w	r3, r7, #14
 800934e:	f107 020e 	add.w	r2, r7, #14
 8009352:	8812      	ldrh	r2, [r2, #0]
 8009354:	f082 0220 	eor.w	r2, r2, #32
 8009358:	801a      	strh	r2, [r3, #0]
 800935a:	1d3b      	adds	r3, r7, #4
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	463b      	mov	r3, r7
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	441a      	add	r2, r3
 8009368:	f107 030e 	add.w	r3, r7, #14
 800936c:	881b      	ldrh	r3, [r3, #0]
 800936e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009372:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009376:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800937a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800937e:	b29b      	uxth	r3, r3
 8009380:	8013      	strh	r3, [r2, #0]
 8009382:	e3b5      	b.n	8009af0 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009384:	463b      	mov	r3, r7
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	7b1b      	ldrb	r3, [r3, #12]
 800938a:	2b00      	cmp	r3, #0
 800938c:	f040 8090 	bne.w	80094b0 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009390:	463b      	mov	r3, r7
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	699a      	ldr	r2, [r3, #24]
 8009396:	463b      	mov	r3, r7
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	429a      	cmp	r2, r3
 800939e:	d90e      	bls.n	80093be <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 80093a0:	463b      	mov	r3, r7
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80093aa:	463b      	mov	r3, r7
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	699a      	ldr	r2, [r3, #24]
 80093b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80093b4:	1ad2      	subs	r2, r2, r3
 80093b6:	463b      	mov	r3, r7
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	619a      	str	r2, [r3, #24]
 80093bc:	e008      	b.n	80093d0 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 80093be:	463b      	mov	r3, r7
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	699b      	ldr	r3, [r3, #24]
 80093c4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 80093c8:	463b      	mov	r3, r7
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	2200      	movs	r2, #0
 80093ce:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80093d0:	1d3b      	adds	r3, r7, #4
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80093d8:	1d3b      	adds	r3, r7, #4
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	461a      	mov	r2, r3
 80093e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80093e8:	4413      	add	r3, r2
 80093ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80093ee:	463b      	mov	r3, r7
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	011a      	lsls	r2, r3, #4
 80093f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80093fa:	4413      	add	r3, r2
 80093fc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009400:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009404:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009408:	2b00      	cmp	r3, #0
 800940a:	d116      	bne.n	800943a <USB_EPStartXfer+0xb7e>
 800940c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009410:	881b      	ldrh	r3, [r3, #0]
 8009412:	b29b      	uxth	r3, r3
 8009414:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009418:	b29a      	uxth	r2, r3
 800941a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800941e:	801a      	strh	r2, [r3, #0]
 8009420:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009424:	881b      	ldrh	r3, [r3, #0]
 8009426:	b29b      	uxth	r3, r3
 8009428:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800942c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009430:	b29a      	uxth	r2, r3
 8009432:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009436:	801a      	strh	r2, [r3, #0]
 8009438:	e32c      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
 800943a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800943e:	2b3e      	cmp	r3, #62	; 0x3e
 8009440:	d818      	bhi.n	8009474 <USB_EPStartXfer+0xbb8>
 8009442:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800944c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009450:	f003 0301 	and.w	r3, r3, #1
 8009454:	2b00      	cmp	r3, #0
 8009456:	d004      	beq.n	8009462 <USB_EPStartXfer+0xba6>
 8009458:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800945c:	3301      	adds	r3, #1
 800945e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009462:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009466:	b29b      	uxth	r3, r3
 8009468:	029b      	lsls	r3, r3, #10
 800946a:	b29a      	uxth	r2, r3
 800946c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009470:	801a      	strh	r2, [r3, #0]
 8009472:	e30f      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
 8009474:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009478:	095b      	lsrs	r3, r3, #5
 800947a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800947e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009482:	f003 031f 	and.w	r3, r3, #31
 8009486:	2b00      	cmp	r3, #0
 8009488:	d104      	bne.n	8009494 <USB_EPStartXfer+0xbd8>
 800948a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800948e:	3b01      	subs	r3, #1
 8009490:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009494:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009498:	b29b      	uxth	r3, r3
 800949a:	029b      	lsls	r3, r3, #10
 800949c:	b29b      	uxth	r3, r3
 800949e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80094ac:	801a      	strh	r2, [r3, #0]
 80094ae:	e2f1      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80094b0:	463b      	mov	r3, r7
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	78db      	ldrb	r3, [r3, #3]
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	f040 818f 	bne.w	80097da <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80094bc:	463b      	mov	r3, r7
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	785b      	ldrb	r3, [r3, #1]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d175      	bne.n	80095b2 <USB_EPStartXfer+0xcf6>
 80094c6:	1d3b      	adds	r3, r7, #4
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094ce:	1d3b      	adds	r3, r7, #4
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	461a      	mov	r2, r3
 80094da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80094de:	4413      	add	r3, r2
 80094e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094e4:	463b      	mov	r3, r7
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	011a      	lsls	r2, r3, #4
 80094ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80094f0:	4413      	add	r3, r2
 80094f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80094f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80094fa:	463b      	mov	r3, r7
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	691b      	ldr	r3, [r3, #16]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d116      	bne.n	8009532 <USB_EPStartXfer+0xc76>
 8009504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009508:	881b      	ldrh	r3, [r3, #0]
 800950a:	b29b      	uxth	r3, r3
 800950c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009510:	b29a      	uxth	r2, r3
 8009512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009516:	801a      	strh	r2, [r3, #0]
 8009518:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800951c:	881b      	ldrh	r3, [r3, #0]
 800951e:	b29b      	uxth	r3, r3
 8009520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009528:	b29a      	uxth	r2, r3
 800952a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800952e:	801a      	strh	r2, [r3, #0]
 8009530:	e065      	b.n	80095fe <USB_EPStartXfer+0xd42>
 8009532:	463b      	mov	r3, r7
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	2b3e      	cmp	r3, #62	; 0x3e
 800953a:	d81a      	bhi.n	8009572 <USB_EPStartXfer+0xcb6>
 800953c:	463b      	mov	r3, r7
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	691b      	ldr	r3, [r3, #16]
 8009542:	085b      	lsrs	r3, r3, #1
 8009544:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009548:	463b      	mov	r3, r7
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	f003 0301 	and.w	r3, r3, #1
 8009552:	2b00      	cmp	r3, #0
 8009554:	d004      	beq.n	8009560 <USB_EPStartXfer+0xca4>
 8009556:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800955a:	3301      	adds	r3, #1
 800955c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009560:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009564:	b29b      	uxth	r3, r3
 8009566:	029b      	lsls	r3, r3, #10
 8009568:	b29a      	uxth	r2, r3
 800956a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800956e:	801a      	strh	r2, [r3, #0]
 8009570:	e045      	b.n	80095fe <USB_EPStartXfer+0xd42>
 8009572:	463b      	mov	r3, r7
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	691b      	ldr	r3, [r3, #16]
 8009578:	095b      	lsrs	r3, r3, #5
 800957a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800957e:	463b      	mov	r3, r7
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	f003 031f 	and.w	r3, r3, #31
 8009588:	2b00      	cmp	r3, #0
 800958a:	d104      	bne.n	8009596 <USB_EPStartXfer+0xcda>
 800958c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009590:	3b01      	subs	r3, #1
 8009592:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009596:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800959a:	b29b      	uxth	r3, r3
 800959c:	029b      	lsls	r3, r3, #10
 800959e:	b29b      	uxth	r3, r3
 80095a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80095ae:	801a      	strh	r2, [r3, #0]
 80095b0:	e025      	b.n	80095fe <USB_EPStartXfer+0xd42>
 80095b2:	463b      	mov	r3, r7
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	785b      	ldrb	r3, [r3, #1]
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d120      	bne.n	80095fe <USB_EPStartXfer+0xd42>
 80095bc:	1d3b      	adds	r3, r7, #4
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80095c4:	1d3b      	adds	r3, r7, #4
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	461a      	mov	r2, r3
 80095d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80095d4:	4413      	add	r3, r2
 80095d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80095da:	463b      	mov	r3, r7
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	011a      	lsls	r2, r3, #4
 80095e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80095e6:	4413      	add	r3, r2
 80095e8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80095ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80095f0:	463b      	mov	r3, r7
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80095fc:	801a      	strh	r2, [r3, #0]
 80095fe:	1d3b      	adds	r3, r7, #4
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009606:	463b      	mov	r3, r7
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	785b      	ldrb	r3, [r3, #1]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d175      	bne.n	80096fc <USB_EPStartXfer+0xe40>
 8009610:	1d3b      	adds	r3, r7, #4
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009618:	1d3b      	adds	r3, r7, #4
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009620:	b29b      	uxth	r3, r3
 8009622:	461a      	mov	r2, r3
 8009624:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009628:	4413      	add	r3, r2
 800962a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800962e:	463b      	mov	r3, r7
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	011a      	lsls	r2, r3, #4
 8009636:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800963a:	4413      	add	r3, r2
 800963c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009640:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009644:	463b      	mov	r3, r7
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d116      	bne.n	800967c <USB_EPStartXfer+0xdc0>
 800964e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009652:	881b      	ldrh	r3, [r3, #0]
 8009654:	b29b      	uxth	r3, r3
 8009656:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800965a:	b29a      	uxth	r2, r3
 800965c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009660:	801a      	strh	r2, [r3, #0]
 8009662:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009666:	881b      	ldrh	r3, [r3, #0]
 8009668:	b29b      	uxth	r3, r3
 800966a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800966e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009672:	b29a      	uxth	r2, r3
 8009674:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009678:	801a      	strh	r2, [r3, #0]
 800967a:	e061      	b.n	8009740 <USB_EPStartXfer+0xe84>
 800967c:	463b      	mov	r3, r7
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	691b      	ldr	r3, [r3, #16]
 8009682:	2b3e      	cmp	r3, #62	; 0x3e
 8009684:	d81a      	bhi.n	80096bc <USB_EPStartXfer+0xe00>
 8009686:	463b      	mov	r3, r7
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	691b      	ldr	r3, [r3, #16]
 800968c:	085b      	lsrs	r3, r3, #1
 800968e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009692:	463b      	mov	r3, r7
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	f003 0301 	and.w	r3, r3, #1
 800969c:	2b00      	cmp	r3, #0
 800969e:	d004      	beq.n	80096aa <USB_EPStartXfer+0xdee>
 80096a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096a4:	3301      	adds	r3, #1
 80096a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80096aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	029b      	lsls	r3, r3, #10
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80096b8:	801a      	strh	r2, [r3, #0]
 80096ba:	e041      	b.n	8009740 <USB_EPStartXfer+0xe84>
 80096bc:	463b      	mov	r3, r7
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	691b      	ldr	r3, [r3, #16]
 80096c2:	095b      	lsrs	r3, r3, #5
 80096c4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80096c8:	463b      	mov	r3, r7
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	f003 031f 	and.w	r3, r3, #31
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d104      	bne.n	80096e0 <USB_EPStartXfer+0xe24>
 80096d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096da:	3b01      	subs	r3, #1
 80096dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80096e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	029b      	lsls	r3, r3, #10
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80096f8:	801a      	strh	r2, [r3, #0]
 80096fa:	e021      	b.n	8009740 <USB_EPStartXfer+0xe84>
 80096fc:	463b      	mov	r3, r7
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	785b      	ldrb	r3, [r3, #1]
 8009702:	2b01      	cmp	r3, #1
 8009704:	d11c      	bne.n	8009740 <USB_EPStartXfer+0xe84>
 8009706:	1d3b      	adds	r3, r7, #4
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800970e:	b29b      	uxth	r3, r3
 8009710:	461a      	mov	r2, r3
 8009712:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009716:	4413      	add	r3, r2
 8009718:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800971c:	463b      	mov	r3, r7
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	011a      	lsls	r2, r3, #4
 8009724:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009728:	4413      	add	r3, r2
 800972a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800972e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009732:	463b      	mov	r3, r7
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	691b      	ldr	r3, [r3, #16]
 8009738:	b29a      	uxth	r2, r3
 800973a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800973e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009740:	463b      	mov	r3, r7
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	69db      	ldr	r3, [r3, #28]
 8009746:	2b00      	cmp	r3, #0
 8009748:	f000 81a4 	beq.w	8009a94 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800974c:	1d3b      	adds	r3, r7, #4
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	463b      	mov	r3, r7
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	781b      	ldrb	r3, [r3, #0]
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4413      	add	r3, r2
 800975a:	881b      	ldrh	r3, [r3, #0]
 800975c:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009760:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009768:	2b00      	cmp	r3, #0
 800976a:	d005      	beq.n	8009778 <USB_EPStartXfer+0xebc>
 800976c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009774:	2b00      	cmp	r3, #0
 8009776:	d10d      	bne.n	8009794 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009778:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800977c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009780:	2b00      	cmp	r3, #0
 8009782:	f040 8187 	bne.w	8009a94 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009786:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800978a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800978e:	2b00      	cmp	r3, #0
 8009790:	f040 8180 	bne.w	8009a94 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8009794:	1d3b      	adds	r3, r7, #4
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	463b      	mov	r3, r7
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	009b      	lsls	r3, r3, #2
 80097a0:	4413      	add	r3, r2
 80097a2:	881b      	ldrh	r3, [r3, #0]
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097ae:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 80097b2:	1d3b      	adds	r3, r7, #4
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	463b      	mov	r3, r7
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	781b      	ldrb	r3, [r3, #0]
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	441a      	add	r2, r3
 80097c0:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80097c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	8013      	strh	r3, [r2, #0]
 80097d8:	e15c      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80097da:	463b      	mov	r3, r7
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	78db      	ldrb	r3, [r3, #3]
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	f040 8155 	bne.w	8009a90 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80097e6:	463b      	mov	r3, r7
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	699a      	ldr	r2, [r3, #24]
 80097ec:	463b      	mov	r3, r7
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	691b      	ldr	r3, [r3, #16]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d90e      	bls.n	8009814 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 80097f6:	463b      	mov	r3, r7
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	691b      	ldr	r3, [r3, #16]
 80097fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8009800:	463b      	mov	r3, r7
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	699a      	ldr	r2, [r3, #24]
 8009806:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800980a:	1ad2      	subs	r2, r2, r3
 800980c:	463b      	mov	r3, r7
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	619a      	str	r2, [r3, #24]
 8009812:	e008      	b.n	8009826 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8009814:	463b      	mov	r3, r7
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	699b      	ldr	r3, [r3, #24]
 800981a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 800981e:	463b      	mov	r3, r7
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	2200      	movs	r2, #0
 8009824:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009826:	463b      	mov	r3, r7
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	785b      	ldrb	r3, [r3, #1]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d16f      	bne.n	8009910 <USB_EPStartXfer+0x1054>
 8009830:	1d3b      	adds	r3, r7, #4
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009838:	1d3b      	adds	r3, r7, #4
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009840:	b29b      	uxth	r3, r3
 8009842:	461a      	mov	r2, r3
 8009844:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009848:	4413      	add	r3, r2
 800984a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800984e:	463b      	mov	r3, r7
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	011a      	lsls	r2, r3, #4
 8009856:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800985a:	4413      	add	r3, r2
 800985c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009860:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009864:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009868:	2b00      	cmp	r3, #0
 800986a:	d116      	bne.n	800989a <USB_EPStartXfer+0xfde>
 800986c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009870:	881b      	ldrh	r3, [r3, #0]
 8009872:	b29b      	uxth	r3, r3
 8009874:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009878:	b29a      	uxth	r2, r3
 800987a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800987e:	801a      	strh	r2, [r3, #0]
 8009880:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	b29b      	uxth	r3, r3
 8009888:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800988c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009890:	b29a      	uxth	r2, r3
 8009892:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009896:	801a      	strh	r2, [r3, #0]
 8009898:	e05f      	b.n	800995a <USB_EPStartXfer+0x109e>
 800989a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800989e:	2b3e      	cmp	r3, #62	; 0x3e
 80098a0:	d818      	bhi.n	80098d4 <USB_EPStartXfer+0x1018>
 80098a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098a6:	085b      	lsrs	r3, r3, #1
 80098a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80098ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098b0:	f003 0301 	and.w	r3, r3, #1
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d004      	beq.n	80098c2 <USB_EPStartXfer+0x1006>
 80098b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098bc:	3301      	adds	r3, #1
 80098be:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80098c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	029b      	lsls	r3, r3, #10
 80098ca:	b29a      	uxth	r2, r3
 80098cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80098d0:	801a      	strh	r2, [r3, #0]
 80098d2:	e042      	b.n	800995a <USB_EPStartXfer+0x109e>
 80098d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098d8:	095b      	lsrs	r3, r3, #5
 80098da:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80098de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80098e2:	f003 031f 	and.w	r3, r3, #31
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d104      	bne.n	80098f4 <USB_EPStartXfer+0x1038>
 80098ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098ee:	3b01      	subs	r3, #1
 80098f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80098f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098f8:	b29b      	uxth	r3, r3
 80098fa:	029b      	lsls	r3, r3, #10
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009902:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009906:	b29a      	uxth	r2, r3
 8009908:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800990c:	801a      	strh	r2, [r3, #0]
 800990e:	e024      	b.n	800995a <USB_EPStartXfer+0x109e>
 8009910:	463b      	mov	r3, r7
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	785b      	ldrb	r3, [r3, #1]
 8009916:	2b01      	cmp	r3, #1
 8009918:	d11f      	bne.n	800995a <USB_EPStartXfer+0x109e>
 800991a:	1d3b      	adds	r3, r7, #4
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009922:	1d3b      	adds	r3, r7, #4
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800992a:	b29b      	uxth	r3, r3
 800992c:	461a      	mov	r2, r3
 800992e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009932:	4413      	add	r3, r2
 8009934:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009938:	463b      	mov	r3, r7
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	011a      	lsls	r2, r3, #4
 8009940:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009944:	4413      	add	r3, r2
 8009946:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800994a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800994e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009952:	b29a      	uxth	r2, r3
 8009954:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009958:	801a      	strh	r2, [r3, #0]
 800995a:	1d3b      	adds	r3, r7, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009962:	463b      	mov	r3, r7
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	785b      	ldrb	r3, [r3, #1]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d16f      	bne.n	8009a4c <USB_EPStartXfer+0x1190>
 800996c:	1d3b      	adds	r3, r7, #4
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009974:	1d3b      	adds	r3, r7, #4
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800997c:	b29b      	uxth	r3, r3
 800997e:	461a      	mov	r2, r3
 8009980:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009984:	4413      	add	r3, r2
 8009986:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800998a:	463b      	mov	r3, r7
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	011a      	lsls	r2, r3, #4
 8009992:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009996:	4413      	add	r3, r2
 8009998:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800999c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80099a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d116      	bne.n	80099d6 <USB_EPStartXfer+0x111a>
 80099a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80099ac:	881b      	ldrh	r3, [r3, #0]
 80099ae:	b29b      	uxth	r3, r3
 80099b0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80099b4:	b29a      	uxth	r2, r3
 80099b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80099ba:	801a      	strh	r2, [r3, #0]
 80099bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80099c0:	881b      	ldrh	r3, [r3, #0]
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80099d2:	801a      	strh	r2, [r3, #0]
 80099d4:	e05e      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
 80099d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099da:	2b3e      	cmp	r3, #62	; 0x3e
 80099dc:	d818      	bhi.n	8009a10 <USB_EPStartXfer+0x1154>
 80099de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099e2:	085b      	lsrs	r3, r3, #1
 80099e4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80099e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80099ec:	f003 0301 	and.w	r3, r3, #1
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d004      	beq.n	80099fe <USB_EPStartXfer+0x1142>
 80099f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80099f8:	3301      	adds	r3, #1
 80099fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80099fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	029b      	lsls	r3, r3, #10
 8009a06:	b29a      	uxth	r2, r3
 8009a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009a0c:	801a      	strh	r2, [r3, #0]
 8009a0e:	e041      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
 8009a10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a14:	095b      	lsrs	r3, r3, #5
 8009a16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009a1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a1e:	f003 031f 	and.w	r3, r3, #31
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d104      	bne.n	8009a30 <USB_EPStartXfer+0x1174>
 8009a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009a30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a34:	b29b      	uxth	r3, r3
 8009a36:	029b      	lsls	r3, r3, #10
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a42:	b29a      	uxth	r2, r3
 8009a44:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009a48:	801a      	strh	r2, [r3, #0]
 8009a4a:	e023      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
 8009a4c:	463b      	mov	r3, r7
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	785b      	ldrb	r3, [r3, #1]
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d11e      	bne.n	8009a94 <USB_EPStartXfer+0x11d8>
 8009a56:	1d3b      	adds	r3, r7, #4
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	461a      	mov	r2, r3
 8009a62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009a66:	4413      	add	r3, r2
 8009a68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a6c:	463b      	mov	r3, r7
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	011a      	lsls	r2, r3, #4
 8009a74:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009a78:	4413      	add	r3, r2
 8009a7a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a7e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009a86:	b29a      	uxth	r2, r3
 8009a88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009a8c:	801a      	strh	r2, [r3, #0]
 8009a8e:	e001      	b.n	8009a94 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	e02e      	b.n	8009af2 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a94:	1d3b      	adds	r3, r7, #4
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	463b      	mov	r3, r7
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	4413      	add	r3, r2
 8009aa2:	881b      	ldrh	r3, [r3, #0]
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aae:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009ab2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009ab6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009aba:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009abe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009ac2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009ac6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009aca:	1d3b      	adds	r3, r7, #4
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	463b      	mov	r3, r7
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	441a      	add	r2, r3
 8009ad8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009adc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ae0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ae4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b085      	sub	sp, #20
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	785b      	ldrb	r3, [r3, #1]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d020      	beq.n	8009b50 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	009b      	lsls	r3, r3, #2
 8009b16:	4413      	add	r3, r2
 8009b18:	881b      	ldrh	r3, [r3, #0]
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b24:	81bb      	strh	r3, [r7, #12]
 8009b26:	89bb      	ldrh	r3, [r7, #12]
 8009b28:	f083 0310 	eor.w	r3, r3, #16
 8009b2c:	81bb      	strh	r3, [r7, #12]
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	441a      	add	r2, r3
 8009b38:	89bb      	ldrh	r3, [r7, #12]
 8009b3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	8013      	strh	r3, [r2, #0]
 8009b4e:	e01f      	b.n	8009b90 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009b50:	687a      	ldr	r2, [r7, #4]
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	781b      	ldrb	r3, [r3, #0]
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	4413      	add	r3, r2
 8009b5a:	881b      	ldrh	r3, [r3, #0]
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b66:	81fb      	strh	r3, [r7, #14]
 8009b68:	89fb      	ldrh	r3, [r7, #14]
 8009b6a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009b6e:	81fb      	strh	r3, [r7, #14]
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	781b      	ldrb	r3, [r3, #0]
 8009b76:	009b      	lsls	r3, r3, #2
 8009b78:	441a      	add	r2, r3
 8009b7a:	89fb      	ldrh	r3, [r7, #14]
 8009b7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3714      	adds	r7, #20
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bc80      	pop	{r7}
 8009b9a:	4770      	bx	lr

08009b9c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b087      	sub	sp, #28
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	7b1b      	ldrb	r3, [r3, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f040 809d 	bne.w	8009cea <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	785b      	ldrb	r3, [r3, #1]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d04c      	beq.n	8009c52 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009bb8:	687a      	ldr	r2, [r7, #4]
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	881b      	ldrh	r3, [r3, #0]
 8009bc4:	823b      	strh	r3, [r7, #16]
 8009bc6:	8a3b      	ldrh	r3, [r7, #16]
 8009bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d01b      	beq.n	8009c08 <USB_EPClearStall+0x6c>
 8009bd0:	687a      	ldr	r2, [r7, #4]
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	881b      	ldrh	r3, [r3, #0]
 8009bdc:	b29b      	uxth	r3, r3
 8009bde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009be6:	81fb      	strh	r3, [r7, #14]
 8009be8:	687a      	ldr	r2, [r7, #4]
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	441a      	add	r2, r3
 8009bf2:	89fb      	ldrh	r3, [r7, #14]
 8009bf4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009bf8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009bfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c00:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009c04:	b29b      	uxth	r3, r3
 8009c06:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	78db      	ldrb	r3, [r3, #3]
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d06c      	beq.n	8009cea <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009c10:	687a      	ldr	r2, [r7, #4]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	4413      	add	r3, r2
 8009c1a:	881b      	ldrh	r3, [r3, #0]
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c26:	81bb      	strh	r3, [r7, #12]
 8009c28:	89bb      	ldrh	r3, [r7, #12]
 8009c2a:	f083 0320 	eor.w	r3, r3, #32
 8009c2e:	81bb      	strh	r3, [r7, #12]
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	009b      	lsls	r3, r3, #2
 8009c38:	441a      	add	r2, r3
 8009c3a:	89bb      	ldrh	r3, [r7, #12]
 8009c3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	8013      	strh	r3, [r2, #0]
 8009c50:	e04b      	b.n	8009cea <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	4413      	add	r3, r2
 8009c5c:	881b      	ldrh	r3, [r3, #0]
 8009c5e:	82fb      	strh	r3, [r7, #22]
 8009c60:	8afb      	ldrh	r3, [r7, #22]
 8009c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d01b      	beq.n	8009ca2 <USB_EPClearStall+0x106>
 8009c6a:	687a      	ldr	r2, [r7, #4]
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	4413      	add	r3, r2
 8009c74:	881b      	ldrh	r3, [r3, #0]
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c80:	82bb      	strh	r3, [r7, #20]
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	441a      	add	r2, r3
 8009c8c:	8abb      	ldrh	r3, [r7, #20]
 8009c8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009c9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	4413      	add	r3, r2
 8009cac:	881b      	ldrh	r3, [r3, #0]
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cb8:	827b      	strh	r3, [r7, #18]
 8009cba:	8a7b      	ldrh	r3, [r7, #18]
 8009cbc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009cc0:	827b      	strh	r3, [r7, #18]
 8009cc2:	8a7b      	ldrh	r3, [r7, #18]
 8009cc4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009cc8:	827b      	strh	r3, [r7, #18]
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	441a      	add	r2, r3
 8009cd4:	8a7b      	ldrh	r3, [r7, #18]
 8009cd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ce6:	b29b      	uxth	r3, r3
 8009ce8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009cea:	2300      	movs	r3, #0
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	371c      	adds	r7, #28
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bc80      	pop	{r7}
 8009cf4:	4770      	bx	lr

08009cf6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009cf6:	b480      	push	{r7}
 8009cf8:	b083      	sub	sp, #12
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	6078      	str	r0, [r7, #4]
 8009cfe:	460b      	mov	r3, r1
 8009d00:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009d02:	78fb      	ldrb	r3, [r7, #3]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d103      	bne.n	8009d10 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2280      	movs	r2, #128	; 0x80
 8009d0c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	370c      	adds	r7, #12
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bc80      	pop	{r7}
 8009d1a:	4770      	bx	lr

08009d1c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bc80      	pop	{r7}
 8009d2e:	4770      	bx	lr

08009d30 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	370c      	adds	r7, #12
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bc80      	pop	{r7}
 8009d42:	4770      	bx	lr

08009d44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b085      	sub	sp, #20
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009d56:	68fb      	ldr	r3, [r7, #12]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3714      	adds	r7, #20
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bc80      	pop	{r7}
 8009d60:	4770      	bx	lr

08009d62 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009d62:	b480      	push	{r7}
 8009d64:	b083      	sub	sp, #12
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
 8009d6a:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	370c      	adds	r7, #12
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bc80      	pop	{r7}
 8009d76:	4770      	bx	lr

08009d78 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b08d      	sub	sp, #52	; 0x34
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	60b9      	str	r1, [r7, #8]
 8009d82:	4611      	mov	r1, r2
 8009d84:	461a      	mov	r2, r3
 8009d86:	460b      	mov	r3, r1
 8009d88:	80fb      	strh	r3, [r7, #6]
 8009d8a:	4613      	mov	r3, r2
 8009d8c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009d8e:	88bb      	ldrh	r3, [r7, #4]
 8009d90:	3301      	adds	r3, #1
 8009d92:	085b      	lsrs	r3, r3, #1
 8009d94:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009d9e:	88fb      	ldrh	r3, [r7, #6]
 8009da0:	005a      	lsls	r2, r3, #1
 8009da2:	69fb      	ldr	r3, [r7, #28]
 8009da4:	4413      	add	r3, r2
 8009da6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009daa:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8009dac:	6a3b      	ldr	r3, [r7, #32]
 8009dae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009db0:	e01e      	b.n	8009df0 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8009db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8009db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dba:	3301      	adds	r3, #1
 8009dbc:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	021b      	lsls	r3, r3, #8
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	461a      	mov	r2, r3
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	b29a      	uxth	r2, r3
 8009dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dda:	3302      	adds	r3, #2
 8009ddc:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8009dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de0:	3302      	adds	r3, #2
 8009de2:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de6:	3301      	adds	r3, #1
 8009de8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8009dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dec:	3b01      	subs	r3, #1
 8009dee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1dd      	bne.n	8009db2 <USB_WritePMA+0x3a>
  }
}
 8009df6:	bf00      	nop
 8009df8:	bf00      	nop
 8009dfa:	3734      	adds	r7, #52	; 0x34
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bc80      	pop	{r7}
 8009e00:	4770      	bx	lr

08009e02 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009e02:	b480      	push	{r7}
 8009e04:	b08b      	sub	sp, #44	; 0x2c
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	60f8      	str	r0, [r7, #12]
 8009e0a:	60b9      	str	r1, [r7, #8]
 8009e0c:	4611      	mov	r1, r2
 8009e0e:	461a      	mov	r2, r3
 8009e10:	460b      	mov	r3, r1
 8009e12:	80fb      	strh	r3, [r7, #6]
 8009e14:	4613      	mov	r3, r2
 8009e16:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009e18:	88bb      	ldrh	r3, [r7, #4]
 8009e1a:	085b      	lsrs	r3, r3, #1
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009e28:	88fb      	ldrh	r3, [r7, #6]
 8009e2a:	005a      	lsls	r2, r3, #1
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e34:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	627b      	str	r3, [r7, #36]	; 0x24
 8009e3a:	e01b      	b.n	8009e74 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8009e3c:	6a3b      	ldr	r3, [r7, #32]
 8009e3e:	881b      	ldrh	r3, [r3, #0]
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009e44:	6a3b      	ldr	r3, [r7, #32]
 8009e46:	3302      	adds	r3, #2
 8009e48:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	b2da      	uxtb	r2, r3
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009e52:	69fb      	ldr	r3, [r7, #28]
 8009e54:	3301      	adds	r3, #1
 8009e56:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	0a1b      	lsrs	r3, r3, #8
 8009e5c:	b2da      	uxtb	r2, r3
 8009e5e:	69fb      	ldr	r3, [r7, #28]
 8009e60:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009e62:	69fb      	ldr	r3, [r7, #28]
 8009e64:	3301      	adds	r3, #1
 8009e66:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009e68:	6a3b      	ldr	r3, [r7, #32]
 8009e6a:	3302      	adds	r3, #2
 8009e6c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8009e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e70:	3b01      	subs	r3, #1
 8009e72:	627b      	str	r3, [r7, #36]	; 0x24
 8009e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1e0      	bne.n	8009e3c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8009e7a:	88bb      	ldrh	r3, [r7, #4]
 8009e7c:	f003 0301 	and.w	r3, r3, #1
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d007      	beq.n	8009e96 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8009e86:	6a3b      	ldr	r3, [r7, #32]
 8009e88:	881b      	ldrh	r3, [r3, #0]
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	b2da      	uxtb	r2, r3
 8009e92:	69fb      	ldr	r3, [r7, #28]
 8009e94:	701a      	strb	r2, [r3, #0]
  }
}
 8009e96:	bf00      	nop
 8009e98:	372c      	adds	r7, #44	; 0x2c
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bc80      	pop	{r7}
 8009e9e:	4770      	bx	lr

08009ea0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	7c1b      	ldrb	r3, [r3, #16]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d115      	bne.n	8009ee4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009eb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ebc:	2202      	movs	r2, #2
 8009ebe:	2181      	movs	r1, #129	; 0x81
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f002 f9e0 	bl	800c286 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009ecc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ed0:	2202      	movs	r2, #2
 8009ed2:	2101      	movs	r1, #1
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f002 f9d6 	bl	800c286 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009ee2:	e012      	b.n	8009f0a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ee4:	2340      	movs	r3, #64	; 0x40
 8009ee6:	2202      	movs	r2, #2
 8009ee8:	2181      	movs	r1, #129	; 0x81
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f002 f9cb 	bl	800c286 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009ef6:	2340      	movs	r3, #64	; 0x40
 8009ef8:	2202      	movs	r2, #2
 8009efa:	2101      	movs	r1, #1
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f002 f9c2 	bl	800c286 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2201      	movs	r2, #1
 8009f06:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009f0a:	2308      	movs	r3, #8
 8009f0c:	2203      	movs	r2, #3
 8009f0e:	2182      	movs	r1, #130	; 0x82
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f002 f9b8 	bl	800c286 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2201      	movs	r2, #1
 8009f1a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009f1c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009f20:	f002 fad8 	bl	800c4d4 <USBD_static_malloc>
 8009f24:	4602      	mov	r2, r0
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d102      	bne.n	8009f3c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009f36:	2301      	movs	r3, #1
 8009f38:	73fb      	strb	r3, [r7, #15]
 8009f3a:	e026      	b.n	8009f8a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f42:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	7c1b      	ldrb	r3, [r3, #16]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d109      	bne.n	8009f7a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f70:	2101      	movs	r1, #1
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f002 fa78 	bl	800c468 <USBD_LL_PrepareReceive>
 8009f78:	e007      	b.n	8009f8a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f80:	2340      	movs	r3, #64	; 0x40
 8009f82:	2101      	movs	r1, #1
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f002 fa6f 	bl	800c468 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009fa4:	2181      	movs	r1, #129	; 0x81
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f002 f993 	bl	800c2d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f002 f98c 	bl	800c2d2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009fc2:	2182      	movs	r1, #130	; 0x82
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f002 f984 	bl	800c2d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00e      	beq.n	8009ff8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fea:	4618      	mov	r0, r3
 8009fec:	f002 fa7e 	bl	800c4ec <USBD_static_free>
    pdev->pClassData = NULL;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b086      	sub	sp, #24
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a012:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a014:	2300      	movs	r3, #0
 800a016:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a018:	2300      	movs	r3, #0
 800a01a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a01c:	2300      	movs	r3, #0
 800a01e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d039      	beq.n	800a0a0 <USBD_CDC_Setup+0x9e>
 800a02c:	2b20      	cmp	r3, #32
 800a02e:	d17f      	bne.n	800a130 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	88db      	ldrh	r3, [r3, #6]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d029      	beq.n	800a08c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	b25b      	sxtb	r3, r3
 800a03e:	2b00      	cmp	r3, #0
 800a040:	da11      	bge.n	800a066 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	683a      	ldr	r2, [r7, #0]
 800a04c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a04e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a050:	683a      	ldr	r2, [r7, #0]
 800a052:	88d2      	ldrh	r2, [r2, #6]
 800a054:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a056:	6939      	ldr	r1, [r7, #16]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	88db      	ldrh	r3, [r3, #6]
 800a05c:	461a      	mov	r2, r3
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f001 fa09 	bl	800b476 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a064:	e06b      	b.n	800a13e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	785a      	ldrb	r2, [r3, #1]
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	88db      	ldrh	r3, [r3, #6]
 800a074:	b2da      	uxtb	r2, r3
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a07c:	6939      	ldr	r1, [r7, #16]
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	88db      	ldrh	r3, [r3, #6]
 800a082:	461a      	mov	r2, r3
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f001 fa24 	bl	800b4d2 <USBD_CtlPrepareRx>
      break;
 800a08a:	e058      	b.n	800a13e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	683a      	ldr	r2, [r7, #0]
 800a096:	7850      	ldrb	r0, [r2, #1]
 800a098:	2200      	movs	r2, #0
 800a09a:	6839      	ldr	r1, [r7, #0]
 800a09c:	4798      	blx	r3
      break;
 800a09e:	e04e      	b.n	800a13e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	785b      	ldrb	r3, [r3, #1]
 800a0a4:	2b0b      	cmp	r3, #11
 800a0a6:	d02e      	beq.n	800a106 <USBD_CDC_Setup+0x104>
 800a0a8:	2b0b      	cmp	r3, #11
 800a0aa:	dc38      	bgt.n	800a11e <USBD_CDC_Setup+0x11c>
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d002      	beq.n	800a0b6 <USBD_CDC_Setup+0xb4>
 800a0b0:	2b0a      	cmp	r3, #10
 800a0b2:	d014      	beq.n	800a0de <USBD_CDC_Setup+0xdc>
 800a0b4:	e033      	b.n	800a11e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0bc:	2b03      	cmp	r3, #3
 800a0be:	d107      	bne.n	800a0d0 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a0c0:	f107 030c 	add.w	r3, r7, #12
 800a0c4:	2202      	movs	r2, #2
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f001 f9d4 	bl	800b476 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a0ce:	e02e      	b.n	800a12e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a0d0:	6839      	ldr	r1, [r7, #0]
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f001 f965 	bl	800b3a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a0d8:	2302      	movs	r3, #2
 800a0da:	75fb      	strb	r3, [r7, #23]
          break;
 800a0dc:	e027      	b.n	800a12e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0e4:	2b03      	cmp	r3, #3
 800a0e6:	d107      	bne.n	800a0f8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a0e8:	f107 030f 	add.w	r3, r7, #15
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	4619      	mov	r1, r3
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f001 f9c0 	bl	800b476 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a0f6:	e01a      	b.n	800a12e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a0f8:	6839      	ldr	r1, [r7, #0]
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f001 f951 	bl	800b3a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a100:	2302      	movs	r3, #2
 800a102:	75fb      	strb	r3, [r7, #23]
          break;
 800a104:	e013      	b.n	800a12e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a10c:	2b03      	cmp	r3, #3
 800a10e:	d00d      	beq.n	800a12c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a110:	6839      	ldr	r1, [r7, #0]
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f001 f945 	bl	800b3a2 <USBD_CtlError>
            ret = USBD_FAIL;
 800a118:	2302      	movs	r3, #2
 800a11a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a11c:	e006      	b.n	800a12c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a11e:	6839      	ldr	r1, [r7, #0]
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f001 f93e 	bl	800b3a2 <USBD_CtlError>
          ret = USBD_FAIL;
 800a126:	2302      	movs	r3, #2
 800a128:	75fb      	strb	r3, [r7, #23]
          break;
 800a12a:	e000      	b.n	800a12e <USBD_CDC_Setup+0x12c>
          break;
 800a12c:	bf00      	nop
      }
      break;
 800a12e:	e006      	b.n	800a13e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a130:	6839      	ldr	r1, [r7, #0]
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f001 f935 	bl	800b3a2 <USBD_CtlError>
      ret = USBD_FAIL;
 800a138:	2302      	movs	r3, #2
 800a13a:	75fb      	strb	r3, [r7, #23]
      break;
 800a13c:	bf00      	nop
  }

  return ret;
 800a13e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a140:	4618      	mov	r0, r3
 800a142:	3718      	adds	r7, #24
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	460b      	mov	r3, r1
 800a152:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a15a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a162:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d03a      	beq.n	800a1e4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a16e:	78fa      	ldrb	r2, [r7, #3]
 800a170:	6879      	ldr	r1, [r7, #4]
 800a172:	4613      	mov	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	4413      	add	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	440b      	add	r3, r1
 800a17c:	331c      	adds	r3, #28
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d029      	beq.n	800a1d8 <USBD_CDC_DataIn+0x90>
 800a184:	78fa      	ldrb	r2, [r7, #3]
 800a186:	6879      	ldr	r1, [r7, #4]
 800a188:	4613      	mov	r3, r2
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	4413      	add	r3, r2
 800a18e:	009b      	lsls	r3, r3, #2
 800a190:	440b      	add	r3, r1
 800a192:	331c      	adds	r3, #28
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	78f9      	ldrb	r1, [r7, #3]
 800a198:	68b8      	ldr	r0, [r7, #8]
 800a19a:	460b      	mov	r3, r1
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	440b      	add	r3, r1
 800a1a0:	00db      	lsls	r3, r3, #3
 800a1a2:	4403      	add	r3, r0
 800a1a4:	3338      	adds	r3, #56	; 0x38
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	fbb2 f1f3 	udiv	r1, r2, r3
 800a1ac:	fb03 f301 	mul.w	r3, r3, r1
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d110      	bne.n	800a1d8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a1b6:	78fa      	ldrb	r2, [r7, #3]
 800a1b8:	6879      	ldr	r1, [r7, #4]
 800a1ba:	4613      	mov	r3, r2
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	4413      	add	r3, r2
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	440b      	add	r3, r1
 800a1c4:	331c      	adds	r3, #28
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a1ca:	78f9      	ldrb	r1, [r7, #3]
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f002 f926 	bl	800c422 <USBD_LL_Transmit>
 800a1d6:	e003      	b.n	800a1e0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	e000      	b.n	800a1e6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a1e4:	2302      	movs	r3, #2
  }
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}

0800a1ee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a1ee:	b580      	push	{r7, lr}
 800a1f0:	b084      	sub	sp, #16
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	6078      	str	r0, [r7, #4]
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a200:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a202:	78fb      	ldrb	r3, [r7, #3]
 800a204:	4619      	mov	r1, r3
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f002 f951 	bl	800c4ae <USBD_LL_GetRxDataSize>
 800a20c:	4602      	mov	r2, r0
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00d      	beq.n	800a23a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a232:	4611      	mov	r1, r2
 800a234:	4798      	blx	r3

    return USBD_OK;
 800a236:	2300      	movs	r3, #0
 800a238:	e000      	b.n	800a23c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a23a:	2302      	movs	r3, #2
  }
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a252:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d015      	beq.n	800a28a <USBD_CDC_EP0_RxReady+0x46>
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a264:	2bff      	cmp	r3, #255	; 0xff
 800a266:	d010      	beq.n	800a28a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	68fa      	ldr	r2, [r7, #12]
 800a272:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a276:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a278:	68fa      	ldr	r2, [r7, #12]
 800a27a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a27e:	b292      	uxth	r2, r2
 800a280:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	22ff      	movs	r2, #255	; 0xff
 800a286:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3710      	adds	r7, #16
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a294:	b480      	push	{r7}
 800a296:	b083      	sub	sp, #12
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2243      	movs	r2, #67	; 0x43
 800a2a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a2a2:	4b03      	ldr	r3, [pc, #12]	; (800a2b0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	370c      	adds	r7, #12
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bc80      	pop	{r7}
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	200000a4 	.word	0x200000a4

0800a2b4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2243      	movs	r2, #67	; 0x43
 800a2c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a2c2:	4b03      	ldr	r3, [pc, #12]	; (800a2d0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	370c      	adds	r7, #12
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bc80      	pop	{r7}
 800a2cc:	4770      	bx	lr
 800a2ce:	bf00      	nop
 800a2d0:	20000060 	.word	0x20000060

0800a2d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b083      	sub	sp, #12
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2243      	movs	r2, #67	; 0x43
 800a2e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a2e2:	4b03      	ldr	r3, [pc, #12]	; (800a2f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bc80      	pop	{r7}
 800a2ec:	4770      	bx	lr
 800a2ee:	bf00      	nop
 800a2f0:	200000e8 	.word	0x200000e8

0800a2f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	220a      	movs	r2, #10
 800a300:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a302:	4b03      	ldr	r3, [pc, #12]	; (800a310 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a304:	4618      	mov	r0, r3
 800a306:	370c      	adds	r7, #12
 800a308:	46bd      	mov	sp, r7
 800a30a:	bc80      	pop	{r7}
 800a30c:	4770      	bx	lr
 800a30e:	bf00      	nop
 800a310:	2000001c 	.word	0x2000001c

0800a314 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a31e:	2302      	movs	r3, #2
 800a320:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d005      	beq.n	800a334 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	683a      	ldr	r2, [r7, #0]
 800a32c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a330:	2300      	movs	r3, #0
 800a332:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a334:	7bfb      	ldrb	r3, [r7, #15]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bc80      	pop	{r7}
 800a33e:	4770      	bx	lr

0800a340 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a340:	b480      	push	{r7}
 800a342:	b087      	sub	sp, #28
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	4613      	mov	r3, r2
 800a34c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a354:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a35e:	88fa      	ldrh	r2, [r7, #6]
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	371c      	adds	r7, #28
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bc80      	pop	{r7}
 800a370:	4770      	bx	lr

0800a372 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a372:	b480      	push	{r7}
 800a374:	b085      	sub	sp, #20
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a382:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	683a      	ldr	r2, [r7, #0]
 800a388:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3714      	adds	r7, #20
 800a392:	46bd      	mov	sp, r7
 800a394:	bc80      	pop	{r7}
 800a396:	4770      	bx	lr

0800a398 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d01c      	beq.n	800a3ec <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d115      	bne.n	800a3e8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a3da:	b29b      	uxth	r3, r3
 800a3dc:	2181      	movs	r1, #129	; 0x81
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f002 f81f 	bl	800c422 <USBD_LL_Transmit>

      return USBD_OK;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	e002      	b.n	800a3ee <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e000      	b.n	800a3ee <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a3ec:	2302      	movs	r3, #2
  }
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3710      	adds	r7, #16
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a404:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d017      	beq.n	800a440 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	7c1b      	ldrb	r3, [r3, #16]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d109      	bne.n	800a42c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a41e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a422:	2101      	movs	r1, #1
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f002 f81f 	bl	800c468 <USBD_LL_PrepareReceive>
 800a42a:	e007      	b.n	800a43c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a432:	2340      	movs	r3, #64	; 0x40
 800a434:	2101      	movs	r1, #1
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f002 f816 	bl	800c468 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a43c:	2300      	movs	r3, #0
 800a43e:	e000      	b.n	800a442 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a440:	2302      	movs	r3, #2
  }
}
 800a442:	4618      	mov	r0, r3
 800a444:	3710      	adds	r7, #16
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}

0800a44a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a44a:	b580      	push	{r7, lr}
 800a44c:	b084      	sub	sp, #16
 800a44e:	af00      	add	r7, sp, #0
 800a450:	60f8      	str	r0, [r7, #12]
 800a452:	60b9      	str	r1, [r7, #8]
 800a454:	4613      	mov	r3, r2
 800a456:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d101      	bne.n	800a462 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a45e:	2302      	movs	r3, #2
 800a460:	e01a      	b.n	800a498 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d003      	beq.n	800a474 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d003      	beq.n	800a482 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	68ba      	ldr	r2, [r7, #8]
 800a47e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2201      	movs	r2, #1
 800a486:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	79fa      	ldrb	r2, [r7, #7]
 800a48e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f001 fe83 	bl	800c19c <USBD_LL_Init>

  return USBD_OK;
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3710      	adds	r7, #16
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d006      	beq.n	800a4c2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	683a      	ldr	r2, [r7, #0]
 800a4b8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	73fb      	strb	r3, [r7, #15]
 800a4c0:	e001      	b.n	800a4c6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a4c2:	2302      	movs	r3, #2
 800a4c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3714      	adds	r7, #20
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bc80      	pop	{r7}
 800a4d0:	4770      	bx	lr

0800a4d2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f001 feb8 	bl	800c250 <USBD_LL_Start>

  return USBD_OK;
 800a4e0:	2300      	movs	r3, #0
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3708      	adds	r7, #8
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}

0800a4ea <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a4ea:	b480      	push	{r7}
 800a4ec:	b083      	sub	sp, #12
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4f2:	2300      	movs	r3, #0
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bc80      	pop	{r7}
 800a4fc:	4770      	bx	lr

0800a4fe <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a4fe:	b580      	push	{r7, lr}
 800a500:	b084      	sub	sp, #16
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
 800a506:	460b      	mov	r3, r1
 800a508:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a50a:	2302      	movs	r3, #2
 800a50c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00c      	beq.n	800a532 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	78fa      	ldrb	r2, [r7, #3]
 800a522:	4611      	mov	r1, r2
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	4798      	blx	r3
 800a528:	4603      	mov	r3, r0
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d101      	bne.n	800a532 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a532:	7bfb      	ldrb	r3, [r7, #15]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3710      	adds	r7, #16
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	460b      	mov	r3, r1
 800a546:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	78fa      	ldrb	r2, [r7, #3]
 800a552:	4611      	mov	r1, r2
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	4798      	blx	r3

  return USBD_OK;
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3708      	adds	r7, #8
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}

0800a562 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b082      	sub	sp, #8
 800a566:	af00      	add	r7, sp, #0
 800a568:	6078      	str	r0, [r7, #4]
 800a56a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a572:	6839      	ldr	r1, [r7, #0]
 800a574:	4618      	mov	r0, r3
 800a576:	f000 fed8 	bl	800b32a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2201      	movs	r2, #1
 800a57e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a588:	461a      	mov	r2, r3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a596:	f003 031f 	and.w	r3, r3, #31
 800a59a:	2b02      	cmp	r3, #2
 800a59c:	d016      	beq.n	800a5cc <USBD_LL_SetupStage+0x6a>
 800a59e:	2b02      	cmp	r3, #2
 800a5a0:	d81c      	bhi.n	800a5dc <USBD_LL_SetupStage+0x7a>
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d002      	beq.n	800a5ac <USBD_LL_SetupStage+0x4a>
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	d008      	beq.n	800a5bc <USBD_LL_SetupStage+0x5a>
 800a5aa:	e017      	b.n	800a5dc <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 f9cb 	bl	800a950 <USBD_StdDevReq>
      break;
 800a5ba:	e01a      	b.n	800a5f2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5c2:	4619      	mov	r1, r3
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f000 fa2d 	bl	800aa24 <USBD_StdItfReq>
      break;
 800a5ca:	e012      	b.n	800a5f2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 fa6d 	bl	800aab4 <USBD_StdEPReq>
      break;
 800a5da:	e00a      	b.n	800a5f2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a5e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f001 fe90 	bl	800c310 <USBD_LL_StallEP>
      break;
 800a5f0:	bf00      	nop
  }

  return USBD_OK;
 800a5f2:	2300      	movs	r3, #0
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3708      	adds	r7, #8
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b086      	sub	sp, #24
 800a600:	af00      	add	r7, sp, #0
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	460b      	mov	r3, r1
 800a606:	607a      	str	r2, [r7, #4]
 800a608:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a60a:	7afb      	ldrb	r3, [r7, #11]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d14b      	bne.n	800a6a8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a616:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a61e:	2b03      	cmp	r3, #3
 800a620:	d134      	bne.n	800a68c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	68da      	ldr	r2, [r3, #12]
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	691b      	ldr	r3, [r3, #16]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d919      	bls.n	800a662 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	68da      	ldr	r2, [r3, #12]
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	691b      	ldr	r3, [r3, #16]
 800a636:	1ad2      	subs	r2, r2, r3
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	68da      	ldr	r2, [r3, #12]
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a644:	429a      	cmp	r2, r3
 800a646:	d203      	bcs.n	800a650 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	e002      	b.n	800a656 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a654:	b29b      	uxth	r3, r3
 800a656:	461a      	mov	r2, r3
 800a658:	6879      	ldr	r1, [r7, #4]
 800a65a:	68f8      	ldr	r0, [r7, #12]
 800a65c:	f000 ff57 	bl	800b50e <USBD_CtlContinueRx>
 800a660:	e038      	b.n	800a6d4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d00a      	beq.n	800a684 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a674:	2b03      	cmp	r3, #3
 800a676:	d105      	bne.n	800a684 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a67e:	691b      	ldr	r3, [r3, #16]
 800a680:	68f8      	ldr	r0, [r7, #12]
 800a682:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a684:	68f8      	ldr	r0, [r7, #12]
 800a686:	f000 ff54 	bl	800b532 <USBD_CtlSendStatus>
 800a68a:	e023      	b.n	800a6d4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a692:	2b05      	cmp	r3, #5
 800a694:	d11e      	bne.n	800a6d4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2200      	movs	r2, #0
 800a69a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a69e:	2100      	movs	r1, #0
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	f001 fe35 	bl	800c310 <USBD_LL_StallEP>
 800a6a6:	e015      	b.n	800a6d4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ae:	699b      	ldr	r3, [r3, #24]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00d      	beq.n	800a6d0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a6ba:	2b03      	cmp	r3, #3
 800a6bc:	d108      	bne.n	800a6d0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6c4:	699b      	ldr	r3, [r3, #24]
 800a6c6:	7afa      	ldrb	r2, [r7, #11]
 800a6c8:	4611      	mov	r1, r2
 800a6ca:	68f8      	ldr	r0, [r7, #12]
 800a6cc:	4798      	blx	r3
 800a6ce:	e001      	b.n	800a6d4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a6d0:	2302      	movs	r3, #2
 800a6d2:	e000      	b.n	800a6d6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3718      	adds	r7, #24
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}

0800a6de <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a6de:	b580      	push	{r7, lr}
 800a6e0:	b086      	sub	sp, #24
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	60f8      	str	r0, [r7, #12]
 800a6e6:	460b      	mov	r3, r1
 800a6e8:	607a      	str	r2, [r7, #4]
 800a6ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a6ec:	7afb      	ldrb	r3, [r7, #11]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d17f      	bne.n	800a7f2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	3314      	adds	r3, #20
 800a6f6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a6fe:	2b02      	cmp	r3, #2
 800a700:	d15c      	bne.n	800a7bc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	68da      	ldr	r2, [r3, #12]
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	691b      	ldr	r3, [r3, #16]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d915      	bls.n	800a73a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	68da      	ldr	r2, [r3, #12]
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	1ad2      	subs	r2, r2, r3
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	b29b      	uxth	r3, r3
 800a722:	461a      	mov	r2, r3
 800a724:	6879      	ldr	r1, [r7, #4]
 800a726:	68f8      	ldr	r0, [r7, #12]
 800a728:	f000 fec1 	bl	800b4ae <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a72c:	2300      	movs	r3, #0
 800a72e:	2200      	movs	r2, #0
 800a730:	2100      	movs	r1, #0
 800a732:	68f8      	ldr	r0, [r7, #12]
 800a734:	f001 fe98 	bl	800c468 <USBD_LL_PrepareReceive>
 800a738:	e04e      	b.n	800a7d8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	697a      	ldr	r2, [r7, #20]
 800a740:	6912      	ldr	r2, [r2, #16]
 800a742:	fbb3 f1f2 	udiv	r1, r3, r2
 800a746:	fb02 f201 	mul.w	r2, r2, r1
 800a74a:	1a9b      	subs	r3, r3, r2
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d11c      	bne.n	800a78a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	689a      	ldr	r2, [r3, #8]
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a758:	429a      	cmp	r2, r3
 800a75a:	d316      	bcc.n	800a78a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	689a      	ldr	r2, [r3, #8]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a766:	429a      	cmp	r2, r3
 800a768:	d20f      	bcs.n	800a78a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a76a:	2200      	movs	r2, #0
 800a76c:	2100      	movs	r1, #0
 800a76e:	68f8      	ldr	r0, [r7, #12]
 800a770:	f000 fe9d 	bl	800b4ae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2200      	movs	r2, #0
 800a778:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a77c:	2300      	movs	r3, #0
 800a77e:	2200      	movs	r2, #0
 800a780:	2100      	movs	r1, #0
 800a782:	68f8      	ldr	r0, [r7, #12]
 800a784:	f001 fe70 	bl	800c468 <USBD_LL_PrepareReceive>
 800a788:	e026      	b.n	800a7d8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a790:	68db      	ldr	r3, [r3, #12]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00a      	beq.n	800a7ac <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a79c:	2b03      	cmp	r3, #3
 800a79e:	d105      	bne.n	800a7ac <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	68f8      	ldr	r0, [r7, #12]
 800a7aa:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a7ac:	2180      	movs	r1, #128	; 0x80
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f001 fdae 	bl	800c310 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a7b4:	68f8      	ldr	r0, [r7, #12]
 800a7b6:	f000 fecf 	bl	800b558 <USBD_CtlReceiveStatus>
 800a7ba:	e00d      	b.n	800a7d8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a7c2:	2b04      	cmp	r3, #4
 800a7c4:	d004      	beq.n	800a7d0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d103      	bne.n	800a7d8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a7d0:	2180      	movs	r1, #128	; 0x80
 800a7d2:	68f8      	ldr	r0, [r7, #12]
 800a7d4:	f001 fd9c 	bl	800c310 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a7de:	2b01      	cmp	r3, #1
 800a7e0:	d11d      	bne.n	800a81e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a7e2:	68f8      	ldr	r0, [r7, #12]
 800a7e4:	f7ff fe81 	bl	800a4ea <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a7f0:	e015      	b.n	800a81e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7f8:	695b      	ldr	r3, [r3, #20]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00d      	beq.n	800a81a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a804:	2b03      	cmp	r3, #3
 800a806:	d108      	bne.n	800a81a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	7afa      	ldrb	r2, [r7, #11]
 800a812:	4611      	mov	r1, r2
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	4798      	blx	r3
 800a818:	e001      	b.n	800a81e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a81a:	2302      	movs	r3, #2
 800a81c:	e000      	b.n	800a820 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3718      	adds	r7, #24
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a830:	2340      	movs	r3, #64	; 0x40
 800a832:	2200      	movs	r2, #0
 800a834:	2100      	movs	r1, #0
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f001 fd25 	bl	800c286 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2240      	movs	r2, #64	; 0x40
 800a848:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a84c:	2340      	movs	r3, #64	; 0x40
 800a84e:	2200      	movs	r2, #0
 800a850:	2180      	movs	r1, #128	; 0x80
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f001 fd17 	bl	800c286 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2201      	movs	r2, #1
 800a85c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2240      	movs	r2, #64	; 0x40
 800a862:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d009      	beq.n	800a8a0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	6852      	ldr	r2, [r2, #4]
 800a898:	b2d2      	uxtb	r2, r2
 800a89a:	4611      	mov	r1, r2
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	4798      	blx	r3
  }

  return USBD_OK;
 800a8a0:	2300      	movs	r3, #0
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3708      	adds	r7, #8
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}

0800a8aa <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a8aa:	b480      	push	{r7}
 800a8ac:	b083      	sub	sp, #12
 800a8ae:	af00      	add	r7, sp, #0
 800a8b0:	6078      	str	r0, [r7, #4]
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	78fa      	ldrb	r2, [r7, #3]
 800a8ba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bc80      	pop	{r7}
 800a8c6:	4770      	bx	lr

0800a8c8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2204      	movs	r2, #4
 800a8e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a8e4:	2300      	movs	r3, #0
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	370c      	adds	r7, #12
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bc80      	pop	{r7}
 800a8ee:	4770      	bx	lr

0800a8f0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b083      	sub	sp, #12
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8fe:	2b04      	cmp	r3, #4
 800a900:	d105      	bne.n	800a90e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	370c      	adds	r7, #12
 800a914:	46bd      	mov	sp, r7
 800a916:	bc80      	pop	{r7}
 800a918:	4770      	bx	lr

0800a91a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a91a:	b580      	push	{r7, lr}
 800a91c:	b082      	sub	sp, #8
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a928:	2b03      	cmp	r3, #3
 800a92a:	d10b      	bne.n	800a944 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a932:	69db      	ldr	r3, [r3, #28]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d005      	beq.n	800a944 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a93e:	69db      	ldr	r3, [r3, #28]
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a944:	2300      	movs	r3, #0
}
 800a946:	4618      	mov	r0, r3
 800a948:	3708      	adds	r7, #8
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
	...

0800a950 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a95a:	2300      	movs	r3, #0
 800a95c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a966:	2b40      	cmp	r3, #64	; 0x40
 800a968:	d005      	beq.n	800a976 <USBD_StdDevReq+0x26>
 800a96a:	2b40      	cmp	r3, #64	; 0x40
 800a96c:	d84f      	bhi.n	800aa0e <USBD_StdDevReq+0xbe>
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d009      	beq.n	800a986 <USBD_StdDevReq+0x36>
 800a972:	2b20      	cmp	r3, #32
 800a974:	d14b      	bne.n	800aa0e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	6839      	ldr	r1, [r7, #0]
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	4798      	blx	r3
      break;
 800a984:	e048      	b.n	800aa18 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	785b      	ldrb	r3, [r3, #1]
 800a98a:	2b09      	cmp	r3, #9
 800a98c:	d839      	bhi.n	800aa02 <USBD_StdDevReq+0xb2>
 800a98e:	a201      	add	r2, pc, #4	; (adr r2, 800a994 <USBD_StdDevReq+0x44>)
 800a990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a994:	0800a9e5 	.word	0x0800a9e5
 800a998:	0800a9f9 	.word	0x0800a9f9
 800a99c:	0800aa03 	.word	0x0800aa03
 800a9a0:	0800a9ef 	.word	0x0800a9ef
 800a9a4:	0800aa03 	.word	0x0800aa03
 800a9a8:	0800a9c7 	.word	0x0800a9c7
 800a9ac:	0800a9bd 	.word	0x0800a9bd
 800a9b0:	0800aa03 	.word	0x0800aa03
 800a9b4:	0800a9db 	.word	0x0800a9db
 800a9b8:	0800a9d1 	.word	0x0800a9d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a9bc:	6839      	ldr	r1, [r7, #0]
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 f9dc 	bl	800ad7c <USBD_GetDescriptor>
          break;
 800a9c4:	e022      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a9c6:	6839      	ldr	r1, [r7, #0]
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 fb3f 	bl	800b04c <USBD_SetAddress>
          break;
 800a9ce:	e01d      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a9d0:	6839      	ldr	r1, [r7, #0]
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f000 fb7e 	bl	800b0d4 <USBD_SetConfig>
          break;
 800a9d8:	e018      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fc07 	bl	800b1f0 <USBD_GetConfig>
          break;
 800a9e2:	e013      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fc37 	bl	800b25a <USBD_GetStatus>
          break;
 800a9ec:	e00e      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a9ee:	6839      	ldr	r1, [r7, #0]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 fc65 	bl	800b2c0 <USBD_SetFeature>
          break;
 800a9f6:	e009      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fc74 	bl	800b2e8 <USBD_ClrFeature>
          break;
 800aa00:	e004      	b.n	800aa0c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800aa02:	6839      	ldr	r1, [r7, #0]
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 fccc 	bl	800b3a2 <USBD_CtlError>
          break;
 800aa0a:	bf00      	nop
      }
      break;
 800aa0c:	e004      	b.n	800aa18 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800aa0e:	6839      	ldr	r1, [r7, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fcc6 	bl	800b3a2 <USBD_CtlError>
      break;
 800aa16:	bf00      	nop
  }

  return ret;
 800aa18:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3710      	adds	r7, #16
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop

0800aa24 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aa3a:	2b40      	cmp	r3, #64	; 0x40
 800aa3c:	d005      	beq.n	800aa4a <USBD_StdItfReq+0x26>
 800aa3e:	2b40      	cmp	r3, #64	; 0x40
 800aa40:	d82e      	bhi.n	800aaa0 <USBD_StdItfReq+0x7c>
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d001      	beq.n	800aa4a <USBD_StdItfReq+0x26>
 800aa46:	2b20      	cmp	r3, #32
 800aa48:	d12a      	bne.n	800aaa0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa50:	3b01      	subs	r3, #1
 800aa52:	2b02      	cmp	r3, #2
 800aa54:	d81d      	bhi.n	800aa92 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	889b      	ldrh	r3, [r3, #4]
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d813      	bhi.n	800aa88 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	6839      	ldr	r1, [r7, #0]
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	4798      	blx	r3
 800aa6e:	4603      	mov	r3, r0
 800aa70:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	88db      	ldrh	r3, [r3, #6]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d110      	bne.n	800aa9c <USBD_StdItfReq+0x78>
 800aa7a:	7bfb      	ldrb	r3, [r7, #15]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d10d      	bne.n	800aa9c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 fd56 	bl	800b532 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa86:	e009      	b.n	800aa9c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800aa88:	6839      	ldr	r1, [r7, #0]
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 fc89 	bl	800b3a2 <USBD_CtlError>
          break;
 800aa90:	e004      	b.n	800aa9c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800aa92:	6839      	ldr	r1, [r7, #0]
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f000 fc84 	bl	800b3a2 <USBD_CtlError>
          break;
 800aa9a:	e000      	b.n	800aa9e <USBD_StdItfReq+0x7a>
          break;
 800aa9c:	bf00      	nop
      }
      break;
 800aa9e:	e004      	b.n	800aaaa <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800aaa0:	6839      	ldr	r1, [r7, #0]
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 fc7d 	bl	800b3a2 <USBD_CtlError>
      break;
 800aaa8:	bf00      	nop
  }

  return USBD_OK;
 800aaaa:	2300      	movs	r3, #0
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3710      	adds	r7, #16
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aabe:	2300      	movs	r3, #0
 800aac0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	889b      	ldrh	r3, [r3, #4]
 800aac6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aad0:	2b40      	cmp	r3, #64	; 0x40
 800aad2:	d007      	beq.n	800aae4 <USBD_StdEPReq+0x30>
 800aad4:	2b40      	cmp	r3, #64	; 0x40
 800aad6:	f200 8146 	bhi.w	800ad66 <USBD_StdEPReq+0x2b2>
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d00a      	beq.n	800aaf4 <USBD_StdEPReq+0x40>
 800aade:	2b20      	cmp	r3, #32
 800aae0:	f040 8141 	bne.w	800ad66 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	6839      	ldr	r1, [r7, #0]
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	4798      	blx	r3
      break;
 800aaf2:	e13d      	b.n	800ad70 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aafc:	2b20      	cmp	r3, #32
 800aafe:	d10a      	bne.n	800ab16 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab06:	689b      	ldr	r3, [r3, #8]
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	4798      	blx	r3
 800ab0e:	4603      	mov	r3, r0
 800ab10:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ab12:	7bfb      	ldrb	r3, [r7, #15]
 800ab14:	e12d      	b.n	800ad72 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	785b      	ldrb	r3, [r3, #1]
 800ab1a:	2b03      	cmp	r3, #3
 800ab1c:	d007      	beq.n	800ab2e <USBD_StdEPReq+0x7a>
 800ab1e:	2b03      	cmp	r3, #3
 800ab20:	f300 811b 	bgt.w	800ad5a <USBD_StdEPReq+0x2a6>
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d072      	beq.n	800ac0e <USBD_StdEPReq+0x15a>
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	d03a      	beq.n	800aba2 <USBD_StdEPReq+0xee>
 800ab2c:	e115      	b.n	800ad5a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d002      	beq.n	800ab3e <USBD_StdEPReq+0x8a>
 800ab38:	2b03      	cmp	r3, #3
 800ab3a:	d015      	beq.n	800ab68 <USBD_StdEPReq+0xb4>
 800ab3c:	e02b      	b.n	800ab96 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab3e:	7bbb      	ldrb	r3, [r7, #14]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00c      	beq.n	800ab5e <USBD_StdEPReq+0xaa>
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
 800ab46:	2b80      	cmp	r3, #128	; 0x80
 800ab48:	d009      	beq.n	800ab5e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ab4a:	7bbb      	ldrb	r3, [r7, #14]
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f001 fbde 	bl	800c310 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ab54:	2180      	movs	r1, #128	; 0x80
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f001 fbda 	bl	800c310 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab5c:	e020      	b.n	800aba0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ab5e:	6839      	ldr	r1, [r7, #0]
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 fc1e 	bl	800b3a2 <USBD_CtlError>
              break;
 800ab66:	e01b      	b.n	800aba0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	885b      	ldrh	r3, [r3, #2]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d10e      	bne.n	800ab8e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ab70:	7bbb      	ldrb	r3, [r7, #14]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00b      	beq.n	800ab8e <USBD_StdEPReq+0xda>
 800ab76:	7bbb      	ldrb	r3, [r7, #14]
 800ab78:	2b80      	cmp	r3, #128	; 0x80
 800ab7a:	d008      	beq.n	800ab8e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	88db      	ldrh	r3, [r3, #6]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d104      	bne.n	800ab8e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ab84:	7bbb      	ldrb	r3, [r7, #14]
 800ab86:	4619      	mov	r1, r3
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f001 fbc1 	bl	800c310 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 fccf 	bl	800b532 <USBD_CtlSendStatus>

              break;
 800ab94:	e004      	b.n	800aba0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800ab96:	6839      	ldr	r1, [r7, #0]
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 fc02 	bl	800b3a2 <USBD_CtlError>
              break;
 800ab9e:	bf00      	nop
          }
          break;
 800aba0:	e0e0      	b.n	800ad64 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d002      	beq.n	800abb2 <USBD_StdEPReq+0xfe>
 800abac:	2b03      	cmp	r3, #3
 800abae:	d015      	beq.n	800abdc <USBD_StdEPReq+0x128>
 800abb0:	e026      	b.n	800ac00 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abb2:	7bbb      	ldrb	r3, [r7, #14]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00c      	beq.n	800abd2 <USBD_StdEPReq+0x11e>
 800abb8:	7bbb      	ldrb	r3, [r7, #14]
 800abba:	2b80      	cmp	r3, #128	; 0x80
 800abbc:	d009      	beq.n	800abd2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800abbe:	7bbb      	ldrb	r3, [r7, #14]
 800abc0:	4619      	mov	r1, r3
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f001 fba4 	bl	800c310 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800abc8:	2180      	movs	r1, #128	; 0x80
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f001 fba0 	bl	800c310 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800abd0:	e01c      	b.n	800ac0c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800abd2:	6839      	ldr	r1, [r7, #0]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fbe4 	bl	800b3a2 <USBD_CtlError>
              break;
 800abda:	e017      	b.n	800ac0c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	885b      	ldrh	r3, [r3, #2]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d112      	bne.n	800ac0a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800abe4:	7bbb      	ldrb	r3, [r7, #14]
 800abe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abea:	2b00      	cmp	r3, #0
 800abec:	d004      	beq.n	800abf8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800abee:	7bbb      	ldrb	r3, [r7, #14]
 800abf0:	4619      	mov	r1, r3
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f001 fbab 	bl	800c34e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fc9a 	bl	800b532 <USBD_CtlSendStatus>
              }
              break;
 800abfe:	e004      	b.n	800ac0a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ac00:	6839      	ldr	r1, [r7, #0]
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 fbcd 	bl	800b3a2 <USBD_CtlError>
              break;
 800ac08:	e000      	b.n	800ac0c <USBD_StdEPReq+0x158>
              break;
 800ac0a:	bf00      	nop
          }
          break;
 800ac0c:	e0aa      	b.n	800ad64 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d002      	beq.n	800ac1e <USBD_StdEPReq+0x16a>
 800ac18:	2b03      	cmp	r3, #3
 800ac1a:	d032      	beq.n	800ac82 <USBD_StdEPReq+0x1ce>
 800ac1c:	e097      	b.n	800ad4e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac1e:	7bbb      	ldrb	r3, [r7, #14]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d007      	beq.n	800ac34 <USBD_StdEPReq+0x180>
 800ac24:	7bbb      	ldrb	r3, [r7, #14]
 800ac26:	2b80      	cmp	r3, #128	; 0x80
 800ac28:	d004      	beq.n	800ac34 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ac2a:	6839      	ldr	r1, [r7, #0]
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f000 fbb8 	bl	800b3a2 <USBD_CtlError>
                break;
 800ac32:	e091      	b.n	800ad58 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	da0b      	bge.n	800ac54 <USBD_StdEPReq+0x1a0>
 800ac3c:	7bbb      	ldrb	r3, [r7, #14]
 800ac3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ac42:	4613      	mov	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	4413      	add	r3, r2
 800ac48:	009b      	lsls	r3, r3, #2
 800ac4a:	3310      	adds	r3, #16
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	4413      	add	r3, r2
 800ac50:	3304      	adds	r3, #4
 800ac52:	e00b      	b.n	800ac6c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac54:	7bbb      	ldrb	r3, [r7, #14]
 800ac56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac5a:	4613      	mov	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	4413      	add	r3, r2
 800ac60:	009b      	lsls	r3, r3, #2
 800ac62:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	4413      	add	r3, r2
 800ac6a:	3304      	adds	r3, #4
 800ac6c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	2200      	movs	r2, #0
 800ac72:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	2202      	movs	r2, #2
 800ac78:	4619      	mov	r1, r3
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 fbfb 	bl	800b476 <USBD_CtlSendData>
              break;
 800ac80:	e06a      	b.n	800ad58 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	da11      	bge.n	800acae <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac8a:	7bbb      	ldrb	r3, [r7, #14]
 800ac8c:	f003 020f 	and.w	r2, r3, #15
 800ac90:	6879      	ldr	r1, [r7, #4]
 800ac92:	4613      	mov	r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	4413      	add	r3, r2
 800ac98:	009b      	lsls	r3, r3, #2
 800ac9a:	440b      	add	r3, r1
 800ac9c:	3318      	adds	r3, #24
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d117      	bne.n	800acd4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800aca4:	6839      	ldr	r1, [r7, #0]
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 fb7b 	bl	800b3a2 <USBD_CtlError>
                  break;
 800acac:	e054      	b.n	800ad58 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800acae:	7bbb      	ldrb	r3, [r7, #14]
 800acb0:	f003 020f 	and.w	r2, r3, #15
 800acb4:	6879      	ldr	r1, [r7, #4]
 800acb6:	4613      	mov	r3, r2
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	4413      	add	r3, r2
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	440b      	add	r3, r1
 800acc0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d104      	bne.n	800acd4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800acca:	6839      	ldr	r1, [r7, #0]
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 fb68 	bl	800b3a2 <USBD_CtlError>
                  break;
 800acd2:	e041      	b.n	800ad58 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	da0b      	bge.n	800acf4 <USBD_StdEPReq+0x240>
 800acdc:	7bbb      	ldrb	r3, [r7, #14]
 800acde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ace2:	4613      	mov	r3, r2
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	4413      	add	r3, r2
 800ace8:	009b      	lsls	r3, r3, #2
 800acea:	3310      	adds	r3, #16
 800acec:	687a      	ldr	r2, [r7, #4]
 800acee:	4413      	add	r3, r2
 800acf0:	3304      	adds	r3, #4
 800acf2:	e00b      	b.n	800ad0c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800acf4:	7bbb      	ldrb	r3, [r7, #14]
 800acf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acfa:	4613      	mov	r3, r2
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	4413      	add	r3, r2
 800ad00:	009b      	lsls	r3, r3, #2
 800ad02:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	4413      	add	r3, r2
 800ad0a:	3304      	adds	r3, #4
 800ad0c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad0e:	7bbb      	ldrb	r3, [r7, #14]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d002      	beq.n	800ad1a <USBD_StdEPReq+0x266>
 800ad14:	7bbb      	ldrb	r3, [r7, #14]
 800ad16:	2b80      	cmp	r3, #128	; 0x80
 800ad18:	d103      	bne.n	800ad22 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	601a      	str	r2, [r3, #0]
 800ad20:	e00e      	b.n	800ad40 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ad22:	7bbb      	ldrb	r3, [r7, #14]
 800ad24:	4619      	mov	r1, r3
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f001 fb30 	bl	800c38c <USBD_LL_IsStallEP>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d003      	beq.n	800ad3a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	2201      	movs	r2, #1
 800ad36:	601a      	str	r2, [r3, #0]
 800ad38:	e002      	b.n	800ad40 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	2202      	movs	r2, #2
 800ad44:	4619      	mov	r1, r3
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 fb95 	bl	800b476 <USBD_CtlSendData>
              break;
 800ad4c:	e004      	b.n	800ad58 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ad4e:	6839      	ldr	r1, [r7, #0]
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f000 fb26 	bl	800b3a2 <USBD_CtlError>
              break;
 800ad56:	bf00      	nop
          }
          break;
 800ad58:	e004      	b.n	800ad64 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ad5a:	6839      	ldr	r1, [r7, #0]
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f000 fb20 	bl	800b3a2 <USBD_CtlError>
          break;
 800ad62:	bf00      	nop
      }
      break;
 800ad64:	e004      	b.n	800ad70 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ad66:	6839      	ldr	r1, [r7, #0]
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 fb1a 	bl	800b3a2 <USBD_CtlError>
      break;
 800ad6e:	bf00      	nop
  }

  return ret;
 800ad70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3710      	adds	r7, #16
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
	...

0800ad7c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b084      	sub	sp, #16
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad86:	2300      	movs	r3, #0
 800ad88:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	885b      	ldrh	r3, [r3, #2]
 800ad96:	0a1b      	lsrs	r3, r3, #8
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	2b06      	cmp	r3, #6
 800ad9e:	f200 8128 	bhi.w	800aff2 <USBD_GetDescriptor+0x276>
 800ada2:	a201      	add	r2, pc, #4	; (adr r2, 800ada8 <USBD_GetDescriptor+0x2c>)
 800ada4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ada8:	0800adc5 	.word	0x0800adc5
 800adac:	0800addd 	.word	0x0800addd
 800adb0:	0800ae1d 	.word	0x0800ae1d
 800adb4:	0800aff3 	.word	0x0800aff3
 800adb8:	0800aff3 	.word	0x0800aff3
 800adbc:	0800af93 	.word	0x0800af93
 800adc0:	0800afbf 	.word	0x0800afbf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	7c12      	ldrb	r2, [r2, #16]
 800add0:	f107 0108 	add.w	r1, r7, #8
 800add4:	4610      	mov	r0, r2
 800add6:	4798      	blx	r3
 800add8:	60f8      	str	r0, [r7, #12]
      break;
 800adda:	e112      	b.n	800b002 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	7c1b      	ldrb	r3, [r3, #16]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d10d      	bne.n	800ae00 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adec:	f107 0208 	add.w	r2, r7, #8
 800adf0:	4610      	mov	r0, r2
 800adf2:	4798      	blx	r3
 800adf4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	3301      	adds	r3, #1
 800adfa:	2202      	movs	r2, #2
 800adfc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800adfe:	e100      	b.n	800b002 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae08:	f107 0208 	add.w	r2, r7, #8
 800ae0c:	4610      	mov	r0, r2
 800ae0e:	4798      	blx	r3
 800ae10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3301      	adds	r3, #1
 800ae16:	2202      	movs	r2, #2
 800ae18:	701a      	strb	r2, [r3, #0]
      break;
 800ae1a:	e0f2      	b.n	800b002 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	885b      	ldrh	r3, [r3, #2]
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b05      	cmp	r3, #5
 800ae24:	f200 80ac 	bhi.w	800af80 <USBD_GetDescriptor+0x204>
 800ae28:	a201      	add	r2, pc, #4	; (adr r2, 800ae30 <USBD_GetDescriptor+0xb4>)
 800ae2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae2e:	bf00      	nop
 800ae30:	0800ae49 	.word	0x0800ae49
 800ae34:	0800ae7d 	.word	0x0800ae7d
 800ae38:	0800aeb1 	.word	0x0800aeb1
 800ae3c:	0800aee5 	.word	0x0800aee5
 800ae40:	0800af19 	.word	0x0800af19
 800ae44:	0800af4d 	.word	0x0800af4d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d00b      	beq.n	800ae6c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	7c12      	ldrb	r2, [r2, #16]
 800ae60:	f107 0108 	add.w	r1, r7, #8
 800ae64:	4610      	mov	r0, r2
 800ae66:	4798      	blx	r3
 800ae68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae6a:	e091      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae6c:	6839      	ldr	r1, [r7, #0]
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 fa97 	bl	800b3a2 <USBD_CtlError>
            err++;
 800ae74:	7afb      	ldrb	r3, [r7, #11]
 800ae76:	3301      	adds	r3, #1
 800ae78:	72fb      	strb	r3, [r7, #11]
          break;
 800ae7a:	e089      	b.n	800af90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae82:	689b      	ldr	r3, [r3, #8]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d00b      	beq.n	800aea0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae8e:	689b      	ldr	r3, [r3, #8]
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	7c12      	ldrb	r2, [r2, #16]
 800ae94:	f107 0108 	add.w	r1, r7, #8
 800ae98:	4610      	mov	r0, r2
 800ae9a:	4798      	blx	r3
 800ae9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae9e:	e077      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aea0:	6839      	ldr	r1, [r7, #0]
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 fa7d 	bl	800b3a2 <USBD_CtlError>
            err++;
 800aea8:	7afb      	ldrb	r3, [r7, #11]
 800aeaa:	3301      	adds	r3, #1
 800aeac:	72fb      	strb	r3, [r7, #11]
          break;
 800aeae:	e06f      	b.n	800af90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d00b      	beq.n	800aed4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	7c12      	ldrb	r2, [r2, #16]
 800aec8:	f107 0108 	add.w	r1, r7, #8
 800aecc:	4610      	mov	r0, r2
 800aece:	4798      	blx	r3
 800aed0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aed2:	e05d      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aed4:	6839      	ldr	r1, [r7, #0]
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fa63 	bl	800b3a2 <USBD_CtlError>
            err++;
 800aedc:	7afb      	ldrb	r3, [r7, #11]
 800aede:	3301      	adds	r3, #1
 800aee0:	72fb      	strb	r3, [r7, #11]
          break;
 800aee2:	e055      	b.n	800af90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aeea:	691b      	ldr	r3, [r3, #16]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d00b      	beq.n	800af08 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aef6:	691b      	ldr	r3, [r3, #16]
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	7c12      	ldrb	r2, [r2, #16]
 800aefc:	f107 0108 	add.w	r1, r7, #8
 800af00:	4610      	mov	r0, r2
 800af02:	4798      	blx	r3
 800af04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af06:	e043      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af08:	6839      	ldr	r1, [r7, #0]
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 fa49 	bl	800b3a2 <USBD_CtlError>
            err++;
 800af10:	7afb      	ldrb	r3, [r7, #11]
 800af12:	3301      	adds	r3, #1
 800af14:	72fb      	strb	r3, [r7, #11]
          break;
 800af16:	e03b      	b.n	800af90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af1e:	695b      	ldr	r3, [r3, #20]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00b      	beq.n	800af3c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af2a:	695b      	ldr	r3, [r3, #20]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	7c12      	ldrb	r2, [r2, #16]
 800af30:	f107 0108 	add.w	r1, r7, #8
 800af34:	4610      	mov	r0, r2
 800af36:	4798      	blx	r3
 800af38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af3a:	e029      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af3c:	6839      	ldr	r1, [r7, #0]
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f000 fa2f 	bl	800b3a2 <USBD_CtlError>
            err++;
 800af44:	7afb      	ldrb	r3, [r7, #11]
 800af46:	3301      	adds	r3, #1
 800af48:	72fb      	strb	r3, [r7, #11]
          break;
 800af4a:	e021      	b.n	800af90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af52:	699b      	ldr	r3, [r3, #24]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d00b      	beq.n	800af70 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af5e:	699b      	ldr	r3, [r3, #24]
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	7c12      	ldrb	r2, [r2, #16]
 800af64:	f107 0108 	add.w	r1, r7, #8
 800af68:	4610      	mov	r0, r2
 800af6a:	4798      	blx	r3
 800af6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af6e:	e00f      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af70:	6839      	ldr	r1, [r7, #0]
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fa15 	bl	800b3a2 <USBD_CtlError>
            err++;
 800af78:	7afb      	ldrb	r3, [r7, #11]
 800af7a:	3301      	adds	r3, #1
 800af7c:	72fb      	strb	r3, [r7, #11]
          break;
 800af7e:	e007      	b.n	800af90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800af80:	6839      	ldr	r1, [r7, #0]
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 fa0d 	bl	800b3a2 <USBD_CtlError>
          err++;
 800af88:	7afb      	ldrb	r3, [r7, #11]
 800af8a:	3301      	adds	r3, #1
 800af8c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800af8e:	e038      	b.n	800b002 <USBD_GetDescriptor+0x286>
 800af90:	e037      	b.n	800b002 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	7c1b      	ldrb	r3, [r3, #16]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d109      	bne.n	800afae <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afa2:	f107 0208 	add.w	r2, r7, #8
 800afa6:	4610      	mov	r0, r2
 800afa8:	4798      	blx	r3
 800afaa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afac:	e029      	b.n	800b002 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afae:	6839      	ldr	r1, [r7, #0]
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f000 f9f6 	bl	800b3a2 <USBD_CtlError>
        err++;
 800afb6:	7afb      	ldrb	r3, [r7, #11]
 800afb8:	3301      	adds	r3, #1
 800afba:	72fb      	strb	r3, [r7, #11]
      break;
 800afbc:	e021      	b.n	800b002 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	7c1b      	ldrb	r3, [r3, #16]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d10d      	bne.n	800afe2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afce:	f107 0208 	add.w	r2, r7, #8
 800afd2:	4610      	mov	r0, r2
 800afd4:	4798      	blx	r3
 800afd6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	3301      	adds	r3, #1
 800afdc:	2207      	movs	r2, #7
 800afde:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afe0:	e00f      	b.n	800b002 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afe2:	6839      	ldr	r1, [r7, #0]
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 f9dc 	bl	800b3a2 <USBD_CtlError>
        err++;
 800afea:	7afb      	ldrb	r3, [r7, #11]
 800afec:	3301      	adds	r3, #1
 800afee:	72fb      	strb	r3, [r7, #11]
      break;
 800aff0:	e007      	b.n	800b002 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aff2:	6839      	ldr	r1, [r7, #0]
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 f9d4 	bl	800b3a2 <USBD_CtlError>
      err++;
 800affa:	7afb      	ldrb	r3, [r7, #11]
 800affc:	3301      	adds	r3, #1
 800affe:	72fb      	strb	r3, [r7, #11]
      break;
 800b000:	bf00      	nop
  }

  if (err != 0U)
 800b002:	7afb      	ldrb	r3, [r7, #11]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d11c      	bne.n	800b042 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b008:	893b      	ldrh	r3, [r7, #8]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d011      	beq.n	800b032 <USBD_GetDescriptor+0x2b6>
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	88db      	ldrh	r3, [r3, #6]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d00d      	beq.n	800b032 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	88da      	ldrh	r2, [r3, #6]
 800b01a:	893b      	ldrh	r3, [r7, #8]
 800b01c:	4293      	cmp	r3, r2
 800b01e:	bf28      	it	cs
 800b020:	4613      	movcs	r3, r2
 800b022:	b29b      	uxth	r3, r3
 800b024:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b026:	893b      	ldrh	r3, [r7, #8]
 800b028:	461a      	mov	r2, r3
 800b02a:	68f9      	ldr	r1, [r7, #12]
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fa22 	bl	800b476 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	88db      	ldrh	r3, [r3, #6]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d104      	bne.n	800b044 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f000 fa79 	bl	800b532 <USBD_CtlSendStatus>
 800b040:	e000      	b.n	800b044 <USBD_GetDescriptor+0x2c8>
    return;
 800b042:	bf00      	nop
    }
  }
}
 800b044:	3710      	adds	r7, #16
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	bf00      	nop

0800b04c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b084      	sub	sp, #16
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
 800b054:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	889b      	ldrh	r3, [r3, #4]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d130      	bne.n	800b0c0 <USBD_SetAddress+0x74>
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	88db      	ldrh	r3, [r3, #6]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d12c      	bne.n	800b0c0 <USBD_SetAddress+0x74>
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	885b      	ldrh	r3, [r3, #2]
 800b06a:	2b7f      	cmp	r3, #127	; 0x7f
 800b06c:	d828      	bhi.n	800b0c0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	885b      	ldrh	r3, [r3, #2]
 800b072:	b2db      	uxtb	r3, r3
 800b074:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b078:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b080:	2b03      	cmp	r3, #3
 800b082:	d104      	bne.n	800b08e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b084:	6839      	ldr	r1, [r7, #0]
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f98b 	bl	800b3a2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b08c:	e01d      	b.n	800b0ca <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	7bfa      	ldrb	r2, [r7, #15]
 800b092:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b096:	7bfb      	ldrb	r3, [r7, #15]
 800b098:	4619      	mov	r1, r3
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f001 f9a2 	bl	800c3e4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 fa46 	bl	800b532 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b0a6:	7bfb      	ldrb	r3, [r7, #15]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d004      	beq.n	800b0b6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2202      	movs	r2, #2
 800b0b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0b4:	e009      	b.n	800b0ca <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2201      	movs	r2, #1
 800b0ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0be:	e004      	b.n	800b0ca <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b0c0:	6839      	ldr	r1, [r7, #0]
 800b0c2:	6878      	ldr	r0, [r7, #4]
 800b0c4:	f000 f96d 	bl	800b3a2 <USBD_CtlError>
  }
}
 800b0c8:	bf00      	nop
 800b0ca:	bf00      	nop
 800b0cc:	3710      	adds	r7, #16
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}
	...

0800b0d4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
 800b0dc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	885b      	ldrh	r3, [r3, #2]
 800b0e2:	b2da      	uxtb	r2, r3
 800b0e4:	4b41      	ldr	r3, [pc, #260]	; (800b1ec <USBD_SetConfig+0x118>)
 800b0e6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b0e8:	4b40      	ldr	r3, [pc, #256]	; (800b1ec <USBD_SetConfig+0x118>)
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	2b01      	cmp	r3, #1
 800b0ee:	d904      	bls.n	800b0fa <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b0f0:	6839      	ldr	r1, [r7, #0]
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 f955 	bl	800b3a2 <USBD_CtlError>
 800b0f8:	e075      	b.n	800b1e6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b100:	2b02      	cmp	r3, #2
 800b102:	d002      	beq.n	800b10a <USBD_SetConfig+0x36>
 800b104:	2b03      	cmp	r3, #3
 800b106:	d023      	beq.n	800b150 <USBD_SetConfig+0x7c>
 800b108:	e062      	b.n	800b1d0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b10a:	4b38      	ldr	r3, [pc, #224]	; (800b1ec <USBD_SetConfig+0x118>)
 800b10c:	781b      	ldrb	r3, [r3, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d01a      	beq.n	800b148 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b112:	4b36      	ldr	r3, [pc, #216]	; (800b1ec <USBD_SetConfig+0x118>)
 800b114:	781b      	ldrb	r3, [r3, #0]
 800b116:	461a      	mov	r2, r3
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2203      	movs	r2, #3
 800b120:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b124:	4b31      	ldr	r3, [pc, #196]	; (800b1ec <USBD_SetConfig+0x118>)
 800b126:	781b      	ldrb	r3, [r3, #0]
 800b128:	4619      	mov	r1, r3
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f7ff f9e7 	bl	800a4fe <USBD_SetClassConfig>
 800b130:	4603      	mov	r3, r0
 800b132:	2b02      	cmp	r3, #2
 800b134:	d104      	bne.n	800b140 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b136:	6839      	ldr	r1, [r7, #0]
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f000 f932 	bl	800b3a2 <USBD_CtlError>
            return;
 800b13e:	e052      	b.n	800b1e6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 f9f6 	bl	800b532 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b146:	e04e      	b.n	800b1e6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f000 f9f2 	bl	800b532 <USBD_CtlSendStatus>
        break;
 800b14e:	e04a      	b.n	800b1e6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b150:	4b26      	ldr	r3, [pc, #152]	; (800b1ec <USBD_SetConfig+0x118>)
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d112      	bne.n	800b17e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2202      	movs	r2, #2
 800b15c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b160:	4b22      	ldr	r3, [pc, #136]	; (800b1ec <USBD_SetConfig+0x118>)
 800b162:	781b      	ldrb	r3, [r3, #0]
 800b164:	461a      	mov	r2, r3
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b16a:	4b20      	ldr	r3, [pc, #128]	; (800b1ec <USBD_SetConfig+0x118>)
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	4619      	mov	r1, r3
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f7ff f9e3 	bl	800a53c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 f9db 	bl	800b532 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b17c:	e033      	b.n	800b1e6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b17e:	4b1b      	ldr	r3, [pc, #108]	; (800b1ec <USBD_SetConfig+0x118>)
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	461a      	mov	r2, r3
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	429a      	cmp	r2, r3
 800b18a:	d01d      	beq.n	800b1c8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	b2db      	uxtb	r3, r3
 800b192:	4619      	mov	r1, r3
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f7ff f9d1 	bl	800a53c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b19a:	4b14      	ldr	r3, [pc, #80]	; (800b1ec <USBD_SetConfig+0x118>)
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	461a      	mov	r2, r3
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b1a4:	4b11      	ldr	r3, [pc, #68]	; (800b1ec <USBD_SetConfig+0x118>)
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f7ff f9a7 	bl	800a4fe <USBD_SetClassConfig>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	2b02      	cmp	r3, #2
 800b1b4:	d104      	bne.n	800b1c0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b1b6:	6839      	ldr	r1, [r7, #0]
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f000 f8f2 	bl	800b3a2 <USBD_CtlError>
            return;
 800b1be:	e012      	b.n	800b1e6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 f9b6 	bl	800b532 <USBD_CtlSendStatus>
        break;
 800b1c6:	e00e      	b.n	800b1e6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f000 f9b2 	bl	800b532 <USBD_CtlSendStatus>
        break;
 800b1ce:	e00a      	b.n	800b1e6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b1d0:	6839      	ldr	r1, [r7, #0]
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 f8e5 	bl	800b3a2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b1d8:	4b04      	ldr	r3, [pc, #16]	; (800b1ec <USBD_SetConfig+0x118>)
 800b1da:	781b      	ldrb	r3, [r3, #0]
 800b1dc:	4619      	mov	r1, r3
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f7ff f9ac 	bl	800a53c <USBD_ClrClassConfig>
        break;
 800b1e4:	bf00      	nop
    }
  }
}
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	20000288 	.word	0x20000288

0800b1f0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	88db      	ldrh	r3, [r3, #6]
 800b1fe:	2b01      	cmp	r3, #1
 800b200:	d004      	beq.n	800b20c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b202:	6839      	ldr	r1, [r7, #0]
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f000 f8cc 	bl	800b3a2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b20a:	e022      	b.n	800b252 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b212:	2b02      	cmp	r3, #2
 800b214:	dc02      	bgt.n	800b21c <USBD_GetConfig+0x2c>
 800b216:	2b00      	cmp	r3, #0
 800b218:	dc03      	bgt.n	800b222 <USBD_GetConfig+0x32>
 800b21a:	e015      	b.n	800b248 <USBD_GetConfig+0x58>
 800b21c:	2b03      	cmp	r3, #3
 800b21e:	d00b      	beq.n	800b238 <USBD_GetConfig+0x48>
 800b220:	e012      	b.n	800b248 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	3308      	adds	r3, #8
 800b22c:	2201      	movs	r2, #1
 800b22e:	4619      	mov	r1, r3
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 f920 	bl	800b476 <USBD_CtlSendData>
        break;
 800b236:	e00c      	b.n	800b252 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	3304      	adds	r3, #4
 800b23c:	2201      	movs	r2, #1
 800b23e:	4619      	mov	r1, r3
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 f918 	bl	800b476 <USBD_CtlSendData>
        break;
 800b246:	e004      	b.n	800b252 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b248:	6839      	ldr	r1, [r7, #0]
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 f8a9 	bl	800b3a2 <USBD_CtlError>
        break;
 800b250:	bf00      	nop
}
 800b252:	bf00      	nop
 800b254:	3708      	adds	r7, #8
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b082      	sub	sp, #8
 800b25e:	af00      	add	r7, sp, #0
 800b260:	6078      	str	r0, [r7, #4]
 800b262:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b26a:	3b01      	subs	r3, #1
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d81e      	bhi.n	800b2ae <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	88db      	ldrh	r3, [r3, #6]
 800b274:	2b02      	cmp	r3, #2
 800b276:	d004      	beq.n	800b282 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b278:	6839      	ldr	r1, [r7, #0]
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 f891 	bl	800b3a2 <USBD_CtlError>
        break;
 800b280:	e01a      	b.n	800b2b8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2201      	movs	r2, #1
 800b286:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d005      	beq.n	800b29e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	68db      	ldr	r3, [r3, #12]
 800b296:	f043 0202 	orr.w	r2, r3, #2
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	330c      	adds	r3, #12
 800b2a2:	2202      	movs	r2, #2
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f000 f8e5 	bl	800b476 <USBD_CtlSendData>
      break;
 800b2ac:	e004      	b.n	800b2b8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b2ae:	6839      	ldr	r1, [r7, #0]
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f000 f876 	bl	800b3a2 <USBD_CtlError>
      break;
 800b2b6:	bf00      	nop
  }
}
 800b2b8:	bf00      	nop
 800b2ba:	3708      	adds	r7, #8
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	885b      	ldrh	r3, [r3, #2]
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d106      	bne.n	800b2e0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2201      	movs	r2, #1
 800b2d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 f929 	bl	800b532 <USBD_CtlSendStatus>
  }
}
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2f8:	3b01      	subs	r3, #1
 800b2fa:	2b02      	cmp	r3, #2
 800b2fc:	d80b      	bhi.n	800b316 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	885b      	ldrh	r3, [r3, #2]
 800b302:	2b01      	cmp	r3, #1
 800b304:	d10c      	bne.n	800b320 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2200      	movs	r2, #0
 800b30a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 f90f 	bl	800b532 <USBD_CtlSendStatus>
      }
      break;
 800b314:	e004      	b.n	800b320 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b316:	6839      	ldr	r1, [r7, #0]
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f000 f842 	bl	800b3a2 <USBD_CtlError>
      break;
 800b31e:	e000      	b.n	800b322 <USBD_ClrFeature+0x3a>
      break;
 800b320:	bf00      	nop
  }
}
 800b322:	bf00      	nop
 800b324:	3708      	adds	r7, #8
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}

0800b32a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b32a:	b480      	push	{r7}
 800b32c:	b083      	sub	sp, #12
 800b32e:	af00      	add	r7, sp, #0
 800b330:	6078      	str	r0, [r7, #4]
 800b332:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	781a      	ldrb	r2, [r3, #0]
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	785a      	ldrb	r2, [r3, #1]
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	3302      	adds	r3, #2
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	b29a      	uxth	r2, r3
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	3303      	adds	r3, #3
 800b350:	781b      	ldrb	r3, [r3, #0]
 800b352:	b29b      	uxth	r3, r3
 800b354:	021b      	lsls	r3, r3, #8
 800b356:	b29b      	uxth	r3, r3
 800b358:	4413      	add	r3, r2
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	3304      	adds	r3, #4
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	b29a      	uxth	r2, r3
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	3305      	adds	r3, #5
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	b29b      	uxth	r3, r3
 800b370:	021b      	lsls	r3, r3, #8
 800b372:	b29b      	uxth	r3, r3
 800b374:	4413      	add	r3, r2
 800b376:	b29a      	uxth	r2, r3
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	3306      	adds	r3, #6
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	b29a      	uxth	r2, r3
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	3307      	adds	r3, #7
 800b388:	781b      	ldrb	r3, [r3, #0]
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	021b      	lsls	r3, r3, #8
 800b38e:	b29b      	uxth	r3, r3
 800b390:	4413      	add	r3, r2
 800b392:	b29a      	uxth	r2, r3
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	80da      	strh	r2, [r3, #6]

}
 800b398:	bf00      	nop
 800b39a:	370c      	adds	r7, #12
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bc80      	pop	{r7}
 800b3a0:	4770      	bx	lr

0800b3a2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b3a2:	b580      	push	{r7, lr}
 800b3a4:	b082      	sub	sp, #8
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	6078      	str	r0, [r7, #4]
 800b3aa:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b3ac:	2180      	movs	r1, #128	; 0x80
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 ffae 	bl	800c310 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b3b4:	2100      	movs	r1, #0
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 ffaa 	bl	800c310 <USBD_LL_StallEP>
}
 800b3bc:	bf00      	nop
 800b3be:	3708      	adds	r7, #8
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b086      	sub	sp, #24
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d032      	beq.n	800b440 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b3da:	68f8      	ldr	r0, [r7, #12]
 800b3dc:	f000 f834 	bl	800b448 <USBD_GetLen>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	3301      	adds	r3, #1
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	005b      	lsls	r3, r3, #1
 800b3e8:	b29a      	uxth	r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b3ee:	7dfb      	ldrb	r3, [r7, #23]
 800b3f0:	1c5a      	adds	r2, r3, #1
 800b3f2:	75fa      	strb	r2, [r7, #23]
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	4413      	add	r3, r2
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	7812      	ldrb	r2, [r2, #0]
 800b3fe:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b400:	7dfb      	ldrb	r3, [r7, #23]
 800b402:	1c5a      	adds	r2, r3, #1
 800b404:	75fa      	strb	r2, [r7, #23]
 800b406:	461a      	mov	r2, r3
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	4413      	add	r3, r2
 800b40c:	2203      	movs	r2, #3
 800b40e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b410:	e012      	b.n	800b438 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	1c5a      	adds	r2, r3, #1
 800b416:	60fa      	str	r2, [r7, #12]
 800b418:	7dfa      	ldrb	r2, [r7, #23]
 800b41a:	1c51      	adds	r1, r2, #1
 800b41c:	75f9      	strb	r1, [r7, #23]
 800b41e:	4611      	mov	r1, r2
 800b420:	68ba      	ldr	r2, [r7, #8]
 800b422:	440a      	add	r2, r1
 800b424:	781b      	ldrb	r3, [r3, #0]
 800b426:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b428:	7dfb      	ldrb	r3, [r7, #23]
 800b42a:	1c5a      	adds	r2, r3, #1
 800b42c:	75fa      	strb	r2, [r7, #23]
 800b42e:	461a      	mov	r2, r3
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	4413      	add	r3, r2
 800b434:	2200      	movs	r2, #0
 800b436:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d1e8      	bne.n	800b412 <USBD_GetString+0x4e>
    }
  }
}
 800b440:	bf00      	nop
 800b442:	3718      	adds	r7, #24
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}

0800b448 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b448:	b480      	push	{r7}
 800b44a:	b085      	sub	sp, #20
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b450:	2300      	movs	r3, #0
 800b452:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b454:	e005      	b.n	800b462 <USBD_GetLen+0x1a>
  {
    len++;
 800b456:	7bfb      	ldrb	r3, [r7, #15]
 800b458:	3301      	adds	r3, #1
 800b45a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	3301      	adds	r3, #1
 800b460:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d1f5      	bne.n	800b456 <USBD_GetLen+0xe>
  }

  return len;
 800b46a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3714      	adds	r7, #20
 800b470:	46bd      	mov	sp, r7
 800b472:	bc80      	pop	{r7}
 800b474:	4770      	bx	lr

0800b476 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b476:	b580      	push	{r7, lr}
 800b478:	b084      	sub	sp, #16
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	60f8      	str	r0, [r7, #12]
 800b47e:	60b9      	str	r1, [r7, #8]
 800b480:	4613      	mov	r3, r2
 800b482:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2202      	movs	r2, #2
 800b488:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b48c:	88fa      	ldrh	r2, [r7, #6]
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b492:	88fa      	ldrh	r2, [r7, #6]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b498:	88fb      	ldrh	r3, [r7, #6]
 800b49a:	68ba      	ldr	r2, [r7, #8]
 800b49c:	2100      	movs	r1, #0
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f000 ffbf 	bl	800c422 <USBD_LL_Transmit>

  return USBD_OK;
 800b4a4:	2300      	movs	r3, #0
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3710      	adds	r7, #16
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b084      	sub	sp, #16
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	60f8      	str	r0, [r7, #12]
 800b4b6:	60b9      	str	r1, [r7, #8]
 800b4b8:	4613      	mov	r3, r2
 800b4ba:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4bc:	88fb      	ldrh	r3, [r7, #6]
 800b4be:	68ba      	ldr	r2, [r7, #8]
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f000 ffad 	bl	800c422 <USBD_LL_Transmit>

  return USBD_OK;
 800b4c8:	2300      	movs	r3, #0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b4d2:	b580      	push	{r7, lr}
 800b4d4:	b084      	sub	sp, #16
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	60f8      	str	r0, [r7, #12]
 800b4da:	60b9      	str	r1, [r7, #8]
 800b4dc:	4613      	mov	r3, r2
 800b4de:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2203      	movs	r2, #3
 800b4e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b4e8:	88fa      	ldrh	r2, [r7, #6]
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b4f0:	88fa      	ldrh	r2, [r7, #6]
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b4f8:	88fb      	ldrh	r3, [r7, #6]
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	2100      	movs	r1, #0
 800b4fe:	68f8      	ldr	r0, [r7, #12]
 800b500:	f000 ffb2 	bl	800c468 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b504:	2300      	movs	r3, #0
}
 800b506:	4618      	mov	r0, r3
 800b508:	3710      	adds	r7, #16
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}

0800b50e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b50e:	b580      	push	{r7, lr}
 800b510:	b084      	sub	sp, #16
 800b512:	af00      	add	r7, sp, #0
 800b514:	60f8      	str	r0, [r7, #12]
 800b516:	60b9      	str	r1, [r7, #8]
 800b518:	4613      	mov	r3, r2
 800b51a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b51c:	88fb      	ldrh	r3, [r7, #6]
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	2100      	movs	r1, #0
 800b522:	68f8      	ldr	r0, [r7, #12]
 800b524:	f000 ffa0 	bl	800c468 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b528:	2300      	movs	r3, #0
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}

0800b532 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b532:	b580      	push	{r7, lr}
 800b534:	b082      	sub	sp, #8
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2204      	movs	r2, #4
 800b53e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b542:	2300      	movs	r3, #0
 800b544:	2200      	movs	r2, #0
 800b546:	2100      	movs	r1, #0
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 ff6a 	bl	800c422 <USBD_LL_Transmit>

  return USBD_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2205      	movs	r2, #5
 800b564:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b568:	2300      	movs	r3, #0
 800b56a:	2200      	movs	r2, #0
 800b56c:	2100      	movs	r1, #0
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f000 ff7a 	bl	800c468 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b574:	2300      	movs	r3, #0
}
 800b576:	4618      	mov	r0, r3
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
	...

0800b580 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b584:	2200      	movs	r2, #0
 800b586:	4912      	ldr	r1, [pc, #72]	; (800b5d0 <MX_USB_DEVICE_Init+0x50>)
 800b588:	4812      	ldr	r0, [pc, #72]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b58a:	f7fe ff5e 	bl	800a44a <USBD_Init>
 800b58e:	4603      	mov	r3, r0
 800b590:	2b00      	cmp	r3, #0
 800b592:	d001      	beq.n	800b598 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b594:	f7f7 fe38 	bl	8003208 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b598:	490f      	ldr	r1, [pc, #60]	; (800b5d8 <MX_USB_DEVICE_Init+0x58>)
 800b59a:	480e      	ldr	r0, [pc, #56]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b59c:	f7fe ff80 	bl	800a4a0 <USBD_RegisterClass>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b5a6:	f7f7 fe2f 	bl	8003208 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b5aa:	490c      	ldr	r1, [pc, #48]	; (800b5dc <MX_USB_DEVICE_Init+0x5c>)
 800b5ac:	4809      	ldr	r0, [pc, #36]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b5ae:	f7fe feb1 	bl	800a314 <USBD_CDC_RegisterInterface>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d001      	beq.n	800b5bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b5b8:	f7f7 fe26 	bl	8003208 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b5bc:	4805      	ldr	r0, [pc, #20]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b5be:	f7fe ff88 	bl	800a4d2 <USBD_Start>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d001      	beq.n	800b5cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b5c8:	f7f7 fe1e 	bl	8003208 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b5cc:	bf00      	nop
 800b5ce:	bd80      	pop	{r7, pc}
 800b5d0:	2000013c 	.word	0x2000013c
 800b5d4:	200009f8 	.word	0x200009f8
 800b5d8:	20000028 	.word	0x20000028
 800b5dc:	2000012c 	.word	0x2000012c

0800b5e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	4905      	ldr	r1, [pc, #20]	; (800b5fc <CDC_Init_FS+0x1c>)
 800b5e8:	4805      	ldr	r0, [pc, #20]	; (800b600 <CDC_Init_FS+0x20>)
 800b5ea:	f7fe fea9 	bl	800a340 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b5ee:	4905      	ldr	r1, [pc, #20]	; (800b604 <CDC_Init_FS+0x24>)
 800b5f0:	4803      	ldr	r0, [pc, #12]	; (800b600 <CDC_Init_FS+0x20>)
 800b5f2:	f7fe febe 	bl	800a372 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800b5f6:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	20000ebc 	.word	0x20000ebc
 800b600:	200009f8 	.word	0x200009f8
 800b604:	20000cbc 	.word	0x20000cbc

0800b608 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b608:	b480      	push	{r7}
 800b60a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 800b60c:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 800b60e:	4618      	mov	r0, r3
 800b610:	46bd      	mov	sp, r7
 800b612:	bc80      	pop	{r7}
 800b614:	4770      	bx	lr
	...

0800b618 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800b618:	b480      	push	{r7}
 800b61a:	b083      	sub	sp, #12
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	4603      	mov	r3, r0
 800b620:	6039      	str	r1, [r7, #0]
 800b622:	71fb      	strb	r3, [r7, #7]
 800b624:	4613      	mov	r3, r2
 800b626:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 800b628:	79fb      	ldrb	r3, [r7, #7]
 800b62a:	2b23      	cmp	r3, #35	; 0x23
 800b62c:	d84a      	bhi.n	800b6c4 <CDC_Control_FS+0xac>
 800b62e:	a201      	add	r2, pc, #4	; (adr r2, 800b634 <CDC_Control_FS+0x1c>)
 800b630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b634:	0800b6c5 	.word	0x0800b6c5
 800b638:	0800b6c5 	.word	0x0800b6c5
 800b63c:	0800b6c5 	.word	0x0800b6c5
 800b640:	0800b6c5 	.word	0x0800b6c5
 800b644:	0800b6c5 	.word	0x0800b6c5
 800b648:	0800b6c5 	.word	0x0800b6c5
 800b64c:	0800b6c5 	.word	0x0800b6c5
 800b650:	0800b6c5 	.word	0x0800b6c5
 800b654:	0800b6c5 	.word	0x0800b6c5
 800b658:	0800b6c5 	.word	0x0800b6c5
 800b65c:	0800b6c5 	.word	0x0800b6c5
 800b660:	0800b6c5 	.word	0x0800b6c5
 800b664:	0800b6c5 	.word	0x0800b6c5
 800b668:	0800b6c5 	.word	0x0800b6c5
 800b66c:	0800b6c5 	.word	0x0800b6c5
 800b670:	0800b6c5 	.word	0x0800b6c5
 800b674:	0800b6c5 	.word	0x0800b6c5
 800b678:	0800b6c5 	.word	0x0800b6c5
 800b67c:	0800b6c5 	.word	0x0800b6c5
 800b680:	0800b6c5 	.word	0x0800b6c5
 800b684:	0800b6c5 	.word	0x0800b6c5
 800b688:	0800b6c5 	.word	0x0800b6c5
 800b68c:	0800b6c5 	.word	0x0800b6c5
 800b690:	0800b6c5 	.word	0x0800b6c5
 800b694:	0800b6c5 	.word	0x0800b6c5
 800b698:	0800b6c5 	.word	0x0800b6c5
 800b69c:	0800b6c5 	.word	0x0800b6c5
 800b6a0:	0800b6c5 	.word	0x0800b6c5
 800b6a4:	0800b6c5 	.word	0x0800b6c5
 800b6a8:	0800b6c5 	.word	0x0800b6c5
 800b6ac:	0800b6c5 	.word	0x0800b6c5
 800b6b0:	0800b6c5 	.word	0x0800b6c5
 800b6b4:	0800b6c5 	.word	0x0800b6c5
 800b6b8:	0800b6c5 	.word	0x0800b6c5
 800b6bc:	0800b6c5 	.word	0x0800b6c5
 800b6c0:	0800b6c5 	.word	0x0800b6c5
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800b6c4:	bf00      	nop
	}

	return (USBD_OK);
 800b6c6:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bc80      	pop	{r7}
 800b6d0:	4770      	bx	lr
 800b6d2:	bf00      	nop

0800b6d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 800b6d4:	b590      	push	{r4, r7, lr}
 800b6d6:	b089      	sub	sp, #36	; 0x24
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b6de:	6879      	ldr	r1, [r7, #4]
 800b6e0:	48b0      	ldr	r0, [pc, #704]	; (800b9a4 <CDC_Receive_FS+0x2d0>)
 800b6e2:	f7fe fe46 	bl	800a372 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6e6:	48af      	ldr	r0, [pc, #700]	; (800b9a4 <CDC_Receive_FS+0x2d0>)
 800b6e8:	f7fe fe85 	bl	800a3f6 <USBD_CDC_ReceivePacket>

	if (*Len < 1)
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d101      	bne.n	800b6f8 <CDC_Receive_FS+0x24>
		return (USBD_OK);
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	e34f      	b.n	800bd98 <CDC_Receive_FS+0x6c4>

	//--------------------------------------------------------------------------

	uint16_t tVal16;
	uint8_t cmd = Buf[0];
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	781b      	ldrb	r3, [r3, #0]
 800b6fc:	77fb      	strb	r3, [r7, #31]
	 */

	//--------------------------------------------------------------------------

	// Relay:1 - 12V	[0x01 - 0x01]
	if (cmd == 0x01)
 800b6fe:	7ffb      	ldrb	r3, [r7, #31]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d15b      	bne.n	800b7bc <CDC_Receive_FS+0xe8>
	{
		if (*Len >= 2 && (Buf[1] == 0x01 || Buf[1] == 0x00))
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	2b01      	cmp	r3, #1
 800b70a:	d94b      	bls.n	800b7a4 <CDC_Receive_FS+0xd0>
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	3301      	adds	r3, #1
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	2b01      	cmp	r3, #1
 800b714:	d004      	beq.n	800b720 <CDC_Receive_FS+0x4c>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	3301      	adds	r3, #1
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d141      	bne.n	800b7a4 <CDC_Receive_FS+0xd0>
		{
			if (Buf[1] == 0x01)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3301      	adds	r3, #1
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	2b01      	cmp	r3, #1
 800b728:	d11b      	bne.n	800b762 <CDC_Receive_FS+0x8e>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 800b72a:	2201      	movs	r2, #1
 800b72c:	2104      	movs	r1, #4
 800b72e:	489e      	ldr	r0, [pc, #632]	; (800b9a8 <CDC_Receive_FS+0x2d4>)
 800b730:	f7f9 fa15 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x01;
 800b734:	4b9d      	ldr	r3, [pc, #628]	; (800b9ac <CDC_Receive_FS+0x2d8>)
 800b736:	2201      	movs	r2, #1
 800b738:	701a      	strb	r2, [r3, #0]
				printf("RelayState:12V - %d \n", RelayState);
 800b73a:	4b9c      	ldr	r3, [pc, #624]	; (800b9ac <CDC_Receive_FS+0x2d8>)
 800b73c:	781b      	ldrb	r3, [r3, #0]
 800b73e:	4619      	mov	r1, r3
 800b740:	489b      	ldr	r0, [pc, #620]	; (800b9b0 <CDC_Receive_FS+0x2dc>)
 800b742:	f000 ff6d 	bl	800c620 <iprintf>
				SetAllDAC();
 800b746:	f7f6 fe21 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800b74a:	4a9a      	ldr	r2, [pc, #616]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b74c:	7ffb      	ldrb	r3, [r7, #31]
 800b74e:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800b750:	4b98      	ldr	r3, [pc, #608]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b752:	2200      	movs	r2, #0
 800b754:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800b756:	2102      	movs	r1, #2
 800b758:	4896      	ldr	r0, [pc, #600]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b75a:	f000 fb29 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800b75e:	2300      	movs	r3, #0
 800b760:	e31a      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x00)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	3301      	adds	r3, #1
 800b766:	781b      	ldrb	r3, [r3, #0]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d11b      	bne.n	800b7a4 <CDC_Receive_FS+0xd0>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800b76c:	2200      	movs	r2, #0
 800b76e:	2104      	movs	r1, #4
 800b770:	488d      	ldr	r0, [pc, #564]	; (800b9a8 <CDC_Receive_FS+0x2d4>)
 800b772:	f7f9 f9f4 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800b776:	4b8d      	ldr	r3, [pc, #564]	; (800b9ac <CDC_Receive_FS+0x2d8>)
 800b778:	2200      	movs	r2, #0
 800b77a:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800b77c:	4b8b      	ldr	r3, [pc, #556]	; (800b9ac <CDC_Receive_FS+0x2d8>)
 800b77e:	781b      	ldrb	r3, [r3, #0]
 800b780:	4619      	mov	r1, r3
 800b782:	488d      	ldr	r0, [pc, #564]	; (800b9b8 <CDC_Receive_FS+0x2e4>)
 800b784:	f000 ff4c 	bl	800c620 <iprintf>
				SetAllDAC();
 800b788:	f7f6 fe00 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800b78c:	4a89      	ldr	r2, [pc, #548]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b78e:	7ffb      	ldrb	r3, [r7, #31]
 800b790:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800b792:	4b88      	ldr	r3, [pc, #544]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b794:	2200      	movs	r2, #0
 800b796:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800b798:	2102      	movs	r1, #2
 800b79a:	4886      	ldr	r0, [pc, #536]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b79c:	f000 fb08 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	e2f9      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
		}

		UserTxBufferFS[0] = cmd;
 800b7a4:	4a83      	ldr	r2, [pc, #524]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b7a6:	7ffb      	ldrb	r3, [r7, #31]
 800b7a8:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 800b7aa:	4b82      	ldr	r3, [pc, #520]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800b7b0:	2102      	movs	r1, #2
 800b7b2:	4880      	ldr	r0, [pc, #512]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b7b4:	f000 fafc 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	e2ed      	b.n	800bd98 <CDC_Receive_FS+0x6c4>

		//--------------------------------------------------------------------------
		// DA:4095
	}
	else if (cmd == 0x02)
 800b7bc:	7ffb      	ldrb	r3, [r7, #31]
 800b7be:	2b02      	cmp	r3, #2
 800b7c0:	d12e      	bne.n	800b820 <CDC_Receive_FS+0x14c>
	{
		if (*Len >= 3)
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	2b02      	cmp	r3, #2
 800b7c8:	d91e      	bls.n	800b808 <CDC_Receive_FS+0x134>
		{
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 800b7ca:	f7f6 fee3 	bl	8002594 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 800b7ce:	f7f6 ff05 	bl	80025dc <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	881b      	ldrh	r3, [r3, #0]
 800b7d8:	b29b      	uxth	r3, r3
 800b7da:	82fb      	strh	r3, [r7, #22]
			SetDacA(tVal16);
 800b7dc:	8afb      	ldrh	r3, [r7, #22]
 800b7de:	b21b      	sxth	r3, r3
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7f6 fd93 	bl	800230c <SetDacA>
			//			SetDacA(tVal16);

			printf("DacA: %d\n", tVal16);
 800b7e6:	8afb      	ldrh	r3, [r7, #22]
 800b7e8:	4619      	mov	r1, r3
 800b7ea:	4874      	ldr	r0, [pc, #464]	; (800b9bc <CDC_Receive_FS+0x2e8>)
 800b7ec:	f000 ff18 	bl	800c620 <iprintf>
			UserTxBufferFS[0] = cmd;
 800b7f0:	4a70      	ldr	r2, [pc, #448]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b7f2:	7ffb      	ldrb	r3, [r7, #31]
 800b7f4:	7013      	strb	r3, [r2, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 800b7f6:	4b6f      	ldr	r3, [pc, #444]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	705a      	strb	r2, [r3, #1]

			CDC_Transmit_FS(UserTxBufferFS, 2);
 800b7fc:	2102      	movs	r1, #2
 800b7fe:	486d      	ldr	r0, [pc, #436]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b800:	f000 fad6 	bl	800bdb0 <CDC_Transmit_FS>
			return (USBD_OK);
 800b804:	2300      	movs	r3, #0
 800b806:	e2c7      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		}

		UserTxBufferFS[0] = cmd;
 800b808:	4a6a      	ldr	r2, [pc, #424]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b80a:	7ffb      	ldrb	r3, [r7, #31]
 800b80c:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 800b80e:	4b69      	ldr	r3, [pc, #420]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b810:	2201      	movs	r2, #1
 800b812:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800b814:	2102      	movs	r1, #2
 800b816:	4867      	ldr	r0, [pc, #412]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b818:	f000 faca 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b81c:	2300      	movs	r3, #0
 800b81e:	e2bb      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// DB:4095
	}
	else if (cmd == 0x03)
 800b820:	7ffb      	ldrb	r3, [r7, #31]
 800b822:	2b03      	cmp	r3, #3
 800b824:	d12e      	bne.n	800b884 <CDC_Receive_FS+0x1b0>
	{
		if (*Len >= 3)
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	2b02      	cmp	r3, #2
 800b82c:	d91e      	bls.n	800b86c <CDC_Receive_FS+0x198>
		{
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 800b82e:	f7f6 feb1 	bl	8002594 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 800b832:	f7f6 fed3 	bl	80025dc <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	3301      	adds	r3, #1
 800b83a:	881b      	ldrh	r3, [r3, #0]
 800b83c:	b29b      	uxth	r3, r3
 800b83e:	82fb      	strh	r3, [r7, #22]
			SetDacB(tVal16);
 800b840:	8afb      	ldrh	r3, [r7, #22]
 800b842:	b21b      	sxth	r3, r3
 800b844:	4618      	mov	r0, r3
 800b846:	f7f6 fd81 	bl	800234c <SetDacB>

			UserTxBufferFS[0] = cmd;
 800b84a:	4a5a      	ldr	r2, [pc, #360]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b84c:	7ffb      	ldrb	r3, [r7, #31]
 800b84e:	7013      	strb	r3, [r2, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 800b850:	4b58      	ldr	r3, [pc, #352]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b852:	2200      	movs	r2, #0
 800b854:	705a      	strb	r2, [r3, #1]

			printf("DacB: %d \n", tVal16);
 800b856:	8afb      	ldrh	r3, [r7, #22]
 800b858:	4619      	mov	r1, r3
 800b85a:	4859      	ldr	r0, [pc, #356]	; (800b9c0 <CDC_Receive_FS+0x2ec>)
 800b85c:	f000 fee0 	bl	800c620 <iprintf>

			CDC_Transmit_FS(UserTxBufferFS, 2);
 800b860:	2102      	movs	r1, #2
 800b862:	4854      	ldr	r0, [pc, #336]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b864:	f000 faa4 	bl	800bdb0 <CDC_Transmit_FS>
			return (USBD_OK);
 800b868:	2300      	movs	r3, #0
 800b86a:	e295      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		}

		UserTxBufferFS[0] = cmd;
 800b86c:	4a51      	ldr	r2, [pc, #324]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b86e:	7ffb      	ldrb	r3, [r7, #31]
 800b870:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 800b872:	4b50      	ldr	r3, [pc, #320]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b874:	2201      	movs	r2, #1
 800b876:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800b878:	2102      	movs	r1, #2
 800b87a:	484e      	ldr	r0, [pc, #312]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b87c:	f000 fa98 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b880:	2300      	movs	r3, #0
 800b882:	e289      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// ADC?
	}
	else if (cmd == 0x04)
 800b884:	7ffb      	ldrb	r3, [r7, #31]
 800b886:	2b04      	cmp	r3, #4
 800b888:	d10f      	bne.n	800b8aa <CDC_Receive_FS+0x1d6>
	{
		tVal16 = GetADC();
 800b88a:	f7f6 ff1d 	bl	80026c8 <GetADC>
 800b88e:	4603      	mov	r3, r0
 800b890:	82fb      	strh	r3, [r7, #22]
		UserTxBufferFS[0] = cmd;
 800b892:	4a48      	ldr	r2, [pc, #288]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b894:	7ffb      	ldrb	r3, [r7, #31]
 800b896:	7013      	strb	r3, [r2, #0]
		memcpy(UserTxBufferFS + 1, &tVal16, sizeof(tVal16));
 800b898:	4a4a      	ldr	r2, [pc, #296]	; (800b9c4 <CDC_Receive_FS+0x2f0>)
 800b89a:	8afb      	ldrh	r3, [r7, #22]
 800b89c:	8013      	strh	r3, [r2, #0]
		CDC_Transmit_FS(UserTxBufferFS, 3);
 800b89e:	2103      	movs	r1, #3
 800b8a0:	4844      	ldr	r0, [pc, #272]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b8a2:	f000 fa85 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	e276      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// Relay?DA?DB?
	}
	else if (cmd == 0x05)
 800b8aa:	7ffb      	ldrb	r3, [r7, #31]
 800b8ac:	2b05      	cmp	r3, #5
 800b8ae:	d11a      	bne.n	800b8e6 <CDC_Receive_FS+0x212>
	{
		UserTxBufferFS[0] = cmd;
 800b8b0:	4a40      	ldr	r2, [pc, #256]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b8b2:	7ffb      	ldrb	r3, [r7, #31]
 800b8b4:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = RelayState;
 800b8b6:	4b3d      	ldr	r3, [pc, #244]	; (800b9ac <CDC_Receive_FS+0x2d8>)
 800b8b8:	781a      	ldrb	r2, [r3, #0]
 800b8ba:	4b3e      	ldr	r3, [pc, #248]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b8bc:	705a      	strb	r2, [r3, #1]

		tVal16 = GetDacA();
 800b8be:	f7f6 fd77 	bl	80023b0 <GetDacA>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 800b8c6:	4a40      	ldr	r2, [pc, #256]	; (800b9c8 <CDC_Receive_FS+0x2f4>)
 800b8c8:	8afb      	ldrh	r3, [r7, #22]
 800b8ca:	8013      	strh	r3, [r2, #0]

		tVal16 = GetDacB();
 800b8cc:	f7f6 fd7a 	bl	80023c4 <GetDacB>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 800b8d4:	4a3d      	ldr	r2, [pc, #244]	; (800b9cc <CDC_Receive_FS+0x2f8>)
 800b8d6:	8afb      	ldrh	r3, [r7, #22]
 800b8d8:	8013      	strh	r3, [r2, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 800b8da:	2106      	movs	r1, #6
 800b8dc:	4835      	ldr	r0, [pc, #212]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b8de:	f000 fa67 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	e258      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// Btn?
	}
	else if (cmd == 0x06)
 800b8e6:	7ffb      	ldrb	r3, [r7, #31]
 800b8e8:	2b06      	cmp	r3, #6
 800b8ea:	d11a      	bne.n	800b922 <CDC_Receive_FS+0x24e>
	{
		UserTxBufferFS[0] = cmd;
 800b8ec:	4a31      	ldr	r2, [pc, #196]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b8ee:	7ffb      	ldrb	r3, [r7, #31]
 800b8f0:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = GetBtnRunState();
 800b8f2:	f7f6 fd71 	bl	80023d8 <GetBtnRunState>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	461a      	mov	r2, r3
 800b8fa:	4b2e      	ldr	r3, [pc, #184]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b8fc:	705a      	strb	r2, [r3, #1]
		UserTxBufferFS[2] = GetBtnUpState();
 800b8fe:	f7f6 fdad 	bl	800245c <GetBtnUpState>
 800b902:	4603      	mov	r3, r0
 800b904:	461a      	mov	r2, r3
 800b906:	4b2b      	ldr	r3, [pc, #172]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b908:	709a      	strb	r2, [r3, #2]
		UserTxBufferFS[3] = GetBtnDownState();
 800b90a:	f7f6 fde9 	bl	80024e0 <GetBtnDownState>
 800b90e:	4603      	mov	r3, r0
 800b910:	461a      	mov	r2, r3
 800b912:	4b28      	ldr	r3, [pc, #160]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b914:	70da      	strb	r2, [r3, #3]
		CDC_Transmit_FS(UserTxBufferFS, 4);
 800b916:	2104      	movs	r1, #4
 800b918:	4826      	ldr	r0, [pc, #152]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b91a:	f000 fa49 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b91e:	2300      	movs	r3, #0
 800b920:	e23a      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// ID?
	}
	else if (cmd == 0x07)
 800b922:	7ffb      	ldrb	r3, [r7, #31]
 800b924:	2b07      	cmp	r3, #7
 800b926:	d157      	bne.n	800b9d8 <CDC_Receive_FS+0x304>
	{
		char str[9] = {
 800b928:	2300      	movs	r3, #0
 800b92a:	60fb      	str	r3, [r7, #12]
 800b92c:	f107 0310 	add.w	r3, r7, #16
 800b930:	2200      	movs	r2, #0
 800b932:	601a      	str	r2, [r3, #0]
 800b934:	711a      	strb	r2, [r3, #4]
			0,
		};
		memcpy(str, "SN", strlen("SN"));
 800b936:	f107 030c 	add.w	r3, r7, #12
 800b93a:	2202      	movs	r2, #2
 800b93c:	4924      	ldr	r1, [pc, #144]	; (800b9d0 <CDC_Receive_FS+0x2fc>)
 800b93e:	4618      	mov	r0, r3
 800b940:	f000 fe58 	bl	800c5f4 <memcpy>
		itoa(SN_DEFINE, str + 2, 16);
 800b944:	f107 030c 	add.w	r3, r7, #12
 800b948:	3302      	adds	r3, #2
 800b94a:	2210      	movs	r2, #16
 800b94c:	4619      	mov	r1, r3
 800b94e:	4821      	ldr	r0, [pc, #132]	; (800b9d4 <CDC_Receive_FS+0x300>)
 800b950:	f000 fe4e 	bl	800c5f0 <itoa>

		UserTxBufferFS[0] = cmd;
 800b954:	4a17      	ldr	r2, [pc, #92]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b956:	7ffb      	ldrb	r3, [r7, #31]
 800b958:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = strlen(str);
 800b95a:	f107 030c 	add.w	r3, r7, #12
 800b95e:	4618      	mov	r0, r3
 800b960:	f7f4 fbf6 	bl	8000150 <strlen>
 800b964:	4603      	mov	r3, r0
 800b966:	b2da      	uxtb	r2, r3
 800b968:	4b12      	ldr	r3, [pc, #72]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b96a:	705a      	strb	r2, [r3, #1]
		memcpy(UserTxBufferFS + 2, str, strlen(str));
 800b96c:	4c16      	ldr	r4, [pc, #88]	; (800b9c8 <CDC_Receive_FS+0x2f4>)
 800b96e:	f107 030c 	add.w	r3, r7, #12
 800b972:	4618      	mov	r0, r3
 800b974:	f7f4 fbec 	bl	8000150 <strlen>
 800b978:	4602      	mov	r2, r0
 800b97a:	f107 030c 	add.w	r3, r7, #12
 800b97e:	4619      	mov	r1, r3
 800b980:	4620      	mov	r0, r4
 800b982:	f000 fe37 	bl	800c5f4 <memcpy>
		CDC_Transmit_FS(UserTxBufferFS, strlen(str) + 2);
 800b986:	f107 030c 	add.w	r3, r7, #12
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7f4 fbe0 	bl	8000150 <strlen>
 800b990:	4603      	mov	r3, r0
 800b992:	b29b      	uxth	r3, r3
 800b994:	3302      	adds	r3, #2
 800b996:	b29b      	uxth	r3, r3
 800b998:	4619      	mov	r1, r3
 800b99a:	4806      	ldr	r0, [pc, #24]	; (800b9b4 <CDC_Receive_FS+0x2e0>)
 800b99c:	f000 fa08 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	e1f9      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
 800b9a4:	200009f8 	.word	0x200009f8
 800b9a8:	40010800 	.word	0x40010800
 800b9ac:	20000289 	.word	0x20000289
 800b9b0:	0800daac 	.word	0x0800daac
 800b9b4:	20000ebc 	.word	0x20000ebc
 800b9b8:	0800dac4 	.word	0x0800dac4
 800b9bc:	0800dadc 	.word	0x0800dadc
 800b9c0:	0800dae8 	.word	0x0800dae8
 800b9c4:	20000ebd 	.word	0x20000ebd
 800b9c8:	20000ebe 	.word	0x20000ebe
 800b9cc:	20000ec0 	.word	0x20000ec0
 800b9d0:	0800daf4 	.word	0x0800daf4
 800b9d4:	01121001 	.word	0x01121001
	 */

		//--------------------------------------------------------------------------
		// TIM inHL?
	}
	else if (cmd == 0x08)
 800b9d8:	7ffb      	ldrb	r3, [r7, #31]
 800b9da:	2b08      	cmp	r3, #8
 800b9dc:	d112      	bne.n	800ba04 <CDC_Receive_FS+0x330>
	{
		EnableTIM3_PB4();
 800b9de:	f7f6 fdc1 	bl	8002564 <EnableTIM3_PB4>
		uint16_t temp = GetTIM3();
 800b9e2:	f7f6 fdcb 	bl	800257c <GetTIM3>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	b29b      	uxth	r3, r3
 800b9ea:	817b      	strh	r3, [r7, #10]
		UserTxBufferFS[0] = cmd;
 800b9ec:	4ab3      	ldr	r2, [pc, #716]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800b9ee:	7ffb      	ldrb	r3, [r7, #31]
 800b9f0:	7013      	strb	r3, [r2, #0]
		memcpy(UserTxBufferFS + 1, &temp, sizeof(uint16_t));
 800b9f2:	4ab3      	ldr	r2, [pc, #716]	; (800bcc0 <CDC_Receive_FS+0x5ec>)
 800b9f4:	897b      	ldrh	r3, [r7, #10]
 800b9f6:	8013      	strh	r3, [r2, #0]
		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 800b9f8:	2103      	movs	r1, #3
 800b9fa:	48b0      	ldr	r0, [pc, #704]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800b9fc:	f000 f9d8 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800ba00:	2300      	movs	r3, #0
 800ba02:	e1c9      	b.n	800bd98 <CDC_Receive_FS+0x6c4>

		// TIM inLL?
		//--------------------------------------------------------------------------
	}
	else if (cmd == 0x09)
 800ba04:	7ffb      	ldrb	r3, [r7, #31]
 800ba06:	2b09      	cmp	r3, #9
 800ba08:	d112      	bne.n	800ba30 <CDC_Receive_FS+0x35c>
	{
		EnableTIM4_PB6();
 800ba0a:	f7f6 fdcf 	bl	80025ac <EnableTIM4_PB6>
		uint16_t temp = GetTIM4();
 800ba0e:	f7f6 fdd9 	bl	80025c4 <GetTIM4>
 800ba12:	4603      	mov	r3, r0
 800ba14:	b29b      	uxth	r3, r3
 800ba16:	813b      	strh	r3, [r7, #8]
		UserTxBufferFS[0] = cmd;
 800ba18:	4aa8      	ldr	r2, [pc, #672]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800ba1a:	7ffb      	ldrb	r3, [r7, #31]
 800ba1c:	7013      	strb	r3, [r2, #0]
		memcpy(UserTxBufferFS + 1, &temp, sizeof(uint16_t));
 800ba1e:	4aa8      	ldr	r2, [pc, #672]	; (800bcc0 <CDC_Receive_FS+0x5ec>)
 800ba20:	893b      	ldrh	r3, [r7, #8]
 800ba22:	8013      	strh	r3, [r2, #0]
		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 800ba24:	2103      	movs	r1, #3
 800ba26:	48a5      	ldr	r0, [pc, #660]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800ba28:	f000 f9c2 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	e1b3      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// TODO:Прием калибровочной таблицы [0x0A][1-4][offset][count][data] 	answer:
	}
	else if (cmd == 0x0A)
 800ba30:	7ffb      	ldrb	r3, [r7, #31]
 800ba32:	2b0a      	cmp	r3, #10
 800ba34:	f040 80ad 	bne.w	800bb92 <CDC_Receive_FS+0x4be>
	{
		if (*Len >= 2 && (Buf[1] == 0x01 || Buf[1] == 0x02 || Buf[1] == 0x03 || Buf[1] == 0x04))
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	f240 808e 	bls.w	800bb5e <CDC_Receive_FS+0x48a>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	3301      	adds	r3, #1
 800ba46:	781b      	ldrb	r3, [r3, #0]
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d00e      	beq.n	800ba6a <CDC_Receive_FS+0x396>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d009      	beq.n	800ba6a <CDC_Receive_FS+0x396>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	3301      	adds	r3, #1
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	2b03      	cmp	r3, #3
 800ba5e:	d004      	beq.n	800ba6a <CDC_Receive_FS+0x396>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	3301      	adds	r3, #1
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	2b04      	cmp	r3, #4
 800ba68:	d179      	bne.n	800bb5e <CDC_Receive_FS+0x48a>
		{
			if (Buf[1] == 0x01)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	781b      	ldrb	r3, [r3, #0]
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d111      	bne.n	800ba98 <CDC_Receive_FS+0x3c4>
			{
				UserTxBufferFS[0] = cmd;
 800ba74:	4a91      	ldr	r2, [pc, #580]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800ba76:	7ffb      	ldrb	r3, [r7, #31]
 800ba78:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x01;
 800ba7a:	4b90      	ldr	r3, [pc, #576]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	705a      	strb	r2, [r3, #1]
				// UserTxBufferFS[2] = getCRC_table_a_m12();
				printf("getCRC_table_a_m12 - %d \n", UserTxBufferFS[2]);
 800ba80:	4b8e      	ldr	r3, [pc, #568]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800ba82:	789b      	ldrb	r3, [r3, #2]
 800ba84:	4619      	mov	r1, r3
 800ba86:	488f      	ldr	r0, [pc, #572]	; (800bcc4 <CDC_Receive_FS+0x5f0>)
 800ba88:	f000 fdca 	bl	800c620 <iprintf>

				//				UserTxBufferFS[1] = strlen(str);
				//				memcpy(UserTxBufferFS + 2, str, strlen(str));
				//				CDC_Transmit_FS(UserTxBufferFS, strlen(str) + 2);

				CDC_Transmit_FS(UserTxBufferFS, 2);
 800ba8c:	2102      	movs	r1, #2
 800ba8e:	488b      	ldr	r0, [pc, #556]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800ba90:	f000 f98e 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800ba94:	2300      	movs	r3, #0
 800ba96:	e17f      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x02)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	781b      	ldrb	r3, [r3, #0]
 800ba9e:	2b02      	cmp	r3, #2
 800baa0:	d11b      	bne.n	800bada <CDC_Receive_FS+0x406>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800baa2:	2200      	movs	r2, #0
 800baa4:	2104      	movs	r1, #4
 800baa6:	4888      	ldr	r0, [pc, #544]	; (800bcc8 <CDC_Receive_FS+0x5f4>)
 800baa8:	f7f9 f859 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800baac:	4b87      	ldr	r3, [pc, #540]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800baae:	2200      	movs	r2, #0
 800bab0:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800bab2:	4b86      	ldr	r3, [pc, #536]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bab4:	781b      	ldrb	r3, [r3, #0]
 800bab6:	4619      	mov	r1, r3
 800bab8:	4885      	ldr	r0, [pc, #532]	; (800bcd0 <CDC_Receive_FS+0x5fc>)
 800baba:	f000 fdb1 	bl	800c620 <iprintf>
				SetAllDAC();
 800babe:	f7f6 fc65 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800bac2:	4a7e      	ldr	r2, [pc, #504]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bac4:	7ffb      	ldrb	r3, [r7, #31]
 800bac6:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800bac8:	4b7c      	ldr	r3, [pc, #496]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800baca:	2200      	movs	r2, #0
 800bacc:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800bace:	2102      	movs	r1, #2
 800bad0:	487a      	ldr	r0, [pc, #488]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bad2:	f000 f96d 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800bad6:	2300      	movs	r3, #0
 800bad8:	e15e      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x03)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	3301      	adds	r3, #1
 800bade:	781b      	ldrb	r3, [r3, #0]
 800bae0:	2b03      	cmp	r3, #3
 800bae2:	d11b      	bne.n	800bb1c <CDC_Receive_FS+0x448>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800bae4:	2200      	movs	r2, #0
 800bae6:	2104      	movs	r1, #4
 800bae8:	4877      	ldr	r0, [pc, #476]	; (800bcc8 <CDC_Receive_FS+0x5f4>)
 800baea:	f7f9 f838 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800baee:	4b77      	ldr	r3, [pc, #476]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800baf0:	2200      	movs	r2, #0
 800baf2:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800baf4:	4b75      	ldr	r3, [pc, #468]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	4619      	mov	r1, r3
 800bafa:	4875      	ldr	r0, [pc, #468]	; (800bcd0 <CDC_Receive_FS+0x5fc>)
 800bafc:	f000 fd90 	bl	800c620 <iprintf>
				SetAllDAC();
 800bb00:	f7f6 fc44 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800bb04:	4a6d      	ldr	r2, [pc, #436]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb06:	7ffb      	ldrb	r3, [r7, #31]
 800bb08:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800bb0a:	4b6c      	ldr	r3, [pc, #432]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800bb10:	2102      	movs	r1, #2
 800bb12:	486a      	ldr	r0, [pc, #424]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb14:	f000 f94c 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800bb18:	2300      	movs	r3, #0
 800bb1a:	e13d      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x04)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	3301      	adds	r3, #1
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	2b04      	cmp	r3, #4
 800bb24:	d11b      	bne.n	800bb5e <CDC_Receive_FS+0x48a>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800bb26:	2200      	movs	r2, #0
 800bb28:	2104      	movs	r1, #4
 800bb2a:	4867      	ldr	r0, [pc, #412]	; (800bcc8 <CDC_Receive_FS+0x5f4>)
 800bb2c:	f7f9 f817 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800bb30:	4b66      	ldr	r3, [pc, #408]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bb32:	2200      	movs	r2, #0
 800bb34:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800bb36:	4b65      	ldr	r3, [pc, #404]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	4864      	ldr	r0, [pc, #400]	; (800bcd0 <CDC_Receive_FS+0x5fc>)
 800bb3e:	f000 fd6f 	bl	800c620 <iprintf>
				SetAllDAC();
 800bb42:	f7f6 fc23 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800bb46:	4a5d      	ldr	r2, [pc, #372]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb48:	7ffb      	ldrb	r3, [r7, #31]
 800bb4a:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800bb4c:	4b5b      	ldr	r3, [pc, #364]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb4e:	2200      	movs	r2, #0
 800bb50:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800bb52:	2102      	movs	r1, #2
 800bb54:	4859      	ldr	r0, [pc, #356]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb56:	f000 f92b 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	e11c      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
		}

		UserTxBufferFS[0] = cmd;
 800bb5e:	4a57      	ldr	r2, [pc, #348]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb60:	7ffb      	ldrb	r3, [r7, #31]
 800bb62:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x00;
 800bb64:	4b55      	ldr	r3, [pc, #340]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb66:	2200      	movs	r2, #0
 800bb68:	705a      	strb	r2, [r3, #1]

		tVal16 = GetDacA();
 800bb6a:	f7f6 fc21 	bl	80023b0 <GetDacA>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 800bb72:	4a58      	ldr	r2, [pc, #352]	; (800bcd4 <CDC_Receive_FS+0x600>)
 800bb74:	8afb      	ldrh	r3, [r7, #22]
 800bb76:	8013      	strh	r3, [r2, #0]
		tVal16 = GetDacB();
 800bb78:	f7f6 fc24 	bl	80023c4 <GetDacB>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 800bb80:	4a55      	ldr	r2, [pc, #340]	; (800bcd8 <CDC_Receive_FS+0x604>)
 800bb82:	8afb      	ldrh	r3, [r7, #22]
 800bb84:	8013      	strh	r3, [r2, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 800bb86:	2106      	movs	r1, #6
 800bb88:	484c      	ldr	r0, [pc, #304]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bb8a:	f000 f911 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800bb8e:	2300      	movs	r3, #0
 800bb90:	e102      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
	}
		//--------------------------------------------------------------------------
	// TODO:Отправка CRC 1-4 таблицы [0x0B][1-4][CRC(1-4)]	answer:
	else if (cmd == 0x0B)
 800bb92:	7ffb      	ldrb	r3, [r7, #31]
 800bb94:	2b0b      	cmp	r3, #11
 800bb96:	f040 80c2 	bne.w	800bd1e <CDC_Receive_FS+0x64a>
	{
		if (*Len >= 2 && (Buf[1] == 0x01 || Buf[1] == 0x02 || Buf[1] == 0x03 || Buf[1] == 0x04))
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	2b01      	cmp	r3, #1
 800bba0:	f240 809c 	bls.w	800bcdc <CDC_Receive_FS+0x608>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	3301      	adds	r3, #1
 800bba8:	781b      	ldrb	r3, [r3, #0]
 800bbaa:	2b01      	cmp	r3, #1
 800bbac:	d00f      	beq.n	800bbce <CDC_Receive_FS+0x4fa>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	2b02      	cmp	r3, #2
 800bbb6:	d00a      	beq.n	800bbce <CDC_Receive_FS+0x4fa>
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	3301      	adds	r3, #1
 800bbbc:	781b      	ldrb	r3, [r3, #0]
 800bbbe:	2b03      	cmp	r3, #3
 800bbc0:	d005      	beq.n	800bbce <CDC_Receive_FS+0x4fa>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	2b04      	cmp	r3, #4
 800bbca:	f040 8087 	bne.w	800bcdc <CDC_Receive_FS+0x608>
		{
			if (Buf[1] == 0x01)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	3301      	adds	r3, #1
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d10e      	bne.n	800bbf6 <CDC_Receive_FS+0x522>
			{
				UserTxBufferFS[0] = cmd;
 800bbd8:	4a38      	ldr	r2, [pc, #224]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bbda:	7ffb      	ldrb	r3, [r7, #31]
 800bbdc:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x01;
 800bbde:	4b37      	ldr	r3, [pc, #220]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bbe0:	2201      	movs	r2, #1
 800bbe2:	705a      	strb	r2, [r3, #1]

				uint32_t crc_1 = getCRC_table_a_m12();//270814253
 800bbe4:	f7f6 fb5a 	bl	800229c <getCRC_table_a_m12>
 800bbe8:	61b8      	str	r0, [r7, #24]
//				memcpy(UserTxBufferFS + 2, crc_1, sizeof(crc_1));
				
				printf("getCRC_table_a_m12 - %d \n", crc_1);
 800bbea:	69b9      	ldr	r1, [r7, #24]
 800bbec:	4835      	ldr	r0, [pc, #212]	; (800bcc4 <CDC_Receive_FS+0x5f0>)
 800bbee:	f000 fd17 	bl	800c620 <iprintf>

//				CDC_Transmit_FS(UserTxBufferFS, sizeof(crc_1) + 2);

				return (USBD_OK);
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	e0d0      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x02)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	2b02      	cmp	r3, #2
 800bbfe:	d11b      	bne.n	800bc38 <CDC_Receive_FS+0x564>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800bc00:	2200      	movs	r2, #0
 800bc02:	2104      	movs	r1, #4
 800bc04:	4830      	ldr	r0, [pc, #192]	; (800bcc8 <CDC_Receive_FS+0x5f4>)
 800bc06:	f7f8 ffaa 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800bc0a:	4b30      	ldr	r3, [pc, #192]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800bc10:	4b2e      	ldr	r3, [pc, #184]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	4619      	mov	r1, r3
 800bc16:	482e      	ldr	r0, [pc, #184]	; (800bcd0 <CDC_Receive_FS+0x5fc>)
 800bc18:	f000 fd02 	bl	800c620 <iprintf>
				SetAllDAC();
 800bc1c:	f7f6 fbb6 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800bc20:	4a26      	ldr	r2, [pc, #152]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bc22:	7ffb      	ldrb	r3, [r7, #31]
 800bc24:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800bc26:	4b25      	ldr	r3, [pc, #148]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bc28:	2200      	movs	r2, #0
 800bc2a:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800bc2c:	2102      	movs	r1, #2
 800bc2e:	4823      	ldr	r0, [pc, #140]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bc30:	f000 f8be 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800bc34:	2300      	movs	r3, #0
 800bc36:	e0af      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x03)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	2b03      	cmp	r3, #3
 800bc40:	d11b      	bne.n	800bc7a <CDC_Receive_FS+0x5a6>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800bc42:	2200      	movs	r2, #0
 800bc44:	2104      	movs	r1, #4
 800bc46:	4820      	ldr	r0, [pc, #128]	; (800bcc8 <CDC_Receive_FS+0x5f4>)
 800bc48:	f7f8 ff89 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800bc4c:	4b1f      	ldr	r3, [pc, #124]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bc4e:	2200      	movs	r2, #0
 800bc50:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800bc52:	4b1e      	ldr	r3, [pc, #120]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	4619      	mov	r1, r3
 800bc58:	481d      	ldr	r0, [pc, #116]	; (800bcd0 <CDC_Receive_FS+0x5fc>)
 800bc5a:	f000 fce1 	bl	800c620 <iprintf>
				SetAllDAC();
 800bc5e:	f7f6 fb95 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800bc62:	4a16      	ldr	r2, [pc, #88]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bc64:	7ffb      	ldrb	r3, [r7, #31]
 800bc66:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800bc68:	4b14      	ldr	r3, [pc, #80]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800bc6e:	2102      	movs	r1, #2
 800bc70:	4812      	ldr	r0, [pc, #72]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bc72:	f000 f89d 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800bc76:	2300      	movs	r3, #0
 800bc78:	e08e      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
			}
			else if (Buf[1] == 0x04)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	781b      	ldrb	r3, [r3, #0]
 800bc80:	2b04      	cmp	r3, #4
 800bc82:	d12b      	bne.n	800bcdc <CDC_Receive_FS+0x608>
			{
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 800bc84:	2200      	movs	r2, #0
 800bc86:	2104      	movs	r1, #4
 800bc88:	480f      	ldr	r0, [pc, #60]	; (800bcc8 <CDC_Receive_FS+0x5f4>)
 800bc8a:	f7f8 ff68 	bl	8004b5e <HAL_GPIO_WritePin>
				RelayState = 0x00;
 800bc8e:	4b0f      	ldr	r3, [pc, #60]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bc90:	2200      	movs	r2, #0
 800bc92:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 800bc94:	4b0d      	ldr	r3, [pc, #52]	; (800bccc <CDC_Receive_FS+0x5f8>)
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	4619      	mov	r1, r3
 800bc9a:	480d      	ldr	r0, [pc, #52]	; (800bcd0 <CDC_Receive_FS+0x5fc>)
 800bc9c:	f000 fcc0 	bl	800c620 <iprintf>
				SetAllDAC();
 800bca0:	f7f6 fb74 	bl	800238c <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 800bca4:	4a05      	ldr	r2, [pc, #20]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bca6:	7ffb      	ldrb	r3, [r7, #31]
 800bca8:	7013      	strb	r3, [r2, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 800bcaa:	4b04      	ldr	r3, [pc, #16]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bcac:	2200      	movs	r2, #0
 800bcae:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 800bcb0:	2102      	movs	r1, #2
 800bcb2:	4802      	ldr	r0, [pc, #8]	; (800bcbc <CDC_Receive_FS+0x5e8>)
 800bcb4:	f000 f87c 	bl	800bdb0 <CDC_Transmit_FS>
				return (USBD_OK);
 800bcb8:	2300      	movs	r3, #0
 800bcba:	e06d      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
 800bcbc:	20000ebc 	.word	0x20000ebc
 800bcc0:	20000ebd 	.word	0x20000ebd
 800bcc4:	0800daf8 	.word	0x0800daf8
 800bcc8:	40010800 	.word	0x40010800
 800bccc:	20000289 	.word	0x20000289
 800bcd0:	0800dac4 	.word	0x0800dac4
 800bcd4:	20000ebe 	.word	0x20000ebe
 800bcd8:	20000ec0 	.word	0x20000ec0
			}
		}

		UserTxBufferFS[0] = cmd;
 800bcdc:	4a30      	ldr	r2, [pc, #192]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bcde:	7ffb      	ldrb	r3, [r7, #31]
 800bce0:	7013      	strb	r3, [r2, #0]
		UserTxBufferFS[1] = 0x00;
 800bce2:	4b2f      	ldr	r3, [pc, #188]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bce4:	2200      	movs	r2, #0
 800bce6:	705a      	strb	r2, [r3, #1]

		UserTxBufferFS[0] = cmd;
 800bce8:	4a2d      	ldr	r2, [pc, #180]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bcea:	7ffb      	ldrb	r3, [r7, #31]
 800bcec:	7013      	strb	r3, [r2, #0]

		UserTxBufferFS[1] = RelayState;
 800bcee:	4b2d      	ldr	r3, [pc, #180]	; (800bda4 <CDC_Receive_FS+0x6d0>)
 800bcf0:	781a      	ldrb	r2, [r3, #0]
 800bcf2:	4b2b      	ldr	r3, [pc, #172]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bcf4:	705a      	strb	r2, [r3, #1]
		tVal16 = GetDacA();
 800bcf6:	f7f6 fb5b 	bl	80023b0 <GetDacA>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 800bcfe:	4a2a      	ldr	r2, [pc, #168]	; (800bda8 <CDC_Receive_FS+0x6d4>)
 800bd00:	8afb      	ldrh	r3, [r7, #22]
 800bd02:	8013      	strh	r3, [r2, #0]
		tVal16 = GetDacB();
 800bd04:	f7f6 fb5e 	bl	80023c4 <GetDacB>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 800bd0c:	4a27      	ldr	r2, [pc, #156]	; (800bdac <CDC_Receive_FS+0x6d8>)
 800bd0e:	8afb      	ldrh	r3, [r7, #22]
 800bd10:	8013      	strh	r3, [r2, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 800bd12:	2106      	movs	r1, #6
 800bd14:	4822      	ldr	r0, [pc, #136]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd16:	f000 f84b 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	e03c      	b.n	800bd98 <CDC_Receive_FS+0x6c4>

		//--------------------------------------------------------------------------
		// TODO:Прием калибровочной таблицы [0x0C][Длина][???]
	}
	else if (cmd == 0x0C)
 800bd1e:	7ffb      	ldrb	r3, [r7, #31]
 800bd20:	2b0c      	cmp	r3, #12
 800bd22:	d11a      	bne.n	800bd5a <CDC_Receive_FS+0x686>
	{
		UserTxBufferFS[0] = cmd;
 800bd24:	4a1e      	ldr	r2, [pc, #120]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd26:	7ffb      	ldrb	r3, [r7, #31]
 800bd28:	7013      	strb	r3, [r2, #0]

		UserTxBufferFS[1] = RelayState;
 800bd2a:	4b1e      	ldr	r3, [pc, #120]	; (800bda4 <CDC_Receive_FS+0x6d0>)
 800bd2c:	781a      	ldrb	r2, [r3, #0]
 800bd2e:	4b1c      	ldr	r3, [pc, #112]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd30:	705a      	strb	r2, [r3, #1]
		tVal16 = GetDacA();
 800bd32:	f7f6 fb3d 	bl	80023b0 <GetDacA>
 800bd36:	4603      	mov	r3, r0
 800bd38:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 800bd3a:	4a1b      	ldr	r2, [pc, #108]	; (800bda8 <CDC_Receive_FS+0x6d4>)
 800bd3c:	8afb      	ldrh	r3, [r7, #22]
 800bd3e:	8013      	strh	r3, [r2, #0]
		tVal16 = GetDacB();
 800bd40:	f7f6 fb40 	bl	80023c4 <GetDacB>
 800bd44:	4603      	mov	r3, r0
 800bd46:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 800bd48:	4a18      	ldr	r2, [pc, #96]	; (800bdac <CDC_Receive_FS+0x6d8>)
 800bd4a:	8afb      	ldrh	r3, [r7, #22]
 800bd4c:	8013      	strh	r3, [r2, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 800bd4e:	2106      	movs	r1, #6
 800bd50:	4813      	ldr	r0, [pc, #76]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd52:	f000 f82d 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800bd56:	2300      	movs	r3, #0
 800bd58:	e01e      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
		//--------------------------------------------------------------------------
		// TODO:Запись во флеш калибровочной таблицы [0x0D] data: 1B (0x00 - успешно; 0x01 - ошибка при записи)	answer: 0x0D + 1B status
	}
	else if (cmd == 0x0D)
 800bd5a:	7ffb      	ldrb	r3, [r7, #31]
 800bd5c:	2b0d      	cmp	r3, #13
 800bd5e:	d11a      	bne.n	800bd96 <CDC_Receive_FS+0x6c2>
	{
		UserTxBufferFS[0] = cmd;
 800bd60:	4a0f      	ldr	r2, [pc, #60]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd62:	7ffb      	ldrb	r3, [r7, #31]
 800bd64:	7013      	strb	r3, [r2, #0]
		//		UserTxBufferFS[1] = flash_write();

		// Сделать функцию записи во флеш по флагу?! сравнивать CRC?

		UserTxBufferFS[1] = RelayState;
 800bd66:	4b0f      	ldr	r3, [pc, #60]	; (800bda4 <CDC_Receive_FS+0x6d0>)
 800bd68:	781a      	ldrb	r2, [r3, #0]
 800bd6a:	4b0d      	ldr	r3, [pc, #52]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd6c:	705a      	strb	r2, [r3, #1]
		tVal16 = GetDacA();
 800bd6e:	f7f6 fb1f 	bl	80023b0 <GetDacA>
 800bd72:	4603      	mov	r3, r0
 800bd74:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 800bd76:	4a0c      	ldr	r2, [pc, #48]	; (800bda8 <CDC_Receive_FS+0x6d4>)
 800bd78:	8afb      	ldrh	r3, [r7, #22]
 800bd7a:	8013      	strh	r3, [r2, #0]
		tVal16 = GetDacB();
 800bd7c:	f7f6 fb22 	bl	80023c4 <GetDacB>
 800bd80:	4603      	mov	r3, r0
 800bd82:	82fb      	strh	r3, [r7, #22]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 800bd84:	4a09      	ldr	r2, [pc, #36]	; (800bdac <CDC_Receive_FS+0x6d8>)
 800bd86:	8afb      	ldrh	r3, [r7, #22]
 800bd88:	8013      	strh	r3, [r2, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 800bd8a:	2106      	movs	r1, #6
 800bd8c:	4804      	ldr	r0, [pc, #16]	; (800bda0 <CDC_Receive_FS+0x6cc>)
 800bd8e:	f000 f80f 	bl	800bdb0 <CDC_Transmit_FS>
		return (USBD_OK);
 800bd92:	2300      	movs	r3, #0
 800bd94:	e000      	b.n	800bd98 <CDC_Receive_FS+0x6c4>
	}
	//--------------------------------------------------------------------------
	return (USBD_OK);
 800bd96:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	3724      	adds	r7, #36	; 0x24
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd90      	pop	{r4, r7, pc}
 800bda0:	20000ebc 	.word	0x20000ebc
 800bda4:	20000289 	.word	0x20000289
 800bda8:	20000ebe 	.word	0x20000ebe
 800bdac:	20000ec0 	.word	0x20000ec0

0800bdb0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b084      	sub	sp, #16
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	460b      	mov	r3, r1
 800bdba:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
 800bdc0:	4b0d      	ldr	r3, [pc, #52]	; (800bdf8 <CDC_Transmit_FS+0x48>)
 800bdc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdc6:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0)
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d001      	beq.n	800bdd6 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	e00b      	b.n	800bdee <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bdd6:	887b      	ldrh	r3, [r7, #2]
 800bdd8:	461a      	mov	r2, r3
 800bdda:	6879      	ldr	r1, [r7, #4]
 800bddc:	4806      	ldr	r0, [pc, #24]	; (800bdf8 <CDC_Transmit_FS+0x48>)
 800bdde:	f7fe faaf 	bl	800a340 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bde2:	4805      	ldr	r0, [pc, #20]	; (800bdf8 <CDC_Transmit_FS+0x48>)
 800bde4:	f7fe fad8 	bl	800a398 <USBD_CDC_TransmitPacket>
 800bde8:	4603      	mov	r3, r0
 800bdea:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 800bdec:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3710      	adds	r7, #16
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	bf00      	nop
 800bdf8:	200009f8 	.word	0x200009f8

0800bdfc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdfc:	b480      	push	{r7}
 800bdfe:	b083      	sub	sp, #12
 800be00:	af00      	add	r7, sp, #0
 800be02:	4603      	mov	r3, r0
 800be04:	6039      	str	r1, [r7, #0]
 800be06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	2212      	movs	r2, #18
 800be0c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800be0e:	4b03      	ldr	r3, [pc, #12]	; (800be1c <USBD_FS_DeviceDescriptor+0x20>)
}
 800be10:	4618      	mov	r0, r3
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	bc80      	pop	{r7}
 800be18:	4770      	bx	lr
 800be1a:	bf00      	nop
 800be1c:	20000158 	.word	0x20000158

0800be20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be20:	b480      	push	{r7}
 800be22:	b083      	sub	sp, #12
 800be24:	af00      	add	r7, sp, #0
 800be26:	4603      	mov	r3, r0
 800be28:	6039      	str	r1, [r7, #0]
 800be2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	2204      	movs	r2, #4
 800be30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800be32:	4b03      	ldr	r3, [pc, #12]	; (800be40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800be34:	4618      	mov	r0, r3
 800be36:	370c      	adds	r7, #12
 800be38:	46bd      	mov	sp, r7
 800be3a:	bc80      	pop	{r7}
 800be3c:	4770      	bx	lr
 800be3e:	bf00      	nop
 800be40:	2000016c 	.word	0x2000016c

0800be44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
 800be4a:	4603      	mov	r3, r0
 800be4c:	6039      	str	r1, [r7, #0]
 800be4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800be50:	79fb      	ldrb	r3, [r7, #7]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d105      	bne.n	800be62 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800be56:	683a      	ldr	r2, [r7, #0]
 800be58:	4907      	ldr	r1, [pc, #28]	; (800be78 <USBD_FS_ProductStrDescriptor+0x34>)
 800be5a:	4808      	ldr	r0, [pc, #32]	; (800be7c <USBD_FS_ProductStrDescriptor+0x38>)
 800be5c:	f7ff fab2 	bl	800b3c4 <USBD_GetString>
 800be60:	e004      	b.n	800be6c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800be62:	683a      	ldr	r2, [r7, #0]
 800be64:	4904      	ldr	r1, [pc, #16]	; (800be78 <USBD_FS_ProductStrDescriptor+0x34>)
 800be66:	4805      	ldr	r0, [pc, #20]	; (800be7c <USBD_FS_ProductStrDescriptor+0x38>)
 800be68:	f7ff faac 	bl	800b3c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800be6c:	4b02      	ldr	r3, [pc, #8]	; (800be78 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3708      	adds	r7, #8
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	200010bc 	.word	0x200010bc
 800be7c:	0800db14 	.word	0x0800db14

0800be80 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	4603      	mov	r3, r0
 800be88:	6039      	str	r1, [r7, #0]
 800be8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800be8c:	683a      	ldr	r2, [r7, #0]
 800be8e:	4904      	ldr	r1, [pc, #16]	; (800bea0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800be90:	4804      	ldr	r0, [pc, #16]	; (800bea4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800be92:	f7ff fa97 	bl	800b3c4 <USBD_GetString>
  return USBD_StrDesc;
 800be96:	4b02      	ldr	r3, [pc, #8]	; (800bea0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3708      	adds	r7, #8
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	200010bc 	.word	0x200010bc
 800bea4:	0800db2c 	.word	0x0800db2c

0800bea8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	4603      	mov	r3, r0
 800beb0:	6039      	str	r1, [r7, #0]
 800beb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	221a      	movs	r2, #26
 800beb8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800beba:	f000 f843 	bl	800bf44 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bebe:	4b02      	ldr	r3, [pc, #8]	; (800bec8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bec0:	4618      	mov	r0, r3
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}
 800bec8:	20000170 	.word	0x20000170

0800becc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b082      	sub	sp, #8
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	4603      	mov	r3, r0
 800bed4:	6039      	str	r1, [r7, #0]
 800bed6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bed8:	79fb      	ldrb	r3, [r7, #7]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d105      	bne.n	800beea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bede:	683a      	ldr	r2, [r7, #0]
 800bee0:	4907      	ldr	r1, [pc, #28]	; (800bf00 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bee2:	4808      	ldr	r0, [pc, #32]	; (800bf04 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bee4:	f7ff fa6e 	bl	800b3c4 <USBD_GetString>
 800bee8:	e004      	b.n	800bef4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800beea:	683a      	ldr	r2, [r7, #0]
 800beec:	4904      	ldr	r1, [pc, #16]	; (800bf00 <USBD_FS_ConfigStrDescriptor+0x34>)
 800beee:	4805      	ldr	r0, [pc, #20]	; (800bf04 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bef0:	f7ff fa68 	bl	800b3c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bef4:	4b02      	ldr	r3, [pc, #8]	; (800bf00 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3708      	adds	r7, #8
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	200010bc 	.word	0x200010bc
 800bf04:	0800db40 	.word	0x0800db40

0800bf08 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b082      	sub	sp, #8
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	4603      	mov	r3, r0
 800bf10:	6039      	str	r1, [r7, #0]
 800bf12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bf14:	79fb      	ldrb	r3, [r7, #7]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d105      	bne.n	800bf26 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf1a:	683a      	ldr	r2, [r7, #0]
 800bf1c:	4907      	ldr	r1, [pc, #28]	; (800bf3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bf1e:	4808      	ldr	r0, [pc, #32]	; (800bf40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bf20:	f7ff fa50 	bl	800b3c4 <USBD_GetString>
 800bf24:	e004      	b.n	800bf30 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf26:	683a      	ldr	r2, [r7, #0]
 800bf28:	4904      	ldr	r1, [pc, #16]	; (800bf3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bf2a:	4805      	ldr	r0, [pc, #20]	; (800bf40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bf2c:	f7ff fa4a 	bl	800b3c4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf30:	4b02      	ldr	r3, [pc, #8]	; (800bf3c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3708      	adds	r7, #8
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	bf00      	nop
 800bf3c:	200010bc 	.word	0x200010bc
 800bf40:	0800db4c 	.word	0x0800db4c

0800bf44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b084      	sub	sp, #16
 800bf48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bf4a:	4b0f      	ldr	r3, [pc, #60]	; (800bf88 <Get_SerialNum+0x44>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bf50:	4b0e      	ldr	r3, [pc, #56]	; (800bf8c <Get_SerialNum+0x48>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bf56:	4b0e      	ldr	r3, [pc, #56]	; (800bf90 <Get_SerialNum+0x4c>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	4413      	add	r3, r2
 800bf62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d009      	beq.n	800bf7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bf6a:	2208      	movs	r2, #8
 800bf6c:	4909      	ldr	r1, [pc, #36]	; (800bf94 <Get_SerialNum+0x50>)
 800bf6e:	68f8      	ldr	r0, [r7, #12]
 800bf70:	f000 f814 	bl	800bf9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bf74:	2204      	movs	r2, #4
 800bf76:	4908      	ldr	r1, [pc, #32]	; (800bf98 <Get_SerialNum+0x54>)
 800bf78:	68b8      	ldr	r0, [r7, #8]
 800bf7a:	f000 f80f 	bl	800bf9c <IntToUnicode>
  }
}
 800bf7e:	bf00      	nop
 800bf80:	3710      	adds	r7, #16
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	1ffff7e8 	.word	0x1ffff7e8
 800bf8c:	1ffff7ec 	.word	0x1ffff7ec
 800bf90:	1ffff7f0 	.word	0x1ffff7f0
 800bf94:	20000172 	.word	0x20000172
 800bf98:	20000182 	.word	0x20000182

0800bf9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b087      	sub	sp, #28
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	60b9      	str	r1, [r7, #8]
 800bfa6:	4613      	mov	r3, r2
 800bfa8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bfae:	2300      	movs	r3, #0
 800bfb0:	75fb      	strb	r3, [r7, #23]
 800bfb2:	e027      	b.n	800c004 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	0f1b      	lsrs	r3, r3, #28
 800bfb8:	2b09      	cmp	r3, #9
 800bfba:	d80b      	bhi.n	800bfd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	0f1b      	lsrs	r3, r3, #28
 800bfc0:	b2da      	uxtb	r2, r3
 800bfc2:	7dfb      	ldrb	r3, [r7, #23]
 800bfc4:	005b      	lsls	r3, r3, #1
 800bfc6:	4619      	mov	r1, r3
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	440b      	add	r3, r1
 800bfcc:	3230      	adds	r2, #48	; 0x30
 800bfce:	b2d2      	uxtb	r2, r2
 800bfd0:	701a      	strb	r2, [r3, #0]
 800bfd2:	e00a      	b.n	800bfea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	0f1b      	lsrs	r3, r3, #28
 800bfd8:	b2da      	uxtb	r2, r3
 800bfda:	7dfb      	ldrb	r3, [r7, #23]
 800bfdc:	005b      	lsls	r3, r3, #1
 800bfde:	4619      	mov	r1, r3
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	440b      	add	r3, r1
 800bfe4:	3237      	adds	r2, #55	; 0x37
 800bfe6:	b2d2      	uxtb	r2, r2
 800bfe8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	011b      	lsls	r3, r3, #4
 800bfee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bff0:	7dfb      	ldrb	r3, [r7, #23]
 800bff2:	005b      	lsls	r3, r3, #1
 800bff4:	3301      	adds	r3, #1
 800bff6:	68ba      	ldr	r2, [r7, #8]
 800bff8:	4413      	add	r3, r2
 800bffa:	2200      	movs	r2, #0
 800bffc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bffe:	7dfb      	ldrb	r3, [r7, #23]
 800c000:	3301      	adds	r3, #1
 800c002:	75fb      	strb	r3, [r7, #23]
 800c004:	7dfa      	ldrb	r2, [r7, #23]
 800c006:	79fb      	ldrb	r3, [r7, #7]
 800c008:	429a      	cmp	r2, r3
 800c00a:	d3d3      	bcc.n	800bfb4 <IntToUnicode+0x18>
  }
}
 800c00c:	bf00      	nop
 800c00e:	bf00      	nop
 800c010:	371c      	adds	r7, #28
 800c012:	46bd      	mov	sp, r7
 800c014:	bc80      	pop	{r7}
 800c016:	4770      	bx	lr

0800c018 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b084      	sub	sp, #16
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a0d      	ldr	r2, [pc, #52]	; (800c05c <HAL_PCD_MspInit+0x44>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d113      	bne.n	800c052 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c02a:	4b0d      	ldr	r3, [pc, #52]	; (800c060 <HAL_PCD_MspInit+0x48>)
 800c02c:	69db      	ldr	r3, [r3, #28]
 800c02e:	4a0c      	ldr	r2, [pc, #48]	; (800c060 <HAL_PCD_MspInit+0x48>)
 800c030:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c034:	61d3      	str	r3, [r2, #28]
 800c036:	4b0a      	ldr	r3, [pc, #40]	; (800c060 <HAL_PCD_MspInit+0x48>)
 800c038:	69db      	ldr	r3, [r3, #28]
 800c03a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c03e:	60fb      	str	r3, [r7, #12]
 800c040:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800c042:	2200      	movs	r2, #0
 800c044:	2100      	movs	r1, #0
 800c046:	2014      	movs	r0, #20
 800c048:	f7f8 f969 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800c04c:	2014      	movs	r0, #20
 800c04e:	f7f8 f982 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c052:	bf00      	nop
 800c054:	3710      	adds	r7, #16
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}
 800c05a:	bf00      	nop
 800c05c:	40005c00 	.word	0x40005c00
 800c060:	40021000 	.word	0x40021000

0800c064 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b082      	sub	sp, #8
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800c078:	4619      	mov	r1, r3
 800c07a:	4610      	mov	r0, r2
 800c07c:	f7fe fa71 	bl	800a562 <USBD_LL_SetupStage>
}
 800c080:	bf00      	nop
 800c082:	3708      	adds	r7, #8
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b082      	sub	sp, #8
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	460b      	mov	r3, r1
 800c092:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800c09a:	78fa      	ldrb	r2, [r7, #3]
 800c09c:	6879      	ldr	r1, [r7, #4]
 800c09e:	4613      	mov	r3, r2
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	4413      	add	r3, r2
 800c0a4:	00db      	lsls	r3, r3, #3
 800c0a6:	440b      	add	r3, r1
 800c0a8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	78fb      	ldrb	r3, [r7, #3]
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	f7fe faa3 	bl	800a5fc <USBD_LL_DataOutStage>
}
 800c0b6:	bf00      	nop
 800c0b8:	3708      	adds	r7, #8
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}

0800c0be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0be:	b580      	push	{r7, lr}
 800c0c0:	b082      	sub	sp, #8
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800c0d0:	78fa      	ldrb	r2, [r7, #3]
 800c0d2:	6879      	ldr	r1, [r7, #4]
 800c0d4:	4613      	mov	r3, r2
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	4413      	add	r3, r2
 800c0da:	00db      	lsls	r3, r3, #3
 800c0dc:	440b      	add	r3, r1
 800c0de:	333c      	adds	r3, #60	; 0x3c
 800c0e0:	681a      	ldr	r2, [r3, #0]
 800c0e2:	78fb      	ldrb	r3, [r7, #3]
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	f7fe fafa 	bl	800a6de <USBD_LL_DataInStage>
}
 800c0ea:	bf00      	nop
 800c0ec:	3708      	adds	r7, #8
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}

0800c0f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0f2:	b580      	push	{r7, lr}
 800c0f4:	b082      	sub	sp, #8
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c100:	4618      	mov	r0, r3
 800c102:	f7fe fc0a 	bl	800a91a <USBD_LL_SOF>
}
 800c106:	bf00      	nop
 800c108:	3708      	adds	r7, #8
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c10e:	b580      	push	{r7, lr}
 800c110:	b084      	sub	sp, #16
 800c112:	af00      	add	r7, sp, #0
 800c114:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c116:	2301      	movs	r3, #1
 800c118:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	689b      	ldr	r3, [r3, #8]
 800c11e:	2b02      	cmp	r3, #2
 800c120:	d001      	beq.n	800c126 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c122:	f7f7 f871 	bl	8003208 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c12c:	7bfa      	ldrb	r2, [r7, #15]
 800c12e:	4611      	mov	r1, r2
 800c130:	4618      	mov	r0, r3
 800c132:	f7fe fbba 	bl	800a8aa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fe fb73 	bl	800a828 <USBD_LL_Reset>
}
 800c142:	bf00      	nop
 800c144:	3710      	adds	r7, #16
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}
	...

0800c14c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c15a:	4618      	mov	r0, r3
 800c15c:	f7fe fbb4 	bl	800a8c8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	699b      	ldr	r3, [r3, #24]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d005      	beq.n	800c174 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c168:	4b04      	ldr	r3, [pc, #16]	; (800c17c <HAL_PCD_SuspendCallback+0x30>)
 800c16a:	691b      	ldr	r3, [r3, #16]
 800c16c:	4a03      	ldr	r2, [pc, #12]	; (800c17c <HAL_PCD_SuspendCallback+0x30>)
 800c16e:	f043 0306 	orr.w	r3, r3, #6
 800c172:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c174:	bf00      	nop
 800c176:	3708      	adds	r7, #8
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}
 800c17c:	e000ed00 	.word	0xe000ed00

0800c180 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c18e:	4618      	mov	r0, r3
 800c190:	f7fe fbae 	bl	800a8f0 <USBD_LL_Resume>
}
 800c194:	bf00      	nop
 800c196:	3708      	adds	r7, #8
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b082      	sub	sp, #8
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c1a4:	4a28      	ldr	r2, [pc, #160]	; (800c248 <USBD_LL_Init+0xac>)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	4a26      	ldr	r2, [pc, #152]	; (800c248 <USBD_LL_Init+0xac>)
 800c1b0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800c1b4:	4b24      	ldr	r3, [pc, #144]	; (800c248 <USBD_LL_Init+0xac>)
 800c1b6:	4a25      	ldr	r2, [pc, #148]	; (800c24c <USBD_LL_Init+0xb0>)
 800c1b8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c1ba:	4b23      	ldr	r3, [pc, #140]	; (800c248 <USBD_LL_Init+0xac>)
 800c1bc:	2208      	movs	r2, #8
 800c1be:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c1c0:	4b21      	ldr	r3, [pc, #132]	; (800c248 <USBD_LL_Init+0xac>)
 800c1c2:	2202      	movs	r2, #2
 800c1c4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c1c6:	4b20      	ldr	r3, [pc, #128]	; (800c248 <USBD_LL_Init+0xac>)
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c1cc:	4b1e      	ldr	r3, [pc, #120]	; (800c248 <USBD_LL_Init+0xac>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c1d2:	4b1d      	ldr	r3, [pc, #116]	; (800c248 <USBD_LL_Init+0xac>)
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c1d8:	481b      	ldr	r0, [pc, #108]	; (800c248 <USBD_LL_Init+0xac>)
 800c1da:	f7f8 fcd8 	bl	8004b8e <HAL_PCD_Init>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d001      	beq.n	800c1e8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800c1e4:	f7f7 f810 	bl	8003208 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c1ee:	2318      	movs	r3, #24
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	2100      	movs	r1, #0
 800c1f4:	f7fa f81a 	bl	800622c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c1fe:	2358      	movs	r3, #88	; 0x58
 800c200:	2200      	movs	r2, #0
 800c202:	2180      	movs	r1, #128	; 0x80
 800c204:	f7fa f812 	bl	800622c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c20e:	23c0      	movs	r3, #192	; 0xc0
 800c210:	2200      	movs	r2, #0
 800c212:	2181      	movs	r1, #129	; 0x81
 800c214:	f7fa f80a 	bl	800622c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c21e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800c222:	2200      	movs	r2, #0
 800c224:	2101      	movs	r1, #1
 800c226:	f7fa f801 	bl	800622c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c230:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c234:	2200      	movs	r2, #0
 800c236:	2182      	movs	r1, #130	; 0x82
 800c238:	f7f9 fff8 	bl	800622c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c23c:	2300      	movs	r3, #0
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3708      	adds	r7, #8
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
 800c246:	bf00      	nop
 800c248:	200012bc 	.word	0x200012bc
 800c24c:	40005c00 	.word	0x40005c00

0800c250 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b084      	sub	sp, #16
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c258:	2300      	movs	r3, #0
 800c25a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c25c:	2300      	movs	r3, #0
 800c25e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c266:	4618      	mov	r0, r3
 800c268:	f7f8 fd9c 	bl	8004da4 <HAL_PCD_Start>
 800c26c:	4603      	mov	r3, r0
 800c26e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c270:	7bfb      	ldrb	r3, [r7, #15]
 800c272:	4618      	mov	r0, r3
 800c274:	f000 f94e 	bl	800c514 <USBD_Get_USB_Status>
 800c278:	4603      	mov	r3, r0
 800c27a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c27c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3710      	adds	r7, #16
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c286:	b580      	push	{r7, lr}
 800c288:	b084      	sub	sp, #16
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
 800c28e:	4608      	mov	r0, r1
 800c290:	4611      	mov	r1, r2
 800c292:	461a      	mov	r2, r3
 800c294:	4603      	mov	r3, r0
 800c296:	70fb      	strb	r3, [r7, #3]
 800c298:	460b      	mov	r3, r1
 800c29a:	70bb      	strb	r3, [r7, #2]
 800c29c:	4613      	mov	r3, r2
 800c29e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c2ae:	78bb      	ldrb	r3, [r7, #2]
 800c2b0:	883a      	ldrh	r2, [r7, #0]
 800c2b2:	78f9      	ldrb	r1, [r7, #3]
 800c2b4:	f7f8 ff16 	bl	80050e4 <HAL_PCD_EP_Open>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2bc:	7bfb      	ldrb	r3, [r7, #15]
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f000 f928 	bl	800c514 <USBD_Get_USB_Status>
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	3710      	adds	r7, #16
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}

0800c2d2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2d2:	b580      	push	{r7, lr}
 800c2d4:	b084      	sub	sp, #16
 800c2d6:	af00      	add	r7, sp, #0
 800c2d8:	6078      	str	r0, [r7, #4]
 800c2da:	460b      	mov	r3, r1
 800c2dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c2ec:	78fa      	ldrb	r2, [r7, #3]
 800c2ee:	4611      	mov	r1, r2
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7f8 ff5d 	bl	80051b0 <HAL_PCD_EP_Close>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2fa:	7bfb      	ldrb	r3, [r7, #15]
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f000 f909 	bl	800c514 <USBD_Get_USB_Status>
 800c302:	4603      	mov	r3, r0
 800c304:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c306:	7bbb      	ldrb	r3, [r7, #14]
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3710      	adds	r7, #16
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b084      	sub	sp, #16
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	460b      	mov	r3, r1
 800c31a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c31c:	2300      	movs	r3, #0
 800c31e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c320:	2300      	movs	r3, #0
 800c322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c32a:	78fa      	ldrb	r2, [r7, #3]
 800c32c:	4611      	mov	r1, r2
 800c32e:	4618      	mov	r0, r3
 800c330:	f7f9 f81d 	bl	800536e <HAL_PCD_EP_SetStall>
 800c334:	4603      	mov	r3, r0
 800c336:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c338:	7bfb      	ldrb	r3, [r7, #15]
 800c33a:	4618      	mov	r0, r3
 800c33c:	f000 f8ea 	bl	800c514 <USBD_Get_USB_Status>
 800c340:	4603      	mov	r3, r0
 800c342:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c344:	7bbb      	ldrb	r3, [r7, #14]
}
 800c346:	4618      	mov	r0, r3
 800c348:	3710      	adds	r7, #16
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b084      	sub	sp, #16
 800c352:	af00      	add	r7, sp, #0
 800c354:	6078      	str	r0, [r7, #4]
 800c356:	460b      	mov	r3, r1
 800c358:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c35a:	2300      	movs	r3, #0
 800c35c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c35e:	2300      	movs	r3, #0
 800c360:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c368:	78fa      	ldrb	r2, [r7, #3]
 800c36a:	4611      	mov	r1, r2
 800c36c:	4618      	mov	r0, r3
 800c36e:	f7f9 f85e 	bl	800542e <HAL_PCD_EP_ClrStall>
 800c372:	4603      	mov	r3, r0
 800c374:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c376:	7bfb      	ldrb	r3, [r7, #15]
 800c378:	4618      	mov	r0, r3
 800c37a:	f000 f8cb 	bl	800c514 <USBD_Get_USB_Status>
 800c37e:	4603      	mov	r3, r0
 800c380:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c382:	7bbb      	ldrb	r3, [r7, #14]
}
 800c384:	4618      	mov	r0, r3
 800c386:	3710      	adds	r7, #16
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b085      	sub	sp, #20
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
 800c394:	460b      	mov	r3, r1
 800c396:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c39e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c3a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	da0c      	bge.n	800c3c2 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c3a8:	78fb      	ldrb	r3, [r7, #3]
 800c3aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c3ae:	68f9      	ldr	r1, [r7, #12]
 800c3b0:	1c5a      	adds	r2, r3, #1
 800c3b2:	4613      	mov	r3, r2
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	4413      	add	r3, r2
 800c3b8:	00db      	lsls	r3, r3, #3
 800c3ba:	440b      	add	r3, r1
 800c3bc:	3302      	adds	r3, #2
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	e00b      	b.n	800c3da <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c3c2:	78fb      	ldrb	r3, [r7, #3]
 800c3c4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c3c8:	68f9      	ldr	r1, [r7, #12]
 800c3ca:	4613      	mov	r3, r2
 800c3cc:	009b      	lsls	r3, r3, #2
 800c3ce:	4413      	add	r3, r2
 800c3d0:	00db      	lsls	r3, r3, #3
 800c3d2:	440b      	add	r3, r1
 800c3d4:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800c3d8:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3714      	adds	r7, #20
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bc80      	pop	{r7}
 800c3e2:	4770      	bx	lr

0800c3e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b084      	sub	sp, #16
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c3fe:	78fa      	ldrb	r2, [r7, #3]
 800c400:	4611      	mov	r1, r2
 800c402:	4618      	mov	r0, r3
 800c404:	f7f8 fe49 	bl	800509a <HAL_PCD_SetAddress>
 800c408:	4603      	mov	r3, r0
 800c40a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c40c:	7bfb      	ldrb	r3, [r7, #15]
 800c40e:	4618      	mov	r0, r3
 800c410:	f000 f880 	bl	800c514 <USBD_Get_USB_Status>
 800c414:	4603      	mov	r3, r0
 800c416:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c418:	7bbb      	ldrb	r3, [r7, #14]
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3710      	adds	r7, #16
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}

0800c422 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c422:	b580      	push	{r7, lr}
 800c424:	b086      	sub	sp, #24
 800c426:	af00      	add	r7, sp, #0
 800c428:	60f8      	str	r0, [r7, #12]
 800c42a:	607a      	str	r2, [r7, #4]
 800c42c:	461a      	mov	r2, r3
 800c42e:	460b      	mov	r3, r1
 800c430:	72fb      	strb	r3, [r7, #11]
 800c432:	4613      	mov	r3, r2
 800c434:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c436:	2300      	movs	r3, #0
 800c438:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c43a:	2300      	movs	r3, #0
 800c43c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c444:	893b      	ldrh	r3, [r7, #8]
 800c446:	7af9      	ldrb	r1, [r7, #11]
 800c448:	687a      	ldr	r2, [r7, #4]
 800c44a:	f7f8 ff4d 	bl	80052e8 <HAL_PCD_EP_Transmit>
 800c44e:	4603      	mov	r3, r0
 800c450:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c452:	7dfb      	ldrb	r3, [r7, #23]
 800c454:	4618      	mov	r0, r3
 800c456:	f000 f85d 	bl	800c514 <USBD_Get_USB_Status>
 800c45a:	4603      	mov	r3, r0
 800c45c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c45e:	7dbb      	ldrb	r3, [r7, #22]
}
 800c460:	4618      	mov	r0, r3
 800c462:	3718      	adds	r7, #24
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}

0800c468 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b086      	sub	sp, #24
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	60f8      	str	r0, [r7, #12]
 800c470:	607a      	str	r2, [r7, #4]
 800c472:	461a      	mov	r2, r3
 800c474:	460b      	mov	r3, r1
 800c476:	72fb      	strb	r3, [r7, #11]
 800c478:	4613      	mov	r3, r2
 800c47a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c47c:	2300      	movs	r3, #0
 800c47e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c48a:	893b      	ldrh	r3, [r7, #8]
 800c48c:	7af9      	ldrb	r1, [r7, #11]
 800c48e:	687a      	ldr	r2, [r7, #4]
 800c490:	f7f8 fed6 	bl	8005240 <HAL_PCD_EP_Receive>
 800c494:	4603      	mov	r3, r0
 800c496:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c498:	7dfb      	ldrb	r3, [r7, #23]
 800c49a:	4618      	mov	r0, r3
 800c49c:	f000 f83a 	bl	800c514 <USBD_Get_USB_Status>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c4a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	3718      	adds	r7, #24
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	bd80      	pop	{r7, pc}

0800c4ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4ae:	b580      	push	{r7, lr}
 800c4b0:	b082      	sub	sp, #8
 800c4b2:	af00      	add	r7, sp, #0
 800c4b4:	6078      	str	r0, [r7, #4]
 800c4b6:	460b      	mov	r3, r1
 800c4b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c4c0:	78fa      	ldrb	r2, [r7, #3]
 800c4c2:	4611      	mov	r1, r2
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f7f8 fef8 	bl	80052ba <HAL_PCD_EP_GetRxCount>
 800c4ca:	4603      	mov	r3, r0
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	3708      	adds	r7, #8
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}

0800c4d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b083      	sub	sp, #12
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c4dc:	4b02      	ldr	r3, [pc, #8]	; (800c4e8 <USBD_static_malloc+0x14>)
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	370c      	adds	r7, #12
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bc80      	pop	{r7}
 800c4e6:	4770      	bx	lr
 800c4e8:	2000028c 	.word	0x2000028c

0800c4ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c4ec:	b480      	push	{r7}
 800c4ee:	b083      	sub	sp, #12
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	6078      	str	r0, [r7, #4]

}
 800c4f4:	bf00      	nop
 800c4f6:	370c      	adds	r7, #12
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bc80      	pop	{r7}
 800c4fc:	4770      	bx	lr

0800c4fe <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4fe:	b480      	push	{r7}
 800c500:	b083      	sub	sp, #12
 800c502:	af00      	add	r7, sp, #0
 800c504:	6078      	str	r0, [r7, #4]
 800c506:	460b      	mov	r3, r1
 800c508:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c50a:	bf00      	nop
 800c50c:	370c      	adds	r7, #12
 800c50e:	46bd      	mov	sp, r7
 800c510:	bc80      	pop	{r7}
 800c512:	4770      	bx	lr

0800c514 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c514:	b480      	push	{r7}
 800c516:	b085      	sub	sp, #20
 800c518:	af00      	add	r7, sp, #0
 800c51a:	4603      	mov	r3, r0
 800c51c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c51e:	2300      	movs	r3, #0
 800c520:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c522:	79fb      	ldrb	r3, [r7, #7]
 800c524:	2b03      	cmp	r3, #3
 800c526:	d817      	bhi.n	800c558 <USBD_Get_USB_Status+0x44>
 800c528:	a201      	add	r2, pc, #4	; (adr r2, 800c530 <USBD_Get_USB_Status+0x1c>)
 800c52a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c52e:	bf00      	nop
 800c530:	0800c541 	.word	0x0800c541
 800c534:	0800c547 	.word	0x0800c547
 800c538:	0800c54d 	.word	0x0800c54d
 800c53c:	0800c553 	.word	0x0800c553
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c540:	2300      	movs	r3, #0
 800c542:	73fb      	strb	r3, [r7, #15]
    break;
 800c544:	e00b      	b.n	800c55e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c546:	2302      	movs	r3, #2
 800c548:	73fb      	strb	r3, [r7, #15]
    break;
 800c54a:	e008      	b.n	800c55e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c54c:	2301      	movs	r3, #1
 800c54e:	73fb      	strb	r3, [r7, #15]
    break;
 800c550:	e005      	b.n	800c55e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c552:	2302      	movs	r3, #2
 800c554:	73fb      	strb	r3, [r7, #15]
    break;
 800c556:	e002      	b.n	800c55e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c558:	2302      	movs	r3, #2
 800c55a:	73fb      	strb	r3, [r7, #15]
    break;
 800c55c:	bf00      	nop
  }
  return usb_status;
 800c55e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c560:	4618      	mov	r0, r3
 800c562:	3714      	adds	r7, #20
 800c564:	46bd      	mov	sp, r7
 800c566:	bc80      	pop	{r7}
 800c568:	4770      	bx	lr
 800c56a:	bf00      	nop

0800c56c <__errno>:
 800c56c:	4b01      	ldr	r3, [pc, #4]	; (800c574 <__errno+0x8>)
 800c56e:	6818      	ldr	r0, [r3, #0]
 800c570:	4770      	bx	lr
 800c572:	bf00      	nop
 800c574:	2000018c 	.word	0x2000018c

0800c578 <__libc_init_array>:
 800c578:	b570      	push	{r4, r5, r6, lr}
 800c57a:	2600      	movs	r6, #0
 800c57c:	4d0c      	ldr	r5, [pc, #48]	; (800c5b0 <__libc_init_array+0x38>)
 800c57e:	4c0d      	ldr	r4, [pc, #52]	; (800c5b4 <__libc_init_array+0x3c>)
 800c580:	1b64      	subs	r4, r4, r5
 800c582:	10a4      	asrs	r4, r4, #2
 800c584:	42a6      	cmp	r6, r4
 800c586:	d109      	bne.n	800c59c <__libc_init_array+0x24>
 800c588:	f001 fa32 	bl	800d9f0 <_init>
 800c58c:	2600      	movs	r6, #0
 800c58e:	4d0a      	ldr	r5, [pc, #40]	; (800c5b8 <__libc_init_array+0x40>)
 800c590:	4c0a      	ldr	r4, [pc, #40]	; (800c5bc <__libc_init_array+0x44>)
 800c592:	1b64      	subs	r4, r4, r5
 800c594:	10a4      	asrs	r4, r4, #2
 800c596:	42a6      	cmp	r6, r4
 800c598:	d105      	bne.n	800c5a6 <__libc_init_array+0x2e>
 800c59a:	bd70      	pop	{r4, r5, r6, pc}
 800c59c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5a0:	4798      	blx	r3
 800c5a2:	3601      	adds	r6, #1
 800c5a4:	e7ee      	b.n	800c584 <__libc_init_array+0xc>
 800c5a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5aa:	4798      	blx	r3
 800c5ac:	3601      	adds	r6, #1
 800c5ae:	e7f2      	b.n	800c596 <__libc_init_array+0x1e>
 800c5b0:	0800dc34 	.word	0x0800dc34
 800c5b4:	0800dc34 	.word	0x0800dc34
 800c5b8:	0800dc34 	.word	0x0800dc34
 800c5bc:	0800dc38 	.word	0x0800dc38

0800c5c0 <__itoa>:
 800c5c0:	1e93      	subs	r3, r2, #2
 800c5c2:	2b22      	cmp	r3, #34	; 0x22
 800c5c4:	b510      	push	{r4, lr}
 800c5c6:	460c      	mov	r4, r1
 800c5c8:	d904      	bls.n	800c5d4 <__itoa+0x14>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	461c      	mov	r4, r3
 800c5ce:	700b      	strb	r3, [r1, #0]
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	bd10      	pop	{r4, pc}
 800c5d4:	2a0a      	cmp	r2, #10
 800c5d6:	d109      	bne.n	800c5ec <__itoa+0x2c>
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	da07      	bge.n	800c5ec <__itoa+0x2c>
 800c5dc:	232d      	movs	r3, #45	; 0x2d
 800c5de:	700b      	strb	r3, [r1, #0]
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	4240      	negs	r0, r0
 800c5e4:	4421      	add	r1, r4
 800c5e6:	f000 f853 	bl	800c690 <__utoa>
 800c5ea:	e7f1      	b.n	800c5d0 <__itoa+0x10>
 800c5ec:	2100      	movs	r1, #0
 800c5ee:	e7f9      	b.n	800c5e4 <__itoa+0x24>

0800c5f0 <itoa>:
 800c5f0:	f7ff bfe6 	b.w	800c5c0 <__itoa>

0800c5f4 <memcpy>:
 800c5f4:	440a      	add	r2, r1
 800c5f6:	4291      	cmp	r1, r2
 800c5f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c5fc:	d100      	bne.n	800c600 <memcpy+0xc>
 800c5fe:	4770      	bx	lr
 800c600:	b510      	push	{r4, lr}
 800c602:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c606:	4291      	cmp	r1, r2
 800c608:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c60c:	d1f9      	bne.n	800c602 <memcpy+0xe>
 800c60e:	bd10      	pop	{r4, pc}

0800c610 <memset>:
 800c610:	4603      	mov	r3, r0
 800c612:	4402      	add	r2, r0
 800c614:	4293      	cmp	r3, r2
 800c616:	d100      	bne.n	800c61a <memset+0xa>
 800c618:	4770      	bx	lr
 800c61a:	f803 1b01 	strb.w	r1, [r3], #1
 800c61e:	e7f9      	b.n	800c614 <memset+0x4>

0800c620 <iprintf>:
 800c620:	b40f      	push	{r0, r1, r2, r3}
 800c622:	4b0a      	ldr	r3, [pc, #40]	; (800c64c <iprintf+0x2c>)
 800c624:	b513      	push	{r0, r1, r4, lr}
 800c626:	681c      	ldr	r4, [r3, #0]
 800c628:	b124      	cbz	r4, 800c634 <iprintf+0x14>
 800c62a:	69a3      	ldr	r3, [r4, #24]
 800c62c:	b913      	cbnz	r3, 800c634 <iprintf+0x14>
 800c62e:	4620      	mov	r0, r4
 800c630:	f000 f8c8 	bl	800c7c4 <__sinit>
 800c634:	ab05      	add	r3, sp, #20
 800c636:	4620      	mov	r0, r4
 800c638:	9a04      	ldr	r2, [sp, #16]
 800c63a:	68a1      	ldr	r1, [r4, #8]
 800c63c:	9301      	str	r3, [sp, #4]
 800c63e:	f000 fb3f 	bl	800ccc0 <_vfiprintf_r>
 800c642:	b002      	add	sp, #8
 800c644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c648:	b004      	add	sp, #16
 800c64a:	4770      	bx	lr
 800c64c:	2000018c 	.word	0x2000018c

0800c650 <siprintf>:
 800c650:	b40e      	push	{r1, r2, r3}
 800c652:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c656:	b500      	push	{lr}
 800c658:	b09c      	sub	sp, #112	; 0x70
 800c65a:	ab1d      	add	r3, sp, #116	; 0x74
 800c65c:	9002      	str	r0, [sp, #8]
 800c65e:	9006      	str	r0, [sp, #24]
 800c660:	9107      	str	r1, [sp, #28]
 800c662:	9104      	str	r1, [sp, #16]
 800c664:	4808      	ldr	r0, [pc, #32]	; (800c688 <siprintf+0x38>)
 800c666:	4909      	ldr	r1, [pc, #36]	; (800c68c <siprintf+0x3c>)
 800c668:	f853 2b04 	ldr.w	r2, [r3], #4
 800c66c:	9105      	str	r1, [sp, #20]
 800c66e:	6800      	ldr	r0, [r0, #0]
 800c670:	a902      	add	r1, sp, #8
 800c672:	9301      	str	r3, [sp, #4]
 800c674:	f000 f9fc 	bl	800ca70 <_svfiprintf_r>
 800c678:	2200      	movs	r2, #0
 800c67a:	9b02      	ldr	r3, [sp, #8]
 800c67c:	701a      	strb	r2, [r3, #0]
 800c67e:	b01c      	add	sp, #112	; 0x70
 800c680:	f85d eb04 	ldr.w	lr, [sp], #4
 800c684:	b003      	add	sp, #12
 800c686:	4770      	bx	lr
 800c688:	2000018c 	.word	0x2000018c
 800c68c:	ffff0208 	.word	0xffff0208

0800c690 <__utoa>:
 800c690:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c692:	b08b      	sub	sp, #44	; 0x2c
 800c694:	4605      	mov	r5, r0
 800c696:	460b      	mov	r3, r1
 800c698:	466e      	mov	r6, sp
 800c69a:	4c1d      	ldr	r4, [pc, #116]	; (800c710 <__utoa+0x80>)
 800c69c:	f104 0c20 	add.w	ip, r4, #32
 800c6a0:	4637      	mov	r7, r6
 800c6a2:	6820      	ldr	r0, [r4, #0]
 800c6a4:	6861      	ldr	r1, [r4, #4]
 800c6a6:	3408      	adds	r4, #8
 800c6a8:	c703      	stmia	r7!, {r0, r1}
 800c6aa:	4564      	cmp	r4, ip
 800c6ac:	463e      	mov	r6, r7
 800c6ae:	d1f7      	bne.n	800c6a0 <__utoa+0x10>
 800c6b0:	7921      	ldrb	r1, [r4, #4]
 800c6b2:	6820      	ldr	r0, [r4, #0]
 800c6b4:	7139      	strb	r1, [r7, #4]
 800c6b6:	1e91      	subs	r1, r2, #2
 800c6b8:	2922      	cmp	r1, #34	; 0x22
 800c6ba:	6038      	str	r0, [r7, #0]
 800c6bc:	f04f 0100 	mov.w	r1, #0
 800c6c0:	d904      	bls.n	800c6cc <__utoa+0x3c>
 800c6c2:	7019      	strb	r1, [r3, #0]
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	b00b      	add	sp, #44	; 0x2c
 800c6ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6cc:	1e58      	subs	r0, r3, #1
 800c6ce:	4684      	mov	ip, r0
 800c6d0:	fbb5 f7f2 	udiv	r7, r5, r2
 800c6d4:	fb02 5617 	mls	r6, r2, r7, r5
 800c6d8:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800c6dc:	4476      	add	r6, lr
 800c6de:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800c6e2:	460c      	mov	r4, r1
 800c6e4:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800c6e8:	462e      	mov	r6, r5
 800c6ea:	42b2      	cmp	r2, r6
 800c6ec:	463d      	mov	r5, r7
 800c6ee:	f101 0101 	add.w	r1, r1, #1
 800c6f2:	d9ed      	bls.n	800c6d0 <__utoa+0x40>
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	545a      	strb	r2, [r3, r1]
 800c6f8:	1919      	adds	r1, r3, r4
 800c6fa:	1aa5      	subs	r5, r4, r2
 800c6fc:	42aa      	cmp	r2, r5
 800c6fe:	dae2      	bge.n	800c6c6 <__utoa+0x36>
 800c700:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800c704:	780e      	ldrb	r6, [r1, #0]
 800c706:	3201      	adds	r2, #1
 800c708:	7006      	strb	r6, [r0, #0]
 800c70a:	f801 5901 	strb.w	r5, [r1], #-1
 800c70e:	e7f4      	b.n	800c6fa <__utoa+0x6a>
 800c710:	0800db78 	.word	0x0800db78

0800c714 <std>:
 800c714:	2300      	movs	r3, #0
 800c716:	b510      	push	{r4, lr}
 800c718:	4604      	mov	r4, r0
 800c71a:	e9c0 3300 	strd	r3, r3, [r0]
 800c71e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c722:	6083      	str	r3, [r0, #8]
 800c724:	8181      	strh	r1, [r0, #12]
 800c726:	6643      	str	r3, [r0, #100]	; 0x64
 800c728:	81c2      	strh	r2, [r0, #14]
 800c72a:	6183      	str	r3, [r0, #24]
 800c72c:	4619      	mov	r1, r3
 800c72e:	2208      	movs	r2, #8
 800c730:	305c      	adds	r0, #92	; 0x5c
 800c732:	f7ff ff6d 	bl	800c610 <memset>
 800c736:	4b05      	ldr	r3, [pc, #20]	; (800c74c <std+0x38>)
 800c738:	6224      	str	r4, [r4, #32]
 800c73a:	6263      	str	r3, [r4, #36]	; 0x24
 800c73c:	4b04      	ldr	r3, [pc, #16]	; (800c750 <std+0x3c>)
 800c73e:	62a3      	str	r3, [r4, #40]	; 0x28
 800c740:	4b04      	ldr	r3, [pc, #16]	; (800c754 <std+0x40>)
 800c742:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c744:	4b04      	ldr	r3, [pc, #16]	; (800c758 <std+0x44>)
 800c746:	6323      	str	r3, [r4, #48]	; 0x30
 800c748:	bd10      	pop	{r4, pc}
 800c74a:	bf00      	nop
 800c74c:	0800d26d 	.word	0x0800d26d
 800c750:	0800d28f 	.word	0x0800d28f
 800c754:	0800d2c7 	.word	0x0800d2c7
 800c758:	0800d2eb 	.word	0x0800d2eb

0800c75c <_cleanup_r>:
 800c75c:	4901      	ldr	r1, [pc, #4]	; (800c764 <_cleanup_r+0x8>)
 800c75e:	f000 b8af 	b.w	800c8c0 <_fwalk_reent>
 800c762:	bf00      	nop
 800c764:	0800d5c5 	.word	0x0800d5c5

0800c768 <__sfmoreglue>:
 800c768:	b570      	push	{r4, r5, r6, lr}
 800c76a:	2568      	movs	r5, #104	; 0x68
 800c76c:	1e4a      	subs	r2, r1, #1
 800c76e:	4355      	muls	r5, r2
 800c770:	460e      	mov	r6, r1
 800c772:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c776:	f000 f8c5 	bl	800c904 <_malloc_r>
 800c77a:	4604      	mov	r4, r0
 800c77c:	b140      	cbz	r0, 800c790 <__sfmoreglue+0x28>
 800c77e:	2100      	movs	r1, #0
 800c780:	e9c0 1600 	strd	r1, r6, [r0]
 800c784:	300c      	adds	r0, #12
 800c786:	60a0      	str	r0, [r4, #8]
 800c788:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c78c:	f7ff ff40 	bl	800c610 <memset>
 800c790:	4620      	mov	r0, r4
 800c792:	bd70      	pop	{r4, r5, r6, pc}

0800c794 <__sfp_lock_acquire>:
 800c794:	4801      	ldr	r0, [pc, #4]	; (800c79c <__sfp_lock_acquire+0x8>)
 800c796:	f000 b8b3 	b.w	800c900 <__retarget_lock_acquire_recursive>
 800c79a:	bf00      	nop
 800c79c:	200015b0 	.word	0x200015b0

0800c7a0 <__sfp_lock_release>:
 800c7a0:	4801      	ldr	r0, [pc, #4]	; (800c7a8 <__sfp_lock_release+0x8>)
 800c7a2:	f000 b8ae 	b.w	800c902 <__retarget_lock_release_recursive>
 800c7a6:	bf00      	nop
 800c7a8:	200015b0 	.word	0x200015b0

0800c7ac <__sinit_lock_acquire>:
 800c7ac:	4801      	ldr	r0, [pc, #4]	; (800c7b4 <__sinit_lock_acquire+0x8>)
 800c7ae:	f000 b8a7 	b.w	800c900 <__retarget_lock_acquire_recursive>
 800c7b2:	bf00      	nop
 800c7b4:	200015ab 	.word	0x200015ab

0800c7b8 <__sinit_lock_release>:
 800c7b8:	4801      	ldr	r0, [pc, #4]	; (800c7c0 <__sinit_lock_release+0x8>)
 800c7ba:	f000 b8a2 	b.w	800c902 <__retarget_lock_release_recursive>
 800c7be:	bf00      	nop
 800c7c0:	200015ab 	.word	0x200015ab

0800c7c4 <__sinit>:
 800c7c4:	b510      	push	{r4, lr}
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	f7ff fff0 	bl	800c7ac <__sinit_lock_acquire>
 800c7cc:	69a3      	ldr	r3, [r4, #24]
 800c7ce:	b11b      	cbz	r3, 800c7d8 <__sinit+0x14>
 800c7d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7d4:	f7ff bff0 	b.w	800c7b8 <__sinit_lock_release>
 800c7d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c7dc:	6523      	str	r3, [r4, #80]	; 0x50
 800c7de:	4b13      	ldr	r3, [pc, #76]	; (800c82c <__sinit+0x68>)
 800c7e0:	4a13      	ldr	r2, [pc, #76]	; (800c830 <__sinit+0x6c>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	62a2      	str	r2, [r4, #40]	; 0x28
 800c7e6:	42a3      	cmp	r3, r4
 800c7e8:	bf08      	it	eq
 800c7ea:	2301      	moveq	r3, #1
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	bf08      	it	eq
 800c7f0:	61a3      	streq	r3, [r4, #24]
 800c7f2:	f000 f81f 	bl	800c834 <__sfp>
 800c7f6:	6060      	str	r0, [r4, #4]
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	f000 f81b 	bl	800c834 <__sfp>
 800c7fe:	60a0      	str	r0, [r4, #8]
 800c800:	4620      	mov	r0, r4
 800c802:	f000 f817 	bl	800c834 <__sfp>
 800c806:	2200      	movs	r2, #0
 800c808:	2104      	movs	r1, #4
 800c80a:	60e0      	str	r0, [r4, #12]
 800c80c:	6860      	ldr	r0, [r4, #4]
 800c80e:	f7ff ff81 	bl	800c714 <std>
 800c812:	2201      	movs	r2, #1
 800c814:	2109      	movs	r1, #9
 800c816:	68a0      	ldr	r0, [r4, #8]
 800c818:	f7ff ff7c 	bl	800c714 <std>
 800c81c:	2202      	movs	r2, #2
 800c81e:	2112      	movs	r1, #18
 800c820:	68e0      	ldr	r0, [r4, #12]
 800c822:	f7ff ff77 	bl	800c714 <std>
 800c826:	2301      	movs	r3, #1
 800c828:	61a3      	str	r3, [r4, #24]
 800c82a:	e7d1      	b.n	800c7d0 <__sinit+0xc>
 800c82c:	0800db74 	.word	0x0800db74
 800c830:	0800c75d 	.word	0x0800c75d

0800c834 <__sfp>:
 800c834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c836:	4607      	mov	r7, r0
 800c838:	f7ff ffac 	bl	800c794 <__sfp_lock_acquire>
 800c83c:	4b1e      	ldr	r3, [pc, #120]	; (800c8b8 <__sfp+0x84>)
 800c83e:	681e      	ldr	r6, [r3, #0]
 800c840:	69b3      	ldr	r3, [r6, #24]
 800c842:	b913      	cbnz	r3, 800c84a <__sfp+0x16>
 800c844:	4630      	mov	r0, r6
 800c846:	f7ff ffbd 	bl	800c7c4 <__sinit>
 800c84a:	3648      	adds	r6, #72	; 0x48
 800c84c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c850:	3b01      	subs	r3, #1
 800c852:	d503      	bpl.n	800c85c <__sfp+0x28>
 800c854:	6833      	ldr	r3, [r6, #0]
 800c856:	b30b      	cbz	r3, 800c89c <__sfp+0x68>
 800c858:	6836      	ldr	r6, [r6, #0]
 800c85a:	e7f7      	b.n	800c84c <__sfp+0x18>
 800c85c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c860:	b9d5      	cbnz	r5, 800c898 <__sfp+0x64>
 800c862:	4b16      	ldr	r3, [pc, #88]	; (800c8bc <__sfp+0x88>)
 800c864:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c868:	60e3      	str	r3, [r4, #12]
 800c86a:	6665      	str	r5, [r4, #100]	; 0x64
 800c86c:	f000 f847 	bl	800c8fe <__retarget_lock_init_recursive>
 800c870:	f7ff ff96 	bl	800c7a0 <__sfp_lock_release>
 800c874:	2208      	movs	r2, #8
 800c876:	4629      	mov	r1, r5
 800c878:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c87c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c880:	6025      	str	r5, [r4, #0]
 800c882:	61a5      	str	r5, [r4, #24]
 800c884:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c888:	f7ff fec2 	bl	800c610 <memset>
 800c88c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c890:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c894:	4620      	mov	r0, r4
 800c896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c898:	3468      	adds	r4, #104	; 0x68
 800c89a:	e7d9      	b.n	800c850 <__sfp+0x1c>
 800c89c:	2104      	movs	r1, #4
 800c89e:	4638      	mov	r0, r7
 800c8a0:	f7ff ff62 	bl	800c768 <__sfmoreglue>
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	6030      	str	r0, [r6, #0]
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	d1d5      	bne.n	800c858 <__sfp+0x24>
 800c8ac:	f7ff ff78 	bl	800c7a0 <__sfp_lock_release>
 800c8b0:	230c      	movs	r3, #12
 800c8b2:	603b      	str	r3, [r7, #0]
 800c8b4:	e7ee      	b.n	800c894 <__sfp+0x60>
 800c8b6:	bf00      	nop
 800c8b8:	0800db74 	.word	0x0800db74
 800c8bc:	ffff0001 	.word	0xffff0001

0800c8c0 <_fwalk_reent>:
 800c8c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8c4:	4606      	mov	r6, r0
 800c8c6:	4688      	mov	r8, r1
 800c8c8:	2700      	movs	r7, #0
 800c8ca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c8ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c8d2:	f1b9 0901 	subs.w	r9, r9, #1
 800c8d6:	d505      	bpl.n	800c8e4 <_fwalk_reent+0x24>
 800c8d8:	6824      	ldr	r4, [r4, #0]
 800c8da:	2c00      	cmp	r4, #0
 800c8dc:	d1f7      	bne.n	800c8ce <_fwalk_reent+0xe>
 800c8de:	4638      	mov	r0, r7
 800c8e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8e4:	89ab      	ldrh	r3, [r5, #12]
 800c8e6:	2b01      	cmp	r3, #1
 800c8e8:	d907      	bls.n	800c8fa <_fwalk_reent+0x3a>
 800c8ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c8ee:	3301      	adds	r3, #1
 800c8f0:	d003      	beq.n	800c8fa <_fwalk_reent+0x3a>
 800c8f2:	4629      	mov	r1, r5
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	47c0      	blx	r8
 800c8f8:	4307      	orrs	r7, r0
 800c8fa:	3568      	adds	r5, #104	; 0x68
 800c8fc:	e7e9      	b.n	800c8d2 <_fwalk_reent+0x12>

0800c8fe <__retarget_lock_init_recursive>:
 800c8fe:	4770      	bx	lr

0800c900 <__retarget_lock_acquire_recursive>:
 800c900:	4770      	bx	lr

0800c902 <__retarget_lock_release_recursive>:
 800c902:	4770      	bx	lr

0800c904 <_malloc_r>:
 800c904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c906:	1ccd      	adds	r5, r1, #3
 800c908:	f025 0503 	bic.w	r5, r5, #3
 800c90c:	3508      	adds	r5, #8
 800c90e:	2d0c      	cmp	r5, #12
 800c910:	bf38      	it	cc
 800c912:	250c      	movcc	r5, #12
 800c914:	2d00      	cmp	r5, #0
 800c916:	4606      	mov	r6, r0
 800c918:	db01      	blt.n	800c91e <_malloc_r+0x1a>
 800c91a:	42a9      	cmp	r1, r5
 800c91c:	d903      	bls.n	800c926 <_malloc_r+0x22>
 800c91e:	230c      	movs	r3, #12
 800c920:	6033      	str	r3, [r6, #0]
 800c922:	2000      	movs	r0, #0
 800c924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c926:	f000 ff27 	bl	800d778 <__malloc_lock>
 800c92a:	4921      	ldr	r1, [pc, #132]	; (800c9b0 <_malloc_r+0xac>)
 800c92c:	680a      	ldr	r2, [r1, #0]
 800c92e:	4614      	mov	r4, r2
 800c930:	b99c      	cbnz	r4, 800c95a <_malloc_r+0x56>
 800c932:	4f20      	ldr	r7, [pc, #128]	; (800c9b4 <_malloc_r+0xb0>)
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	b923      	cbnz	r3, 800c942 <_malloc_r+0x3e>
 800c938:	4621      	mov	r1, r4
 800c93a:	4630      	mov	r0, r6
 800c93c:	f000 fc86 	bl	800d24c <_sbrk_r>
 800c940:	6038      	str	r0, [r7, #0]
 800c942:	4629      	mov	r1, r5
 800c944:	4630      	mov	r0, r6
 800c946:	f000 fc81 	bl	800d24c <_sbrk_r>
 800c94a:	1c43      	adds	r3, r0, #1
 800c94c:	d123      	bne.n	800c996 <_malloc_r+0x92>
 800c94e:	230c      	movs	r3, #12
 800c950:	4630      	mov	r0, r6
 800c952:	6033      	str	r3, [r6, #0]
 800c954:	f000 ff16 	bl	800d784 <__malloc_unlock>
 800c958:	e7e3      	b.n	800c922 <_malloc_r+0x1e>
 800c95a:	6823      	ldr	r3, [r4, #0]
 800c95c:	1b5b      	subs	r3, r3, r5
 800c95e:	d417      	bmi.n	800c990 <_malloc_r+0x8c>
 800c960:	2b0b      	cmp	r3, #11
 800c962:	d903      	bls.n	800c96c <_malloc_r+0x68>
 800c964:	6023      	str	r3, [r4, #0]
 800c966:	441c      	add	r4, r3
 800c968:	6025      	str	r5, [r4, #0]
 800c96a:	e004      	b.n	800c976 <_malloc_r+0x72>
 800c96c:	6863      	ldr	r3, [r4, #4]
 800c96e:	42a2      	cmp	r2, r4
 800c970:	bf0c      	ite	eq
 800c972:	600b      	streq	r3, [r1, #0]
 800c974:	6053      	strne	r3, [r2, #4]
 800c976:	4630      	mov	r0, r6
 800c978:	f000 ff04 	bl	800d784 <__malloc_unlock>
 800c97c:	f104 000b 	add.w	r0, r4, #11
 800c980:	1d23      	adds	r3, r4, #4
 800c982:	f020 0007 	bic.w	r0, r0, #7
 800c986:	1ac2      	subs	r2, r0, r3
 800c988:	d0cc      	beq.n	800c924 <_malloc_r+0x20>
 800c98a:	1a1b      	subs	r3, r3, r0
 800c98c:	50a3      	str	r3, [r4, r2]
 800c98e:	e7c9      	b.n	800c924 <_malloc_r+0x20>
 800c990:	4622      	mov	r2, r4
 800c992:	6864      	ldr	r4, [r4, #4]
 800c994:	e7cc      	b.n	800c930 <_malloc_r+0x2c>
 800c996:	1cc4      	adds	r4, r0, #3
 800c998:	f024 0403 	bic.w	r4, r4, #3
 800c99c:	42a0      	cmp	r0, r4
 800c99e:	d0e3      	beq.n	800c968 <_malloc_r+0x64>
 800c9a0:	1a21      	subs	r1, r4, r0
 800c9a2:	4630      	mov	r0, r6
 800c9a4:	f000 fc52 	bl	800d24c <_sbrk_r>
 800c9a8:	3001      	adds	r0, #1
 800c9aa:	d1dd      	bne.n	800c968 <_malloc_r+0x64>
 800c9ac:	e7cf      	b.n	800c94e <_malloc_r+0x4a>
 800c9ae:	bf00      	nop
 800c9b0:	200004ac 	.word	0x200004ac
 800c9b4:	200004b0 	.word	0x200004b0

0800c9b8 <__ssputs_r>:
 800c9b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9bc:	688e      	ldr	r6, [r1, #8]
 800c9be:	4682      	mov	sl, r0
 800c9c0:	429e      	cmp	r6, r3
 800c9c2:	460c      	mov	r4, r1
 800c9c4:	4690      	mov	r8, r2
 800c9c6:	461f      	mov	r7, r3
 800c9c8:	d838      	bhi.n	800ca3c <__ssputs_r+0x84>
 800c9ca:	898a      	ldrh	r2, [r1, #12]
 800c9cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c9d0:	d032      	beq.n	800ca38 <__ssputs_r+0x80>
 800c9d2:	6825      	ldr	r5, [r4, #0]
 800c9d4:	6909      	ldr	r1, [r1, #16]
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	eba5 0901 	sub.w	r9, r5, r1
 800c9dc:	6965      	ldr	r5, [r4, #20]
 800c9de:	444b      	add	r3, r9
 800c9e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c9e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c9e8:	106d      	asrs	r5, r5, #1
 800c9ea:	429d      	cmp	r5, r3
 800c9ec:	bf38      	it	cc
 800c9ee:	461d      	movcc	r5, r3
 800c9f0:	0553      	lsls	r3, r2, #21
 800c9f2:	d531      	bpl.n	800ca58 <__ssputs_r+0xa0>
 800c9f4:	4629      	mov	r1, r5
 800c9f6:	f7ff ff85 	bl	800c904 <_malloc_r>
 800c9fa:	4606      	mov	r6, r0
 800c9fc:	b950      	cbnz	r0, 800ca14 <__ssputs_r+0x5c>
 800c9fe:	230c      	movs	r3, #12
 800ca00:	f04f 30ff 	mov.w	r0, #4294967295
 800ca04:	f8ca 3000 	str.w	r3, [sl]
 800ca08:	89a3      	ldrh	r3, [r4, #12]
 800ca0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca0e:	81a3      	strh	r3, [r4, #12]
 800ca10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca14:	464a      	mov	r2, r9
 800ca16:	6921      	ldr	r1, [r4, #16]
 800ca18:	f7ff fdec 	bl	800c5f4 <memcpy>
 800ca1c:	89a3      	ldrh	r3, [r4, #12]
 800ca1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ca22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca26:	81a3      	strh	r3, [r4, #12]
 800ca28:	6126      	str	r6, [r4, #16]
 800ca2a:	444e      	add	r6, r9
 800ca2c:	6026      	str	r6, [r4, #0]
 800ca2e:	463e      	mov	r6, r7
 800ca30:	6165      	str	r5, [r4, #20]
 800ca32:	eba5 0509 	sub.w	r5, r5, r9
 800ca36:	60a5      	str	r5, [r4, #8]
 800ca38:	42be      	cmp	r6, r7
 800ca3a:	d900      	bls.n	800ca3e <__ssputs_r+0x86>
 800ca3c:	463e      	mov	r6, r7
 800ca3e:	4632      	mov	r2, r6
 800ca40:	4641      	mov	r1, r8
 800ca42:	6820      	ldr	r0, [r4, #0]
 800ca44:	f000 fe7e 	bl	800d744 <memmove>
 800ca48:	68a3      	ldr	r3, [r4, #8]
 800ca4a:	6822      	ldr	r2, [r4, #0]
 800ca4c:	1b9b      	subs	r3, r3, r6
 800ca4e:	4432      	add	r2, r6
 800ca50:	2000      	movs	r0, #0
 800ca52:	60a3      	str	r3, [r4, #8]
 800ca54:	6022      	str	r2, [r4, #0]
 800ca56:	e7db      	b.n	800ca10 <__ssputs_r+0x58>
 800ca58:	462a      	mov	r2, r5
 800ca5a:	f000 fee5 	bl	800d828 <_realloc_r>
 800ca5e:	4606      	mov	r6, r0
 800ca60:	2800      	cmp	r0, #0
 800ca62:	d1e1      	bne.n	800ca28 <__ssputs_r+0x70>
 800ca64:	4650      	mov	r0, sl
 800ca66:	6921      	ldr	r1, [r4, #16]
 800ca68:	f000 fe92 	bl	800d790 <_free_r>
 800ca6c:	e7c7      	b.n	800c9fe <__ssputs_r+0x46>
	...

0800ca70 <_svfiprintf_r>:
 800ca70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca74:	4698      	mov	r8, r3
 800ca76:	898b      	ldrh	r3, [r1, #12]
 800ca78:	4607      	mov	r7, r0
 800ca7a:	061b      	lsls	r3, r3, #24
 800ca7c:	460d      	mov	r5, r1
 800ca7e:	4614      	mov	r4, r2
 800ca80:	b09d      	sub	sp, #116	; 0x74
 800ca82:	d50e      	bpl.n	800caa2 <_svfiprintf_r+0x32>
 800ca84:	690b      	ldr	r3, [r1, #16]
 800ca86:	b963      	cbnz	r3, 800caa2 <_svfiprintf_r+0x32>
 800ca88:	2140      	movs	r1, #64	; 0x40
 800ca8a:	f7ff ff3b 	bl	800c904 <_malloc_r>
 800ca8e:	6028      	str	r0, [r5, #0]
 800ca90:	6128      	str	r0, [r5, #16]
 800ca92:	b920      	cbnz	r0, 800ca9e <_svfiprintf_r+0x2e>
 800ca94:	230c      	movs	r3, #12
 800ca96:	603b      	str	r3, [r7, #0]
 800ca98:	f04f 30ff 	mov.w	r0, #4294967295
 800ca9c:	e0d1      	b.n	800cc42 <_svfiprintf_r+0x1d2>
 800ca9e:	2340      	movs	r3, #64	; 0x40
 800caa0:	616b      	str	r3, [r5, #20]
 800caa2:	2300      	movs	r3, #0
 800caa4:	9309      	str	r3, [sp, #36]	; 0x24
 800caa6:	2320      	movs	r3, #32
 800caa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800caac:	2330      	movs	r3, #48	; 0x30
 800caae:	f04f 0901 	mov.w	r9, #1
 800cab2:	f8cd 800c 	str.w	r8, [sp, #12]
 800cab6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cc5c <_svfiprintf_r+0x1ec>
 800caba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cabe:	4623      	mov	r3, r4
 800cac0:	469a      	mov	sl, r3
 800cac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cac6:	b10a      	cbz	r2, 800cacc <_svfiprintf_r+0x5c>
 800cac8:	2a25      	cmp	r2, #37	; 0x25
 800caca:	d1f9      	bne.n	800cac0 <_svfiprintf_r+0x50>
 800cacc:	ebba 0b04 	subs.w	fp, sl, r4
 800cad0:	d00b      	beq.n	800caea <_svfiprintf_r+0x7a>
 800cad2:	465b      	mov	r3, fp
 800cad4:	4622      	mov	r2, r4
 800cad6:	4629      	mov	r1, r5
 800cad8:	4638      	mov	r0, r7
 800cada:	f7ff ff6d 	bl	800c9b8 <__ssputs_r>
 800cade:	3001      	adds	r0, #1
 800cae0:	f000 80aa 	beq.w	800cc38 <_svfiprintf_r+0x1c8>
 800cae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cae6:	445a      	add	r2, fp
 800cae8:	9209      	str	r2, [sp, #36]	; 0x24
 800caea:	f89a 3000 	ldrb.w	r3, [sl]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f000 80a2 	beq.w	800cc38 <_svfiprintf_r+0x1c8>
 800caf4:	2300      	movs	r3, #0
 800caf6:	f04f 32ff 	mov.w	r2, #4294967295
 800cafa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cafe:	f10a 0a01 	add.w	sl, sl, #1
 800cb02:	9304      	str	r3, [sp, #16]
 800cb04:	9307      	str	r3, [sp, #28]
 800cb06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb0a:	931a      	str	r3, [sp, #104]	; 0x68
 800cb0c:	4654      	mov	r4, sl
 800cb0e:	2205      	movs	r2, #5
 800cb10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb14:	4851      	ldr	r0, [pc, #324]	; (800cc5c <_svfiprintf_r+0x1ec>)
 800cb16:	f000 fe07 	bl	800d728 <memchr>
 800cb1a:	9a04      	ldr	r2, [sp, #16]
 800cb1c:	b9d8      	cbnz	r0, 800cb56 <_svfiprintf_r+0xe6>
 800cb1e:	06d0      	lsls	r0, r2, #27
 800cb20:	bf44      	itt	mi
 800cb22:	2320      	movmi	r3, #32
 800cb24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb28:	0711      	lsls	r1, r2, #28
 800cb2a:	bf44      	itt	mi
 800cb2c:	232b      	movmi	r3, #43	; 0x2b
 800cb2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb32:	f89a 3000 	ldrb.w	r3, [sl]
 800cb36:	2b2a      	cmp	r3, #42	; 0x2a
 800cb38:	d015      	beq.n	800cb66 <_svfiprintf_r+0xf6>
 800cb3a:	4654      	mov	r4, sl
 800cb3c:	2000      	movs	r0, #0
 800cb3e:	f04f 0c0a 	mov.w	ip, #10
 800cb42:	9a07      	ldr	r2, [sp, #28]
 800cb44:	4621      	mov	r1, r4
 800cb46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb4a:	3b30      	subs	r3, #48	; 0x30
 800cb4c:	2b09      	cmp	r3, #9
 800cb4e:	d94e      	bls.n	800cbee <_svfiprintf_r+0x17e>
 800cb50:	b1b0      	cbz	r0, 800cb80 <_svfiprintf_r+0x110>
 800cb52:	9207      	str	r2, [sp, #28]
 800cb54:	e014      	b.n	800cb80 <_svfiprintf_r+0x110>
 800cb56:	eba0 0308 	sub.w	r3, r0, r8
 800cb5a:	fa09 f303 	lsl.w	r3, r9, r3
 800cb5e:	4313      	orrs	r3, r2
 800cb60:	46a2      	mov	sl, r4
 800cb62:	9304      	str	r3, [sp, #16]
 800cb64:	e7d2      	b.n	800cb0c <_svfiprintf_r+0x9c>
 800cb66:	9b03      	ldr	r3, [sp, #12]
 800cb68:	1d19      	adds	r1, r3, #4
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	9103      	str	r1, [sp, #12]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	bfbb      	ittet	lt
 800cb72:	425b      	neglt	r3, r3
 800cb74:	f042 0202 	orrlt.w	r2, r2, #2
 800cb78:	9307      	strge	r3, [sp, #28]
 800cb7a:	9307      	strlt	r3, [sp, #28]
 800cb7c:	bfb8      	it	lt
 800cb7e:	9204      	strlt	r2, [sp, #16]
 800cb80:	7823      	ldrb	r3, [r4, #0]
 800cb82:	2b2e      	cmp	r3, #46	; 0x2e
 800cb84:	d10c      	bne.n	800cba0 <_svfiprintf_r+0x130>
 800cb86:	7863      	ldrb	r3, [r4, #1]
 800cb88:	2b2a      	cmp	r3, #42	; 0x2a
 800cb8a:	d135      	bne.n	800cbf8 <_svfiprintf_r+0x188>
 800cb8c:	9b03      	ldr	r3, [sp, #12]
 800cb8e:	3402      	adds	r4, #2
 800cb90:	1d1a      	adds	r2, r3, #4
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	9203      	str	r2, [sp, #12]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	bfb8      	it	lt
 800cb9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb9e:	9305      	str	r3, [sp, #20]
 800cba0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cc6c <_svfiprintf_r+0x1fc>
 800cba4:	2203      	movs	r2, #3
 800cba6:	4650      	mov	r0, sl
 800cba8:	7821      	ldrb	r1, [r4, #0]
 800cbaa:	f000 fdbd 	bl	800d728 <memchr>
 800cbae:	b140      	cbz	r0, 800cbc2 <_svfiprintf_r+0x152>
 800cbb0:	2340      	movs	r3, #64	; 0x40
 800cbb2:	eba0 000a 	sub.w	r0, r0, sl
 800cbb6:	fa03 f000 	lsl.w	r0, r3, r0
 800cbba:	9b04      	ldr	r3, [sp, #16]
 800cbbc:	3401      	adds	r4, #1
 800cbbe:	4303      	orrs	r3, r0
 800cbc0:	9304      	str	r3, [sp, #16]
 800cbc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbc6:	2206      	movs	r2, #6
 800cbc8:	4825      	ldr	r0, [pc, #148]	; (800cc60 <_svfiprintf_r+0x1f0>)
 800cbca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbce:	f000 fdab 	bl	800d728 <memchr>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	d038      	beq.n	800cc48 <_svfiprintf_r+0x1d8>
 800cbd6:	4b23      	ldr	r3, [pc, #140]	; (800cc64 <_svfiprintf_r+0x1f4>)
 800cbd8:	bb1b      	cbnz	r3, 800cc22 <_svfiprintf_r+0x1b2>
 800cbda:	9b03      	ldr	r3, [sp, #12]
 800cbdc:	3307      	adds	r3, #7
 800cbde:	f023 0307 	bic.w	r3, r3, #7
 800cbe2:	3308      	adds	r3, #8
 800cbe4:	9303      	str	r3, [sp, #12]
 800cbe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbe8:	4433      	add	r3, r6
 800cbea:	9309      	str	r3, [sp, #36]	; 0x24
 800cbec:	e767      	b.n	800cabe <_svfiprintf_r+0x4e>
 800cbee:	460c      	mov	r4, r1
 800cbf0:	2001      	movs	r0, #1
 800cbf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbf6:	e7a5      	b.n	800cb44 <_svfiprintf_r+0xd4>
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	f04f 0c0a 	mov.w	ip, #10
 800cbfe:	4619      	mov	r1, r3
 800cc00:	3401      	adds	r4, #1
 800cc02:	9305      	str	r3, [sp, #20]
 800cc04:	4620      	mov	r0, r4
 800cc06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc0a:	3a30      	subs	r2, #48	; 0x30
 800cc0c:	2a09      	cmp	r2, #9
 800cc0e:	d903      	bls.n	800cc18 <_svfiprintf_r+0x1a8>
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d0c5      	beq.n	800cba0 <_svfiprintf_r+0x130>
 800cc14:	9105      	str	r1, [sp, #20]
 800cc16:	e7c3      	b.n	800cba0 <_svfiprintf_r+0x130>
 800cc18:	4604      	mov	r4, r0
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc20:	e7f0      	b.n	800cc04 <_svfiprintf_r+0x194>
 800cc22:	ab03      	add	r3, sp, #12
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	462a      	mov	r2, r5
 800cc28:	4638      	mov	r0, r7
 800cc2a:	4b0f      	ldr	r3, [pc, #60]	; (800cc68 <_svfiprintf_r+0x1f8>)
 800cc2c:	a904      	add	r1, sp, #16
 800cc2e:	f3af 8000 	nop.w
 800cc32:	1c42      	adds	r2, r0, #1
 800cc34:	4606      	mov	r6, r0
 800cc36:	d1d6      	bne.n	800cbe6 <_svfiprintf_r+0x176>
 800cc38:	89ab      	ldrh	r3, [r5, #12]
 800cc3a:	065b      	lsls	r3, r3, #25
 800cc3c:	f53f af2c 	bmi.w	800ca98 <_svfiprintf_r+0x28>
 800cc40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc42:	b01d      	add	sp, #116	; 0x74
 800cc44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc48:	ab03      	add	r3, sp, #12
 800cc4a:	9300      	str	r3, [sp, #0]
 800cc4c:	462a      	mov	r2, r5
 800cc4e:	4638      	mov	r0, r7
 800cc50:	4b05      	ldr	r3, [pc, #20]	; (800cc68 <_svfiprintf_r+0x1f8>)
 800cc52:	a904      	add	r1, sp, #16
 800cc54:	f000 f9d4 	bl	800d000 <_printf_i>
 800cc58:	e7eb      	b.n	800cc32 <_svfiprintf_r+0x1c2>
 800cc5a:	bf00      	nop
 800cc5c:	0800dc00 	.word	0x0800dc00
 800cc60:	0800dc0a 	.word	0x0800dc0a
 800cc64:	00000000 	.word	0x00000000
 800cc68:	0800c9b9 	.word	0x0800c9b9
 800cc6c:	0800dc06 	.word	0x0800dc06

0800cc70 <__sfputc_r>:
 800cc70:	6893      	ldr	r3, [r2, #8]
 800cc72:	b410      	push	{r4}
 800cc74:	3b01      	subs	r3, #1
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	6093      	str	r3, [r2, #8]
 800cc7a:	da07      	bge.n	800cc8c <__sfputc_r+0x1c>
 800cc7c:	6994      	ldr	r4, [r2, #24]
 800cc7e:	42a3      	cmp	r3, r4
 800cc80:	db01      	blt.n	800cc86 <__sfputc_r+0x16>
 800cc82:	290a      	cmp	r1, #10
 800cc84:	d102      	bne.n	800cc8c <__sfputc_r+0x1c>
 800cc86:	bc10      	pop	{r4}
 800cc88:	f000 bb34 	b.w	800d2f4 <__swbuf_r>
 800cc8c:	6813      	ldr	r3, [r2, #0]
 800cc8e:	1c58      	adds	r0, r3, #1
 800cc90:	6010      	str	r0, [r2, #0]
 800cc92:	7019      	strb	r1, [r3, #0]
 800cc94:	4608      	mov	r0, r1
 800cc96:	bc10      	pop	{r4}
 800cc98:	4770      	bx	lr

0800cc9a <__sfputs_r>:
 800cc9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc9c:	4606      	mov	r6, r0
 800cc9e:	460f      	mov	r7, r1
 800cca0:	4614      	mov	r4, r2
 800cca2:	18d5      	adds	r5, r2, r3
 800cca4:	42ac      	cmp	r4, r5
 800cca6:	d101      	bne.n	800ccac <__sfputs_r+0x12>
 800cca8:	2000      	movs	r0, #0
 800ccaa:	e007      	b.n	800ccbc <__sfputs_r+0x22>
 800ccac:	463a      	mov	r2, r7
 800ccae:	4630      	mov	r0, r6
 800ccb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccb4:	f7ff ffdc 	bl	800cc70 <__sfputc_r>
 800ccb8:	1c43      	adds	r3, r0, #1
 800ccba:	d1f3      	bne.n	800cca4 <__sfputs_r+0xa>
 800ccbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ccc0 <_vfiprintf_r>:
 800ccc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc4:	460d      	mov	r5, r1
 800ccc6:	4614      	mov	r4, r2
 800ccc8:	4698      	mov	r8, r3
 800ccca:	4606      	mov	r6, r0
 800cccc:	b09d      	sub	sp, #116	; 0x74
 800ccce:	b118      	cbz	r0, 800ccd8 <_vfiprintf_r+0x18>
 800ccd0:	6983      	ldr	r3, [r0, #24]
 800ccd2:	b90b      	cbnz	r3, 800ccd8 <_vfiprintf_r+0x18>
 800ccd4:	f7ff fd76 	bl	800c7c4 <__sinit>
 800ccd8:	4b89      	ldr	r3, [pc, #548]	; (800cf00 <_vfiprintf_r+0x240>)
 800ccda:	429d      	cmp	r5, r3
 800ccdc:	d11b      	bne.n	800cd16 <_vfiprintf_r+0x56>
 800ccde:	6875      	ldr	r5, [r6, #4]
 800cce0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cce2:	07d9      	lsls	r1, r3, #31
 800cce4:	d405      	bmi.n	800ccf2 <_vfiprintf_r+0x32>
 800cce6:	89ab      	ldrh	r3, [r5, #12]
 800cce8:	059a      	lsls	r2, r3, #22
 800ccea:	d402      	bmi.n	800ccf2 <_vfiprintf_r+0x32>
 800ccec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccee:	f7ff fe07 	bl	800c900 <__retarget_lock_acquire_recursive>
 800ccf2:	89ab      	ldrh	r3, [r5, #12]
 800ccf4:	071b      	lsls	r3, r3, #28
 800ccf6:	d501      	bpl.n	800ccfc <_vfiprintf_r+0x3c>
 800ccf8:	692b      	ldr	r3, [r5, #16]
 800ccfa:	b9eb      	cbnz	r3, 800cd38 <_vfiprintf_r+0x78>
 800ccfc:	4629      	mov	r1, r5
 800ccfe:	4630      	mov	r0, r6
 800cd00:	f000 fb5c 	bl	800d3bc <__swsetup_r>
 800cd04:	b1c0      	cbz	r0, 800cd38 <_vfiprintf_r+0x78>
 800cd06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd08:	07dc      	lsls	r4, r3, #31
 800cd0a:	d50e      	bpl.n	800cd2a <_vfiprintf_r+0x6a>
 800cd0c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd10:	b01d      	add	sp, #116	; 0x74
 800cd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd16:	4b7b      	ldr	r3, [pc, #492]	; (800cf04 <_vfiprintf_r+0x244>)
 800cd18:	429d      	cmp	r5, r3
 800cd1a:	d101      	bne.n	800cd20 <_vfiprintf_r+0x60>
 800cd1c:	68b5      	ldr	r5, [r6, #8]
 800cd1e:	e7df      	b.n	800cce0 <_vfiprintf_r+0x20>
 800cd20:	4b79      	ldr	r3, [pc, #484]	; (800cf08 <_vfiprintf_r+0x248>)
 800cd22:	429d      	cmp	r5, r3
 800cd24:	bf08      	it	eq
 800cd26:	68f5      	ldreq	r5, [r6, #12]
 800cd28:	e7da      	b.n	800cce0 <_vfiprintf_r+0x20>
 800cd2a:	89ab      	ldrh	r3, [r5, #12]
 800cd2c:	0598      	lsls	r0, r3, #22
 800cd2e:	d4ed      	bmi.n	800cd0c <_vfiprintf_r+0x4c>
 800cd30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd32:	f7ff fde6 	bl	800c902 <__retarget_lock_release_recursive>
 800cd36:	e7e9      	b.n	800cd0c <_vfiprintf_r+0x4c>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	9309      	str	r3, [sp, #36]	; 0x24
 800cd3c:	2320      	movs	r3, #32
 800cd3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd42:	2330      	movs	r3, #48	; 0x30
 800cd44:	f04f 0901 	mov.w	r9, #1
 800cd48:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd4c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800cf0c <_vfiprintf_r+0x24c>
 800cd50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd54:	4623      	mov	r3, r4
 800cd56:	469a      	mov	sl, r3
 800cd58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd5c:	b10a      	cbz	r2, 800cd62 <_vfiprintf_r+0xa2>
 800cd5e:	2a25      	cmp	r2, #37	; 0x25
 800cd60:	d1f9      	bne.n	800cd56 <_vfiprintf_r+0x96>
 800cd62:	ebba 0b04 	subs.w	fp, sl, r4
 800cd66:	d00b      	beq.n	800cd80 <_vfiprintf_r+0xc0>
 800cd68:	465b      	mov	r3, fp
 800cd6a:	4622      	mov	r2, r4
 800cd6c:	4629      	mov	r1, r5
 800cd6e:	4630      	mov	r0, r6
 800cd70:	f7ff ff93 	bl	800cc9a <__sfputs_r>
 800cd74:	3001      	adds	r0, #1
 800cd76:	f000 80aa 	beq.w	800cece <_vfiprintf_r+0x20e>
 800cd7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd7c:	445a      	add	r2, fp
 800cd7e:	9209      	str	r2, [sp, #36]	; 0x24
 800cd80:	f89a 3000 	ldrb.w	r3, [sl]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	f000 80a2 	beq.w	800cece <_vfiprintf_r+0x20e>
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd94:	f10a 0a01 	add.w	sl, sl, #1
 800cd98:	9304      	str	r3, [sp, #16]
 800cd9a:	9307      	str	r3, [sp, #28]
 800cd9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cda0:	931a      	str	r3, [sp, #104]	; 0x68
 800cda2:	4654      	mov	r4, sl
 800cda4:	2205      	movs	r2, #5
 800cda6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdaa:	4858      	ldr	r0, [pc, #352]	; (800cf0c <_vfiprintf_r+0x24c>)
 800cdac:	f000 fcbc 	bl	800d728 <memchr>
 800cdb0:	9a04      	ldr	r2, [sp, #16]
 800cdb2:	b9d8      	cbnz	r0, 800cdec <_vfiprintf_r+0x12c>
 800cdb4:	06d1      	lsls	r1, r2, #27
 800cdb6:	bf44      	itt	mi
 800cdb8:	2320      	movmi	r3, #32
 800cdba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdbe:	0713      	lsls	r3, r2, #28
 800cdc0:	bf44      	itt	mi
 800cdc2:	232b      	movmi	r3, #43	; 0x2b
 800cdc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdc8:	f89a 3000 	ldrb.w	r3, [sl]
 800cdcc:	2b2a      	cmp	r3, #42	; 0x2a
 800cdce:	d015      	beq.n	800cdfc <_vfiprintf_r+0x13c>
 800cdd0:	4654      	mov	r4, sl
 800cdd2:	2000      	movs	r0, #0
 800cdd4:	f04f 0c0a 	mov.w	ip, #10
 800cdd8:	9a07      	ldr	r2, [sp, #28]
 800cdda:	4621      	mov	r1, r4
 800cddc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cde0:	3b30      	subs	r3, #48	; 0x30
 800cde2:	2b09      	cmp	r3, #9
 800cde4:	d94e      	bls.n	800ce84 <_vfiprintf_r+0x1c4>
 800cde6:	b1b0      	cbz	r0, 800ce16 <_vfiprintf_r+0x156>
 800cde8:	9207      	str	r2, [sp, #28]
 800cdea:	e014      	b.n	800ce16 <_vfiprintf_r+0x156>
 800cdec:	eba0 0308 	sub.w	r3, r0, r8
 800cdf0:	fa09 f303 	lsl.w	r3, r9, r3
 800cdf4:	4313      	orrs	r3, r2
 800cdf6:	46a2      	mov	sl, r4
 800cdf8:	9304      	str	r3, [sp, #16]
 800cdfa:	e7d2      	b.n	800cda2 <_vfiprintf_r+0xe2>
 800cdfc:	9b03      	ldr	r3, [sp, #12]
 800cdfe:	1d19      	adds	r1, r3, #4
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	9103      	str	r1, [sp, #12]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	bfbb      	ittet	lt
 800ce08:	425b      	neglt	r3, r3
 800ce0a:	f042 0202 	orrlt.w	r2, r2, #2
 800ce0e:	9307      	strge	r3, [sp, #28]
 800ce10:	9307      	strlt	r3, [sp, #28]
 800ce12:	bfb8      	it	lt
 800ce14:	9204      	strlt	r2, [sp, #16]
 800ce16:	7823      	ldrb	r3, [r4, #0]
 800ce18:	2b2e      	cmp	r3, #46	; 0x2e
 800ce1a:	d10c      	bne.n	800ce36 <_vfiprintf_r+0x176>
 800ce1c:	7863      	ldrb	r3, [r4, #1]
 800ce1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ce20:	d135      	bne.n	800ce8e <_vfiprintf_r+0x1ce>
 800ce22:	9b03      	ldr	r3, [sp, #12]
 800ce24:	3402      	adds	r4, #2
 800ce26:	1d1a      	adds	r2, r3, #4
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	9203      	str	r2, [sp, #12]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	bfb8      	it	lt
 800ce30:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce34:	9305      	str	r3, [sp, #20]
 800ce36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cf1c <_vfiprintf_r+0x25c>
 800ce3a:	2203      	movs	r2, #3
 800ce3c:	4650      	mov	r0, sl
 800ce3e:	7821      	ldrb	r1, [r4, #0]
 800ce40:	f000 fc72 	bl	800d728 <memchr>
 800ce44:	b140      	cbz	r0, 800ce58 <_vfiprintf_r+0x198>
 800ce46:	2340      	movs	r3, #64	; 0x40
 800ce48:	eba0 000a 	sub.w	r0, r0, sl
 800ce4c:	fa03 f000 	lsl.w	r0, r3, r0
 800ce50:	9b04      	ldr	r3, [sp, #16]
 800ce52:	3401      	adds	r4, #1
 800ce54:	4303      	orrs	r3, r0
 800ce56:	9304      	str	r3, [sp, #16]
 800ce58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce5c:	2206      	movs	r2, #6
 800ce5e:	482c      	ldr	r0, [pc, #176]	; (800cf10 <_vfiprintf_r+0x250>)
 800ce60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce64:	f000 fc60 	bl	800d728 <memchr>
 800ce68:	2800      	cmp	r0, #0
 800ce6a:	d03f      	beq.n	800ceec <_vfiprintf_r+0x22c>
 800ce6c:	4b29      	ldr	r3, [pc, #164]	; (800cf14 <_vfiprintf_r+0x254>)
 800ce6e:	bb1b      	cbnz	r3, 800ceb8 <_vfiprintf_r+0x1f8>
 800ce70:	9b03      	ldr	r3, [sp, #12]
 800ce72:	3307      	adds	r3, #7
 800ce74:	f023 0307 	bic.w	r3, r3, #7
 800ce78:	3308      	adds	r3, #8
 800ce7a:	9303      	str	r3, [sp, #12]
 800ce7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce7e:	443b      	add	r3, r7
 800ce80:	9309      	str	r3, [sp, #36]	; 0x24
 800ce82:	e767      	b.n	800cd54 <_vfiprintf_r+0x94>
 800ce84:	460c      	mov	r4, r1
 800ce86:	2001      	movs	r0, #1
 800ce88:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce8c:	e7a5      	b.n	800cdda <_vfiprintf_r+0x11a>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	f04f 0c0a 	mov.w	ip, #10
 800ce94:	4619      	mov	r1, r3
 800ce96:	3401      	adds	r4, #1
 800ce98:	9305      	str	r3, [sp, #20]
 800ce9a:	4620      	mov	r0, r4
 800ce9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cea0:	3a30      	subs	r2, #48	; 0x30
 800cea2:	2a09      	cmp	r2, #9
 800cea4:	d903      	bls.n	800ceae <_vfiprintf_r+0x1ee>
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d0c5      	beq.n	800ce36 <_vfiprintf_r+0x176>
 800ceaa:	9105      	str	r1, [sp, #20]
 800ceac:	e7c3      	b.n	800ce36 <_vfiprintf_r+0x176>
 800ceae:	4604      	mov	r4, r0
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ceb6:	e7f0      	b.n	800ce9a <_vfiprintf_r+0x1da>
 800ceb8:	ab03      	add	r3, sp, #12
 800ceba:	9300      	str	r3, [sp, #0]
 800cebc:	462a      	mov	r2, r5
 800cebe:	4630      	mov	r0, r6
 800cec0:	4b15      	ldr	r3, [pc, #84]	; (800cf18 <_vfiprintf_r+0x258>)
 800cec2:	a904      	add	r1, sp, #16
 800cec4:	f3af 8000 	nop.w
 800cec8:	4607      	mov	r7, r0
 800ceca:	1c78      	adds	r0, r7, #1
 800cecc:	d1d6      	bne.n	800ce7c <_vfiprintf_r+0x1bc>
 800cece:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ced0:	07d9      	lsls	r1, r3, #31
 800ced2:	d405      	bmi.n	800cee0 <_vfiprintf_r+0x220>
 800ced4:	89ab      	ldrh	r3, [r5, #12]
 800ced6:	059a      	lsls	r2, r3, #22
 800ced8:	d402      	bmi.n	800cee0 <_vfiprintf_r+0x220>
 800ceda:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cedc:	f7ff fd11 	bl	800c902 <__retarget_lock_release_recursive>
 800cee0:	89ab      	ldrh	r3, [r5, #12]
 800cee2:	065b      	lsls	r3, r3, #25
 800cee4:	f53f af12 	bmi.w	800cd0c <_vfiprintf_r+0x4c>
 800cee8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ceea:	e711      	b.n	800cd10 <_vfiprintf_r+0x50>
 800ceec:	ab03      	add	r3, sp, #12
 800ceee:	9300      	str	r3, [sp, #0]
 800cef0:	462a      	mov	r2, r5
 800cef2:	4630      	mov	r0, r6
 800cef4:	4b08      	ldr	r3, [pc, #32]	; (800cf18 <_vfiprintf_r+0x258>)
 800cef6:	a904      	add	r1, sp, #16
 800cef8:	f000 f882 	bl	800d000 <_printf_i>
 800cefc:	e7e4      	b.n	800cec8 <_vfiprintf_r+0x208>
 800cefe:	bf00      	nop
 800cf00:	0800dbc0 	.word	0x0800dbc0
 800cf04:	0800dbe0 	.word	0x0800dbe0
 800cf08:	0800dba0 	.word	0x0800dba0
 800cf0c:	0800dc00 	.word	0x0800dc00
 800cf10:	0800dc0a 	.word	0x0800dc0a
 800cf14:	00000000 	.word	0x00000000
 800cf18:	0800cc9b 	.word	0x0800cc9b
 800cf1c:	0800dc06 	.word	0x0800dc06

0800cf20 <_printf_common>:
 800cf20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf24:	4616      	mov	r6, r2
 800cf26:	4699      	mov	r9, r3
 800cf28:	688a      	ldr	r2, [r1, #8]
 800cf2a:	690b      	ldr	r3, [r1, #16]
 800cf2c:	4607      	mov	r7, r0
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	bfb8      	it	lt
 800cf32:	4613      	movlt	r3, r2
 800cf34:	6033      	str	r3, [r6, #0]
 800cf36:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cf40:	b10a      	cbz	r2, 800cf46 <_printf_common+0x26>
 800cf42:	3301      	adds	r3, #1
 800cf44:	6033      	str	r3, [r6, #0]
 800cf46:	6823      	ldr	r3, [r4, #0]
 800cf48:	0699      	lsls	r1, r3, #26
 800cf4a:	bf42      	ittt	mi
 800cf4c:	6833      	ldrmi	r3, [r6, #0]
 800cf4e:	3302      	addmi	r3, #2
 800cf50:	6033      	strmi	r3, [r6, #0]
 800cf52:	6825      	ldr	r5, [r4, #0]
 800cf54:	f015 0506 	ands.w	r5, r5, #6
 800cf58:	d106      	bne.n	800cf68 <_printf_common+0x48>
 800cf5a:	f104 0a19 	add.w	sl, r4, #25
 800cf5e:	68e3      	ldr	r3, [r4, #12]
 800cf60:	6832      	ldr	r2, [r6, #0]
 800cf62:	1a9b      	subs	r3, r3, r2
 800cf64:	42ab      	cmp	r3, r5
 800cf66:	dc28      	bgt.n	800cfba <_printf_common+0x9a>
 800cf68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cf6c:	1e13      	subs	r3, r2, #0
 800cf6e:	6822      	ldr	r2, [r4, #0]
 800cf70:	bf18      	it	ne
 800cf72:	2301      	movne	r3, #1
 800cf74:	0692      	lsls	r2, r2, #26
 800cf76:	d42d      	bmi.n	800cfd4 <_printf_common+0xb4>
 800cf78:	4649      	mov	r1, r9
 800cf7a:	4638      	mov	r0, r7
 800cf7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cf80:	47c0      	blx	r8
 800cf82:	3001      	adds	r0, #1
 800cf84:	d020      	beq.n	800cfc8 <_printf_common+0xa8>
 800cf86:	6823      	ldr	r3, [r4, #0]
 800cf88:	68e5      	ldr	r5, [r4, #12]
 800cf8a:	f003 0306 	and.w	r3, r3, #6
 800cf8e:	2b04      	cmp	r3, #4
 800cf90:	bf18      	it	ne
 800cf92:	2500      	movne	r5, #0
 800cf94:	6832      	ldr	r2, [r6, #0]
 800cf96:	f04f 0600 	mov.w	r6, #0
 800cf9a:	68a3      	ldr	r3, [r4, #8]
 800cf9c:	bf08      	it	eq
 800cf9e:	1aad      	subeq	r5, r5, r2
 800cfa0:	6922      	ldr	r2, [r4, #16]
 800cfa2:	bf08      	it	eq
 800cfa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cfa8:	4293      	cmp	r3, r2
 800cfaa:	bfc4      	itt	gt
 800cfac:	1a9b      	subgt	r3, r3, r2
 800cfae:	18ed      	addgt	r5, r5, r3
 800cfb0:	341a      	adds	r4, #26
 800cfb2:	42b5      	cmp	r5, r6
 800cfb4:	d11a      	bne.n	800cfec <_printf_common+0xcc>
 800cfb6:	2000      	movs	r0, #0
 800cfb8:	e008      	b.n	800cfcc <_printf_common+0xac>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	4652      	mov	r2, sl
 800cfbe:	4649      	mov	r1, r9
 800cfc0:	4638      	mov	r0, r7
 800cfc2:	47c0      	blx	r8
 800cfc4:	3001      	adds	r0, #1
 800cfc6:	d103      	bne.n	800cfd0 <_printf_common+0xb0>
 800cfc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cfcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfd0:	3501      	adds	r5, #1
 800cfd2:	e7c4      	b.n	800cf5e <_printf_common+0x3e>
 800cfd4:	2030      	movs	r0, #48	; 0x30
 800cfd6:	18e1      	adds	r1, r4, r3
 800cfd8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cfdc:	1c5a      	adds	r2, r3, #1
 800cfde:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cfe2:	4422      	add	r2, r4
 800cfe4:	3302      	adds	r3, #2
 800cfe6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cfea:	e7c5      	b.n	800cf78 <_printf_common+0x58>
 800cfec:	2301      	movs	r3, #1
 800cfee:	4622      	mov	r2, r4
 800cff0:	4649      	mov	r1, r9
 800cff2:	4638      	mov	r0, r7
 800cff4:	47c0      	blx	r8
 800cff6:	3001      	adds	r0, #1
 800cff8:	d0e6      	beq.n	800cfc8 <_printf_common+0xa8>
 800cffa:	3601      	adds	r6, #1
 800cffc:	e7d9      	b.n	800cfb2 <_printf_common+0x92>
	...

0800d000 <_printf_i>:
 800d000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d004:	460c      	mov	r4, r1
 800d006:	7e27      	ldrb	r7, [r4, #24]
 800d008:	4691      	mov	r9, r2
 800d00a:	2f78      	cmp	r7, #120	; 0x78
 800d00c:	4680      	mov	r8, r0
 800d00e:	469a      	mov	sl, r3
 800d010:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d012:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d016:	d807      	bhi.n	800d028 <_printf_i+0x28>
 800d018:	2f62      	cmp	r7, #98	; 0x62
 800d01a:	d80a      	bhi.n	800d032 <_printf_i+0x32>
 800d01c:	2f00      	cmp	r7, #0
 800d01e:	f000 80d9 	beq.w	800d1d4 <_printf_i+0x1d4>
 800d022:	2f58      	cmp	r7, #88	; 0x58
 800d024:	f000 80a4 	beq.w	800d170 <_printf_i+0x170>
 800d028:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d02c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d030:	e03a      	b.n	800d0a8 <_printf_i+0xa8>
 800d032:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d036:	2b15      	cmp	r3, #21
 800d038:	d8f6      	bhi.n	800d028 <_printf_i+0x28>
 800d03a:	a001      	add	r0, pc, #4	; (adr r0, 800d040 <_printf_i+0x40>)
 800d03c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d040:	0800d099 	.word	0x0800d099
 800d044:	0800d0ad 	.word	0x0800d0ad
 800d048:	0800d029 	.word	0x0800d029
 800d04c:	0800d029 	.word	0x0800d029
 800d050:	0800d029 	.word	0x0800d029
 800d054:	0800d029 	.word	0x0800d029
 800d058:	0800d0ad 	.word	0x0800d0ad
 800d05c:	0800d029 	.word	0x0800d029
 800d060:	0800d029 	.word	0x0800d029
 800d064:	0800d029 	.word	0x0800d029
 800d068:	0800d029 	.word	0x0800d029
 800d06c:	0800d1bb 	.word	0x0800d1bb
 800d070:	0800d0dd 	.word	0x0800d0dd
 800d074:	0800d19d 	.word	0x0800d19d
 800d078:	0800d029 	.word	0x0800d029
 800d07c:	0800d029 	.word	0x0800d029
 800d080:	0800d1dd 	.word	0x0800d1dd
 800d084:	0800d029 	.word	0x0800d029
 800d088:	0800d0dd 	.word	0x0800d0dd
 800d08c:	0800d029 	.word	0x0800d029
 800d090:	0800d029 	.word	0x0800d029
 800d094:	0800d1a5 	.word	0x0800d1a5
 800d098:	680b      	ldr	r3, [r1, #0]
 800d09a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d09e:	1d1a      	adds	r2, r3, #4
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	600a      	str	r2, [r1, #0]
 800d0a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	e0a4      	b.n	800d1f6 <_printf_i+0x1f6>
 800d0ac:	6825      	ldr	r5, [r4, #0]
 800d0ae:	6808      	ldr	r0, [r1, #0]
 800d0b0:	062e      	lsls	r6, r5, #24
 800d0b2:	f100 0304 	add.w	r3, r0, #4
 800d0b6:	d50a      	bpl.n	800d0ce <_printf_i+0xce>
 800d0b8:	6805      	ldr	r5, [r0, #0]
 800d0ba:	600b      	str	r3, [r1, #0]
 800d0bc:	2d00      	cmp	r5, #0
 800d0be:	da03      	bge.n	800d0c8 <_printf_i+0xc8>
 800d0c0:	232d      	movs	r3, #45	; 0x2d
 800d0c2:	426d      	negs	r5, r5
 800d0c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0c8:	230a      	movs	r3, #10
 800d0ca:	485e      	ldr	r0, [pc, #376]	; (800d244 <_printf_i+0x244>)
 800d0cc:	e019      	b.n	800d102 <_printf_i+0x102>
 800d0ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d0d2:	6805      	ldr	r5, [r0, #0]
 800d0d4:	600b      	str	r3, [r1, #0]
 800d0d6:	bf18      	it	ne
 800d0d8:	b22d      	sxthne	r5, r5
 800d0da:	e7ef      	b.n	800d0bc <_printf_i+0xbc>
 800d0dc:	680b      	ldr	r3, [r1, #0]
 800d0de:	6825      	ldr	r5, [r4, #0]
 800d0e0:	1d18      	adds	r0, r3, #4
 800d0e2:	6008      	str	r0, [r1, #0]
 800d0e4:	0628      	lsls	r0, r5, #24
 800d0e6:	d501      	bpl.n	800d0ec <_printf_i+0xec>
 800d0e8:	681d      	ldr	r5, [r3, #0]
 800d0ea:	e002      	b.n	800d0f2 <_printf_i+0xf2>
 800d0ec:	0669      	lsls	r1, r5, #25
 800d0ee:	d5fb      	bpl.n	800d0e8 <_printf_i+0xe8>
 800d0f0:	881d      	ldrh	r5, [r3, #0]
 800d0f2:	2f6f      	cmp	r7, #111	; 0x6f
 800d0f4:	bf0c      	ite	eq
 800d0f6:	2308      	moveq	r3, #8
 800d0f8:	230a      	movne	r3, #10
 800d0fa:	4852      	ldr	r0, [pc, #328]	; (800d244 <_printf_i+0x244>)
 800d0fc:	2100      	movs	r1, #0
 800d0fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d102:	6866      	ldr	r6, [r4, #4]
 800d104:	2e00      	cmp	r6, #0
 800d106:	bfa8      	it	ge
 800d108:	6821      	ldrge	r1, [r4, #0]
 800d10a:	60a6      	str	r6, [r4, #8]
 800d10c:	bfa4      	itt	ge
 800d10e:	f021 0104 	bicge.w	r1, r1, #4
 800d112:	6021      	strge	r1, [r4, #0]
 800d114:	b90d      	cbnz	r5, 800d11a <_printf_i+0x11a>
 800d116:	2e00      	cmp	r6, #0
 800d118:	d04d      	beq.n	800d1b6 <_printf_i+0x1b6>
 800d11a:	4616      	mov	r6, r2
 800d11c:	fbb5 f1f3 	udiv	r1, r5, r3
 800d120:	fb03 5711 	mls	r7, r3, r1, r5
 800d124:	5dc7      	ldrb	r7, [r0, r7]
 800d126:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d12a:	462f      	mov	r7, r5
 800d12c:	42bb      	cmp	r3, r7
 800d12e:	460d      	mov	r5, r1
 800d130:	d9f4      	bls.n	800d11c <_printf_i+0x11c>
 800d132:	2b08      	cmp	r3, #8
 800d134:	d10b      	bne.n	800d14e <_printf_i+0x14e>
 800d136:	6823      	ldr	r3, [r4, #0]
 800d138:	07df      	lsls	r7, r3, #31
 800d13a:	d508      	bpl.n	800d14e <_printf_i+0x14e>
 800d13c:	6923      	ldr	r3, [r4, #16]
 800d13e:	6861      	ldr	r1, [r4, #4]
 800d140:	4299      	cmp	r1, r3
 800d142:	bfde      	ittt	le
 800d144:	2330      	movle	r3, #48	; 0x30
 800d146:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d14a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d14e:	1b92      	subs	r2, r2, r6
 800d150:	6122      	str	r2, [r4, #16]
 800d152:	464b      	mov	r3, r9
 800d154:	4621      	mov	r1, r4
 800d156:	4640      	mov	r0, r8
 800d158:	f8cd a000 	str.w	sl, [sp]
 800d15c:	aa03      	add	r2, sp, #12
 800d15e:	f7ff fedf 	bl	800cf20 <_printf_common>
 800d162:	3001      	adds	r0, #1
 800d164:	d14c      	bne.n	800d200 <_printf_i+0x200>
 800d166:	f04f 30ff 	mov.w	r0, #4294967295
 800d16a:	b004      	add	sp, #16
 800d16c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d170:	4834      	ldr	r0, [pc, #208]	; (800d244 <_printf_i+0x244>)
 800d172:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d176:	680e      	ldr	r6, [r1, #0]
 800d178:	6823      	ldr	r3, [r4, #0]
 800d17a:	f856 5b04 	ldr.w	r5, [r6], #4
 800d17e:	061f      	lsls	r7, r3, #24
 800d180:	600e      	str	r6, [r1, #0]
 800d182:	d514      	bpl.n	800d1ae <_printf_i+0x1ae>
 800d184:	07d9      	lsls	r1, r3, #31
 800d186:	bf44      	itt	mi
 800d188:	f043 0320 	orrmi.w	r3, r3, #32
 800d18c:	6023      	strmi	r3, [r4, #0]
 800d18e:	b91d      	cbnz	r5, 800d198 <_printf_i+0x198>
 800d190:	6823      	ldr	r3, [r4, #0]
 800d192:	f023 0320 	bic.w	r3, r3, #32
 800d196:	6023      	str	r3, [r4, #0]
 800d198:	2310      	movs	r3, #16
 800d19a:	e7af      	b.n	800d0fc <_printf_i+0xfc>
 800d19c:	6823      	ldr	r3, [r4, #0]
 800d19e:	f043 0320 	orr.w	r3, r3, #32
 800d1a2:	6023      	str	r3, [r4, #0]
 800d1a4:	2378      	movs	r3, #120	; 0x78
 800d1a6:	4828      	ldr	r0, [pc, #160]	; (800d248 <_printf_i+0x248>)
 800d1a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d1ac:	e7e3      	b.n	800d176 <_printf_i+0x176>
 800d1ae:	065e      	lsls	r6, r3, #25
 800d1b0:	bf48      	it	mi
 800d1b2:	b2ad      	uxthmi	r5, r5
 800d1b4:	e7e6      	b.n	800d184 <_printf_i+0x184>
 800d1b6:	4616      	mov	r6, r2
 800d1b8:	e7bb      	b.n	800d132 <_printf_i+0x132>
 800d1ba:	680b      	ldr	r3, [r1, #0]
 800d1bc:	6826      	ldr	r6, [r4, #0]
 800d1be:	1d1d      	adds	r5, r3, #4
 800d1c0:	6960      	ldr	r0, [r4, #20]
 800d1c2:	600d      	str	r5, [r1, #0]
 800d1c4:	0635      	lsls	r5, r6, #24
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	d501      	bpl.n	800d1ce <_printf_i+0x1ce>
 800d1ca:	6018      	str	r0, [r3, #0]
 800d1cc:	e002      	b.n	800d1d4 <_printf_i+0x1d4>
 800d1ce:	0671      	lsls	r1, r6, #25
 800d1d0:	d5fb      	bpl.n	800d1ca <_printf_i+0x1ca>
 800d1d2:	8018      	strh	r0, [r3, #0]
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	4616      	mov	r6, r2
 800d1d8:	6123      	str	r3, [r4, #16]
 800d1da:	e7ba      	b.n	800d152 <_printf_i+0x152>
 800d1dc:	680b      	ldr	r3, [r1, #0]
 800d1de:	1d1a      	adds	r2, r3, #4
 800d1e0:	600a      	str	r2, [r1, #0]
 800d1e2:	681e      	ldr	r6, [r3, #0]
 800d1e4:	2100      	movs	r1, #0
 800d1e6:	4630      	mov	r0, r6
 800d1e8:	6862      	ldr	r2, [r4, #4]
 800d1ea:	f000 fa9d 	bl	800d728 <memchr>
 800d1ee:	b108      	cbz	r0, 800d1f4 <_printf_i+0x1f4>
 800d1f0:	1b80      	subs	r0, r0, r6
 800d1f2:	6060      	str	r0, [r4, #4]
 800d1f4:	6863      	ldr	r3, [r4, #4]
 800d1f6:	6123      	str	r3, [r4, #16]
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1fe:	e7a8      	b.n	800d152 <_printf_i+0x152>
 800d200:	4632      	mov	r2, r6
 800d202:	4649      	mov	r1, r9
 800d204:	4640      	mov	r0, r8
 800d206:	6923      	ldr	r3, [r4, #16]
 800d208:	47d0      	blx	sl
 800d20a:	3001      	adds	r0, #1
 800d20c:	d0ab      	beq.n	800d166 <_printf_i+0x166>
 800d20e:	6823      	ldr	r3, [r4, #0]
 800d210:	079b      	lsls	r3, r3, #30
 800d212:	d413      	bmi.n	800d23c <_printf_i+0x23c>
 800d214:	68e0      	ldr	r0, [r4, #12]
 800d216:	9b03      	ldr	r3, [sp, #12]
 800d218:	4298      	cmp	r0, r3
 800d21a:	bfb8      	it	lt
 800d21c:	4618      	movlt	r0, r3
 800d21e:	e7a4      	b.n	800d16a <_printf_i+0x16a>
 800d220:	2301      	movs	r3, #1
 800d222:	4632      	mov	r2, r6
 800d224:	4649      	mov	r1, r9
 800d226:	4640      	mov	r0, r8
 800d228:	47d0      	blx	sl
 800d22a:	3001      	adds	r0, #1
 800d22c:	d09b      	beq.n	800d166 <_printf_i+0x166>
 800d22e:	3501      	adds	r5, #1
 800d230:	68e3      	ldr	r3, [r4, #12]
 800d232:	9903      	ldr	r1, [sp, #12]
 800d234:	1a5b      	subs	r3, r3, r1
 800d236:	42ab      	cmp	r3, r5
 800d238:	dcf2      	bgt.n	800d220 <_printf_i+0x220>
 800d23a:	e7eb      	b.n	800d214 <_printf_i+0x214>
 800d23c:	2500      	movs	r5, #0
 800d23e:	f104 0619 	add.w	r6, r4, #25
 800d242:	e7f5      	b.n	800d230 <_printf_i+0x230>
 800d244:	0800dc11 	.word	0x0800dc11
 800d248:	0800dc22 	.word	0x0800dc22

0800d24c <_sbrk_r>:
 800d24c:	b538      	push	{r3, r4, r5, lr}
 800d24e:	2300      	movs	r3, #0
 800d250:	4d05      	ldr	r5, [pc, #20]	; (800d268 <_sbrk_r+0x1c>)
 800d252:	4604      	mov	r4, r0
 800d254:	4608      	mov	r0, r1
 800d256:	602b      	str	r3, [r5, #0]
 800d258:	f7f6 f9ee 	bl	8003638 <_sbrk>
 800d25c:	1c43      	adds	r3, r0, #1
 800d25e:	d102      	bne.n	800d266 <_sbrk_r+0x1a>
 800d260:	682b      	ldr	r3, [r5, #0]
 800d262:	b103      	cbz	r3, 800d266 <_sbrk_r+0x1a>
 800d264:	6023      	str	r3, [r4, #0]
 800d266:	bd38      	pop	{r3, r4, r5, pc}
 800d268:	200015b4 	.word	0x200015b4

0800d26c <__sread>:
 800d26c:	b510      	push	{r4, lr}
 800d26e:	460c      	mov	r4, r1
 800d270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d274:	f000 fafe 	bl	800d874 <_read_r>
 800d278:	2800      	cmp	r0, #0
 800d27a:	bfab      	itete	ge
 800d27c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d27e:	89a3      	ldrhlt	r3, [r4, #12]
 800d280:	181b      	addge	r3, r3, r0
 800d282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d286:	bfac      	ite	ge
 800d288:	6563      	strge	r3, [r4, #84]	; 0x54
 800d28a:	81a3      	strhlt	r3, [r4, #12]
 800d28c:	bd10      	pop	{r4, pc}

0800d28e <__swrite>:
 800d28e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d292:	461f      	mov	r7, r3
 800d294:	898b      	ldrh	r3, [r1, #12]
 800d296:	4605      	mov	r5, r0
 800d298:	05db      	lsls	r3, r3, #23
 800d29a:	460c      	mov	r4, r1
 800d29c:	4616      	mov	r6, r2
 800d29e:	d505      	bpl.n	800d2ac <__swrite+0x1e>
 800d2a0:	2302      	movs	r3, #2
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2a8:	f000 f9c8 	bl	800d63c <_lseek_r>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	4632      	mov	r2, r6
 800d2b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d2b4:	81a3      	strh	r3, [r4, #12]
 800d2b6:	4628      	mov	r0, r5
 800d2b8:	463b      	mov	r3, r7
 800d2ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2c2:	f000 b869 	b.w	800d398 <_write_r>

0800d2c6 <__sseek>:
 800d2c6:	b510      	push	{r4, lr}
 800d2c8:	460c      	mov	r4, r1
 800d2ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ce:	f000 f9b5 	bl	800d63c <_lseek_r>
 800d2d2:	1c43      	adds	r3, r0, #1
 800d2d4:	89a3      	ldrh	r3, [r4, #12]
 800d2d6:	bf15      	itete	ne
 800d2d8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d2da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d2de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d2e2:	81a3      	strheq	r3, [r4, #12]
 800d2e4:	bf18      	it	ne
 800d2e6:	81a3      	strhne	r3, [r4, #12]
 800d2e8:	bd10      	pop	{r4, pc}

0800d2ea <__sclose>:
 800d2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ee:	f000 b8d3 	b.w	800d498 <_close_r>
	...

0800d2f4 <__swbuf_r>:
 800d2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2f6:	460e      	mov	r6, r1
 800d2f8:	4614      	mov	r4, r2
 800d2fa:	4605      	mov	r5, r0
 800d2fc:	b118      	cbz	r0, 800d306 <__swbuf_r+0x12>
 800d2fe:	6983      	ldr	r3, [r0, #24]
 800d300:	b90b      	cbnz	r3, 800d306 <__swbuf_r+0x12>
 800d302:	f7ff fa5f 	bl	800c7c4 <__sinit>
 800d306:	4b21      	ldr	r3, [pc, #132]	; (800d38c <__swbuf_r+0x98>)
 800d308:	429c      	cmp	r4, r3
 800d30a:	d12b      	bne.n	800d364 <__swbuf_r+0x70>
 800d30c:	686c      	ldr	r4, [r5, #4]
 800d30e:	69a3      	ldr	r3, [r4, #24]
 800d310:	60a3      	str	r3, [r4, #8]
 800d312:	89a3      	ldrh	r3, [r4, #12]
 800d314:	071a      	lsls	r2, r3, #28
 800d316:	d52f      	bpl.n	800d378 <__swbuf_r+0x84>
 800d318:	6923      	ldr	r3, [r4, #16]
 800d31a:	b36b      	cbz	r3, 800d378 <__swbuf_r+0x84>
 800d31c:	6923      	ldr	r3, [r4, #16]
 800d31e:	6820      	ldr	r0, [r4, #0]
 800d320:	b2f6      	uxtb	r6, r6
 800d322:	1ac0      	subs	r0, r0, r3
 800d324:	6963      	ldr	r3, [r4, #20]
 800d326:	4637      	mov	r7, r6
 800d328:	4283      	cmp	r3, r0
 800d32a:	dc04      	bgt.n	800d336 <__swbuf_r+0x42>
 800d32c:	4621      	mov	r1, r4
 800d32e:	4628      	mov	r0, r5
 800d330:	f000 f948 	bl	800d5c4 <_fflush_r>
 800d334:	bb30      	cbnz	r0, 800d384 <__swbuf_r+0x90>
 800d336:	68a3      	ldr	r3, [r4, #8]
 800d338:	3001      	adds	r0, #1
 800d33a:	3b01      	subs	r3, #1
 800d33c:	60a3      	str	r3, [r4, #8]
 800d33e:	6823      	ldr	r3, [r4, #0]
 800d340:	1c5a      	adds	r2, r3, #1
 800d342:	6022      	str	r2, [r4, #0]
 800d344:	701e      	strb	r6, [r3, #0]
 800d346:	6963      	ldr	r3, [r4, #20]
 800d348:	4283      	cmp	r3, r0
 800d34a:	d004      	beq.n	800d356 <__swbuf_r+0x62>
 800d34c:	89a3      	ldrh	r3, [r4, #12]
 800d34e:	07db      	lsls	r3, r3, #31
 800d350:	d506      	bpl.n	800d360 <__swbuf_r+0x6c>
 800d352:	2e0a      	cmp	r6, #10
 800d354:	d104      	bne.n	800d360 <__swbuf_r+0x6c>
 800d356:	4621      	mov	r1, r4
 800d358:	4628      	mov	r0, r5
 800d35a:	f000 f933 	bl	800d5c4 <_fflush_r>
 800d35e:	b988      	cbnz	r0, 800d384 <__swbuf_r+0x90>
 800d360:	4638      	mov	r0, r7
 800d362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d364:	4b0a      	ldr	r3, [pc, #40]	; (800d390 <__swbuf_r+0x9c>)
 800d366:	429c      	cmp	r4, r3
 800d368:	d101      	bne.n	800d36e <__swbuf_r+0x7a>
 800d36a:	68ac      	ldr	r4, [r5, #8]
 800d36c:	e7cf      	b.n	800d30e <__swbuf_r+0x1a>
 800d36e:	4b09      	ldr	r3, [pc, #36]	; (800d394 <__swbuf_r+0xa0>)
 800d370:	429c      	cmp	r4, r3
 800d372:	bf08      	it	eq
 800d374:	68ec      	ldreq	r4, [r5, #12]
 800d376:	e7ca      	b.n	800d30e <__swbuf_r+0x1a>
 800d378:	4621      	mov	r1, r4
 800d37a:	4628      	mov	r0, r5
 800d37c:	f000 f81e 	bl	800d3bc <__swsetup_r>
 800d380:	2800      	cmp	r0, #0
 800d382:	d0cb      	beq.n	800d31c <__swbuf_r+0x28>
 800d384:	f04f 37ff 	mov.w	r7, #4294967295
 800d388:	e7ea      	b.n	800d360 <__swbuf_r+0x6c>
 800d38a:	bf00      	nop
 800d38c:	0800dbc0 	.word	0x0800dbc0
 800d390:	0800dbe0 	.word	0x0800dbe0
 800d394:	0800dba0 	.word	0x0800dba0

0800d398 <_write_r>:
 800d398:	b538      	push	{r3, r4, r5, lr}
 800d39a:	4604      	mov	r4, r0
 800d39c:	4608      	mov	r0, r1
 800d39e:	4611      	mov	r1, r2
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	4d05      	ldr	r5, [pc, #20]	; (800d3b8 <_write_r+0x20>)
 800d3a4:	602a      	str	r2, [r5, #0]
 800d3a6:	461a      	mov	r2, r3
 800d3a8:	f7f4 ff5c 	bl	8002264 <_write>
 800d3ac:	1c43      	adds	r3, r0, #1
 800d3ae:	d102      	bne.n	800d3b6 <_write_r+0x1e>
 800d3b0:	682b      	ldr	r3, [r5, #0]
 800d3b2:	b103      	cbz	r3, 800d3b6 <_write_r+0x1e>
 800d3b4:	6023      	str	r3, [r4, #0]
 800d3b6:	bd38      	pop	{r3, r4, r5, pc}
 800d3b8:	200015b4 	.word	0x200015b4

0800d3bc <__swsetup_r>:
 800d3bc:	4b32      	ldr	r3, [pc, #200]	; (800d488 <__swsetup_r+0xcc>)
 800d3be:	b570      	push	{r4, r5, r6, lr}
 800d3c0:	681d      	ldr	r5, [r3, #0]
 800d3c2:	4606      	mov	r6, r0
 800d3c4:	460c      	mov	r4, r1
 800d3c6:	b125      	cbz	r5, 800d3d2 <__swsetup_r+0x16>
 800d3c8:	69ab      	ldr	r3, [r5, #24]
 800d3ca:	b913      	cbnz	r3, 800d3d2 <__swsetup_r+0x16>
 800d3cc:	4628      	mov	r0, r5
 800d3ce:	f7ff f9f9 	bl	800c7c4 <__sinit>
 800d3d2:	4b2e      	ldr	r3, [pc, #184]	; (800d48c <__swsetup_r+0xd0>)
 800d3d4:	429c      	cmp	r4, r3
 800d3d6:	d10f      	bne.n	800d3f8 <__swsetup_r+0x3c>
 800d3d8:	686c      	ldr	r4, [r5, #4]
 800d3da:	89a3      	ldrh	r3, [r4, #12]
 800d3dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3e0:	0719      	lsls	r1, r3, #28
 800d3e2:	d42c      	bmi.n	800d43e <__swsetup_r+0x82>
 800d3e4:	06dd      	lsls	r5, r3, #27
 800d3e6:	d411      	bmi.n	800d40c <__swsetup_r+0x50>
 800d3e8:	2309      	movs	r3, #9
 800d3ea:	6033      	str	r3, [r6, #0]
 800d3ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3f4:	81a3      	strh	r3, [r4, #12]
 800d3f6:	e03e      	b.n	800d476 <__swsetup_r+0xba>
 800d3f8:	4b25      	ldr	r3, [pc, #148]	; (800d490 <__swsetup_r+0xd4>)
 800d3fa:	429c      	cmp	r4, r3
 800d3fc:	d101      	bne.n	800d402 <__swsetup_r+0x46>
 800d3fe:	68ac      	ldr	r4, [r5, #8]
 800d400:	e7eb      	b.n	800d3da <__swsetup_r+0x1e>
 800d402:	4b24      	ldr	r3, [pc, #144]	; (800d494 <__swsetup_r+0xd8>)
 800d404:	429c      	cmp	r4, r3
 800d406:	bf08      	it	eq
 800d408:	68ec      	ldreq	r4, [r5, #12]
 800d40a:	e7e6      	b.n	800d3da <__swsetup_r+0x1e>
 800d40c:	0758      	lsls	r0, r3, #29
 800d40e:	d512      	bpl.n	800d436 <__swsetup_r+0x7a>
 800d410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d412:	b141      	cbz	r1, 800d426 <__swsetup_r+0x6a>
 800d414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d418:	4299      	cmp	r1, r3
 800d41a:	d002      	beq.n	800d422 <__swsetup_r+0x66>
 800d41c:	4630      	mov	r0, r6
 800d41e:	f000 f9b7 	bl	800d790 <_free_r>
 800d422:	2300      	movs	r3, #0
 800d424:	6363      	str	r3, [r4, #52]	; 0x34
 800d426:	89a3      	ldrh	r3, [r4, #12]
 800d428:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d42c:	81a3      	strh	r3, [r4, #12]
 800d42e:	2300      	movs	r3, #0
 800d430:	6063      	str	r3, [r4, #4]
 800d432:	6923      	ldr	r3, [r4, #16]
 800d434:	6023      	str	r3, [r4, #0]
 800d436:	89a3      	ldrh	r3, [r4, #12]
 800d438:	f043 0308 	orr.w	r3, r3, #8
 800d43c:	81a3      	strh	r3, [r4, #12]
 800d43e:	6923      	ldr	r3, [r4, #16]
 800d440:	b94b      	cbnz	r3, 800d456 <__swsetup_r+0x9a>
 800d442:	89a3      	ldrh	r3, [r4, #12]
 800d444:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d44c:	d003      	beq.n	800d456 <__swsetup_r+0x9a>
 800d44e:	4621      	mov	r1, r4
 800d450:	4630      	mov	r0, r6
 800d452:	f000 f929 	bl	800d6a8 <__smakebuf_r>
 800d456:	89a0      	ldrh	r0, [r4, #12]
 800d458:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d45c:	f010 0301 	ands.w	r3, r0, #1
 800d460:	d00a      	beq.n	800d478 <__swsetup_r+0xbc>
 800d462:	2300      	movs	r3, #0
 800d464:	60a3      	str	r3, [r4, #8]
 800d466:	6963      	ldr	r3, [r4, #20]
 800d468:	425b      	negs	r3, r3
 800d46a:	61a3      	str	r3, [r4, #24]
 800d46c:	6923      	ldr	r3, [r4, #16]
 800d46e:	b943      	cbnz	r3, 800d482 <__swsetup_r+0xc6>
 800d470:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d474:	d1ba      	bne.n	800d3ec <__swsetup_r+0x30>
 800d476:	bd70      	pop	{r4, r5, r6, pc}
 800d478:	0781      	lsls	r1, r0, #30
 800d47a:	bf58      	it	pl
 800d47c:	6963      	ldrpl	r3, [r4, #20]
 800d47e:	60a3      	str	r3, [r4, #8]
 800d480:	e7f4      	b.n	800d46c <__swsetup_r+0xb0>
 800d482:	2000      	movs	r0, #0
 800d484:	e7f7      	b.n	800d476 <__swsetup_r+0xba>
 800d486:	bf00      	nop
 800d488:	2000018c 	.word	0x2000018c
 800d48c:	0800dbc0 	.word	0x0800dbc0
 800d490:	0800dbe0 	.word	0x0800dbe0
 800d494:	0800dba0 	.word	0x0800dba0

0800d498 <_close_r>:
 800d498:	b538      	push	{r3, r4, r5, lr}
 800d49a:	2300      	movs	r3, #0
 800d49c:	4d05      	ldr	r5, [pc, #20]	; (800d4b4 <_close_r+0x1c>)
 800d49e:	4604      	mov	r4, r0
 800d4a0:	4608      	mov	r0, r1
 800d4a2:	602b      	str	r3, [r5, #0]
 800d4a4:	f7f6 f897 	bl	80035d6 <_close>
 800d4a8:	1c43      	adds	r3, r0, #1
 800d4aa:	d102      	bne.n	800d4b2 <_close_r+0x1a>
 800d4ac:	682b      	ldr	r3, [r5, #0]
 800d4ae:	b103      	cbz	r3, 800d4b2 <_close_r+0x1a>
 800d4b0:	6023      	str	r3, [r4, #0]
 800d4b2:	bd38      	pop	{r3, r4, r5, pc}
 800d4b4:	200015b4 	.word	0x200015b4

0800d4b8 <__sflush_r>:
 800d4b8:	898a      	ldrh	r2, [r1, #12]
 800d4ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4be:	4605      	mov	r5, r0
 800d4c0:	0710      	lsls	r0, r2, #28
 800d4c2:	460c      	mov	r4, r1
 800d4c4:	d458      	bmi.n	800d578 <__sflush_r+0xc0>
 800d4c6:	684b      	ldr	r3, [r1, #4]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	dc05      	bgt.n	800d4d8 <__sflush_r+0x20>
 800d4cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	dc02      	bgt.n	800d4d8 <__sflush_r+0x20>
 800d4d2:	2000      	movs	r0, #0
 800d4d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d4da:	2e00      	cmp	r6, #0
 800d4dc:	d0f9      	beq.n	800d4d2 <__sflush_r+0x1a>
 800d4de:	2300      	movs	r3, #0
 800d4e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d4e4:	682f      	ldr	r7, [r5, #0]
 800d4e6:	602b      	str	r3, [r5, #0]
 800d4e8:	d032      	beq.n	800d550 <__sflush_r+0x98>
 800d4ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d4ec:	89a3      	ldrh	r3, [r4, #12]
 800d4ee:	075a      	lsls	r2, r3, #29
 800d4f0:	d505      	bpl.n	800d4fe <__sflush_r+0x46>
 800d4f2:	6863      	ldr	r3, [r4, #4]
 800d4f4:	1ac0      	subs	r0, r0, r3
 800d4f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d4f8:	b10b      	cbz	r3, 800d4fe <__sflush_r+0x46>
 800d4fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d4fc:	1ac0      	subs	r0, r0, r3
 800d4fe:	2300      	movs	r3, #0
 800d500:	4602      	mov	r2, r0
 800d502:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d504:	4628      	mov	r0, r5
 800d506:	6a21      	ldr	r1, [r4, #32]
 800d508:	47b0      	blx	r6
 800d50a:	1c43      	adds	r3, r0, #1
 800d50c:	89a3      	ldrh	r3, [r4, #12]
 800d50e:	d106      	bne.n	800d51e <__sflush_r+0x66>
 800d510:	6829      	ldr	r1, [r5, #0]
 800d512:	291d      	cmp	r1, #29
 800d514:	d82c      	bhi.n	800d570 <__sflush_r+0xb8>
 800d516:	4a2a      	ldr	r2, [pc, #168]	; (800d5c0 <__sflush_r+0x108>)
 800d518:	40ca      	lsrs	r2, r1
 800d51a:	07d6      	lsls	r6, r2, #31
 800d51c:	d528      	bpl.n	800d570 <__sflush_r+0xb8>
 800d51e:	2200      	movs	r2, #0
 800d520:	6062      	str	r2, [r4, #4]
 800d522:	6922      	ldr	r2, [r4, #16]
 800d524:	04d9      	lsls	r1, r3, #19
 800d526:	6022      	str	r2, [r4, #0]
 800d528:	d504      	bpl.n	800d534 <__sflush_r+0x7c>
 800d52a:	1c42      	adds	r2, r0, #1
 800d52c:	d101      	bne.n	800d532 <__sflush_r+0x7a>
 800d52e:	682b      	ldr	r3, [r5, #0]
 800d530:	b903      	cbnz	r3, 800d534 <__sflush_r+0x7c>
 800d532:	6560      	str	r0, [r4, #84]	; 0x54
 800d534:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d536:	602f      	str	r7, [r5, #0]
 800d538:	2900      	cmp	r1, #0
 800d53a:	d0ca      	beq.n	800d4d2 <__sflush_r+0x1a>
 800d53c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d540:	4299      	cmp	r1, r3
 800d542:	d002      	beq.n	800d54a <__sflush_r+0x92>
 800d544:	4628      	mov	r0, r5
 800d546:	f000 f923 	bl	800d790 <_free_r>
 800d54a:	2000      	movs	r0, #0
 800d54c:	6360      	str	r0, [r4, #52]	; 0x34
 800d54e:	e7c1      	b.n	800d4d4 <__sflush_r+0x1c>
 800d550:	6a21      	ldr	r1, [r4, #32]
 800d552:	2301      	movs	r3, #1
 800d554:	4628      	mov	r0, r5
 800d556:	47b0      	blx	r6
 800d558:	1c41      	adds	r1, r0, #1
 800d55a:	d1c7      	bne.n	800d4ec <__sflush_r+0x34>
 800d55c:	682b      	ldr	r3, [r5, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d0c4      	beq.n	800d4ec <__sflush_r+0x34>
 800d562:	2b1d      	cmp	r3, #29
 800d564:	d001      	beq.n	800d56a <__sflush_r+0xb2>
 800d566:	2b16      	cmp	r3, #22
 800d568:	d101      	bne.n	800d56e <__sflush_r+0xb6>
 800d56a:	602f      	str	r7, [r5, #0]
 800d56c:	e7b1      	b.n	800d4d2 <__sflush_r+0x1a>
 800d56e:	89a3      	ldrh	r3, [r4, #12]
 800d570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d574:	81a3      	strh	r3, [r4, #12]
 800d576:	e7ad      	b.n	800d4d4 <__sflush_r+0x1c>
 800d578:	690f      	ldr	r7, [r1, #16]
 800d57a:	2f00      	cmp	r7, #0
 800d57c:	d0a9      	beq.n	800d4d2 <__sflush_r+0x1a>
 800d57e:	0793      	lsls	r3, r2, #30
 800d580:	bf18      	it	ne
 800d582:	2300      	movne	r3, #0
 800d584:	680e      	ldr	r6, [r1, #0]
 800d586:	bf08      	it	eq
 800d588:	694b      	ldreq	r3, [r1, #20]
 800d58a:	eba6 0807 	sub.w	r8, r6, r7
 800d58e:	600f      	str	r7, [r1, #0]
 800d590:	608b      	str	r3, [r1, #8]
 800d592:	f1b8 0f00 	cmp.w	r8, #0
 800d596:	dd9c      	ble.n	800d4d2 <__sflush_r+0x1a>
 800d598:	4643      	mov	r3, r8
 800d59a:	463a      	mov	r2, r7
 800d59c:	4628      	mov	r0, r5
 800d59e:	6a21      	ldr	r1, [r4, #32]
 800d5a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d5a2:	47b0      	blx	r6
 800d5a4:	2800      	cmp	r0, #0
 800d5a6:	dc06      	bgt.n	800d5b6 <__sflush_r+0xfe>
 800d5a8:	89a3      	ldrh	r3, [r4, #12]
 800d5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5b2:	81a3      	strh	r3, [r4, #12]
 800d5b4:	e78e      	b.n	800d4d4 <__sflush_r+0x1c>
 800d5b6:	4407      	add	r7, r0
 800d5b8:	eba8 0800 	sub.w	r8, r8, r0
 800d5bc:	e7e9      	b.n	800d592 <__sflush_r+0xda>
 800d5be:	bf00      	nop
 800d5c0:	20400001 	.word	0x20400001

0800d5c4 <_fflush_r>:
 800d5c4:	b538      	push	{r3, r4, r5, lr}
 800d5c6:	690b      	ldr	r3, [r1, #16]
 800d5c8:	4605      	mov	r5, r0
 800d5ca:	460c      	mov	r4, r1
 800d5cc:	b913      	cbnz	r3, 800d5d4 <_fflush_r+0x10>
 800d5ce:	2500      	movs	r5, #0
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	bd38      	pop	{r3, r4, r5, pc}
 800d5d4:	b118      	cbz	r0, 800d5de <_fflush_r+0x1a>
 800d5d6:	6983      	ldr	r3, [r0, #24]
 800d5d8:	b90b      	cbnz	r3, 800d5de <_fflush_r+0x1a>
 800d5da:	f7ff f8f3 	bl	800c7c4 <__sinit>
 800d5de:	4b14      	ldr	r3, [pc, #80]	; (800d630 <_fflush_r+0x6c>)
 800d5e0:	429c      	cmp	r4, r3
 800d5e2:	d11b      	bne.n	800d61c <_fflush_r+0x58>
 800d5e4:	686c      	ldr	r4, [r5, #4]
 800d5e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d0ef      	beq.n	800d5ce <_fflush_r+0xa>
 800d5ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d5f0:	07d0      	lsls	r0, r2, #31
 800d5f2:	d404      	bmi.n	800d5fe <_fflush_r+0x3a>
 800d5f4:	0599      	lsls	r1, r3, #22
 800d5f6:	d402      	bmi.n	800d5fe <_fflush_r+0x3a>
 800d5f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d5fa:	f7ff f981 	bl	800c900 <__retarget_lock_acquire_recursive>
 800d5fe:	4628      	mov	r0, r5
 800d600:	4621      	mov	r1, r4
 800d602:	f7ff ff59 	bl	800d4b8 <__sflush_r>
 800d606:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d608:	4605      	mov	r5, r0
 800d60a:	07da      	lsls	r2, r3, #31
 800d60c:	d4e0      	bmi.n	800d5d0 <_fflush_r+0xc>
 800d60e:	89a3      	ldrh	r3, [r4, #12]
 800d610:	059b      	lsls	r3, r3, #22
 800d612:	d4dd      	bmi.n	800d5d0 <_fflush_r+0xc>
 800d614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d616:	f7ff f974 	bl	800c902 <__retarget_lock_release_recursive>
 800d61a:	e7d9      	b.n	800d5d0 <_fflush_r+0xc>
 800d61c:	4b05      	ldr	r3, [pc, #20]	; (800d634 <_fflush_r+0x70>)
 800d61e:	429c      	cmp	r4, r3
 800d620:	d101      	bne.n	800d626 <_fflush_r+0x62>
 800d622:	68ac      	ldr	r4, [r5, #8]
 800d624:	e7df      	b.n	800d5e6 <_fflush_r+0x22>
 800d626:	4b04      	ldr	r3, [pc, #16]	; (800d638 <_fflush_r+0x74>)
 800d628:	429c      	cmp	r4, r3
 800d62a:	bf08      	it	eq
 800d62c:	68ec      	ldreq	r4, [r5, #12]
 800d62e:	e7da      	b.n	800d5e6 <_fflush_r+0x22>
 800d630:	0800dbc0 	.word	0x0800dbc0
 800d634:	0800dbe0 	.word	0x0800dbe0
 800d638:	0800dba0 	.word	0x0800dba0

0800d63c <_lseek_r>:
 800d63c:	b538      	push	{r3, r4, r5, lr}
 800d63e:	4604      	mov	r4, r0
 800d640:	4608      	mov	r0, r1
 800d642:	4611      	mov	r1, r2
 800d644:	2200      	movs	r2, #0
 800d646:	4d05      	ldr	r5, [pc, #20]	; (800d65c <_lseek_r+0x20>)
 800d648:	602a      	str	r2, [r5, #0]
 800d64a:	461a      	mov	r2, r3
 800d64c:	f7f5 ffe7 	bl	800361e <_lseek>
 800d650:	1c43      	adds	r3, r0, #1
 800d652:	d102      	bne.n	800d65a <_lseek_r+0x1e>
 800d654:	682b      	ldr	r3, [r5, #0]
 800d656:	b103      	cbz	r3, 800d65a <_lseek_r+0x1e>
 800d658:	6023      	str	r3, [r4, #0]
 800d65a:	bd38      	pop	{r3, r4, r5, pc}
 800d65c:	200015b4 	.word	0x200015b4

0800d660 <__swhatbuf_r>:
 800d660:	b570      	push	{r4, r5, r6, lr}
 800d662:	460e      	mov	r6, r1
 800d664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d668:	4614      	mov	r4, r2
 800d66a:	2900      	cmp	r1, #0
 800d66c:	461d      	mov	r5, r3
 800d66e:	b096      	sub	sp, #88	; 0x58
 800d670:	da07      	bge.n	800d682 <__swhatbuf_r+0x22>
 800d672:	2300      	movs	r3, #0
 800d674:	602b      	str	r3, [r5, #0]
 800d676:	89b3      	ldrh	r3, [r6, #12]
 800d678:	061a      	lsls	r2, r3, #24
 800d67a:	d410      	bmi.n	800d69e <__swhatbuf_r+0x3e>
 800d67c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d680:	e00e      	b.n	800d6a0 <__swhatbuf_r+0x40>
 800d682:	466a      	mov	r2, sp
 800d684:	f000 f908 	bl	800d898 <_fstat_r>
 800d688:	2800      	cmp	r0, #0
 800d68a:	dbf2      	blt.n	800d672 <__swhatbuf_r+0x12>
 800d68c:	9a01      	ldr	r2, [sp, #4]
 800d68e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d692:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d696:	425a      	negs	r2, r3
 800d698:	415a      	adcs	r2, r3
 800d69a:	602a      	str	r2, [r5, #0]
 800d69c:	e7ee      	b.n	800d67c <__swhatbuf_r+0x1c>
 800d69e:	2340      	movs	r3, #64	; 0x40
 800d6a0:	2000      	movs	r0, #0
 800d6a2:	6023      	str	r3, [r4, #0]
 800d6a4:	b016      	add	sp, #88	; 0x58
 800d6a6:	bd70      	pop	{r4, r5, r6, pc}

0800d6a8 <__smakebuf_r>:
 800d6a8:	898b      	ldrh	r3, [r1, #12]
 800d6aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6ac:	079d      	lsls	r5, r3, #30
 800d6ae:	4606      	mov	r6, r0
 800d6b0:	460c      	mov	r4, r1
 800d6b2:	d507      	bpl.n	800d6c4 <__smakebuf_r+0x1c>
 800d6b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d6b8:	6023      	str	r3, [r4, #0]
 800d6ba:	6123      	str	r3, [r4, #16]
 800d6bc:	2301      	movs	r3, #1
 800d6be:	6163      	str	r3, [r4, #20]
 800d6c0:	b002      	add	sp, #8
 800d6c2:	bd70      	pop	{r4, r5, r6, pc}
 800d6c4:	466a      	mov	r2, sp
 800d6c6:	ab01      	add	r3, sp, #4
 800d6c8:	f7ff ffca 	bl	800d660 <__swhatbuf_r>
 800d6cc:	9900      	ldr	r1, [sp, #0]
 800d6ce:	4605      	mov	r5, r0
 800d6d0:	4630      	mov	r0, r6
 800d6d2:	f7ff f917 	bl	800c904 <_malloc_r>
 800d6d6:	b948      	cbnz	r0, 800d6ec <__smakebuf_r+0x44>
 800d6d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6dc:	059a      	lsls	r2, r3, #22
 800d6de:	d4ef      	bmi.n	800d6c0 <__smakebuf_r+0x18>
 800d6e0:	f023 0303 	bic.w	r3, r3, #3
 800d6e4:	f043 0302 	orr.w	r3, r3, #2
 800d6e8:	81a3      	strh	r3, [r4, #12]
 800d6ea:	e7e3      	b.n	800d6b4 <__smakebuf_r+0xc>
 800d6ec:	4b0d      	ldr	r3, [pc, #52]	; (800d724 <__smakebuf_r+0x7c>)
 800d6ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800d6f0:	89a3      	ldrh	r3, [r4, #12]
 800d6f2:	6020      	str	r0, [r4, #0]
 800d6f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6f8:	81a3      	strh	r3, [r4, #12]
 800d6fa:	9b00      	ldr	r3, [sp, #0]
 800d6fc:	6120      	str	r0, [r4, #16]
 800d6fe:	6163      	str	r3, [r4, #20]
 800d700:	9b01      	ldr	r3, [sp, #4]
 800d702:	b15b      	cbz	r3, 800d71c <__smakebuf_r+0x74>
 800d704:	4630      	mov	r0, r6
 800d706:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d70a:	f000 f8d7 	bl	800d8bc <_isatty_r>
 800d70e:	b128      	cbz	r0, 800d71c <__smakebuf_r+0x74>
 800d710:	89a3      	ldrh	r3, [r4, #12]
 800d712:	f023 0303 	bic.w	r3, r3, #3
 800d716:	f043 0301 	orr.w	r3, r3, #1
 800d71a:	81a3      	strh	r3, [r4, #12]
 800d71c:	89a0      	ldrh	r0, [r4, #12]
 800d71e:	4305      	orrs	r5, r0
 800d720:	81a5      	strh	r5, [r4, #12]
 800d722:	e7cd      	b.n	800d6c0 <__smakebuf_r+0x18>
 800d724:	0800c75d 	.word	0x0800c75d

0800d728 <memchr>:
 800d728:	4603      	mov	r3, r0
 800d72a:	b510      	push	{r4, lr}
 800d72c:	b2c9      	uxtb	r1, r1
 800d72e:	4402      	add	r2, r0
 800d730:	4293      	cmp	r3, r2
 800d732:	4618      	mov	r0, r3
 800d734:	d101      	bne.n	800d73a <memchr+0x12>
 800d736:	2000      	movs	r0, #0
 800d738:	e003      	b.n	800d742 <memchr+0x1a>
 800d73a:	7804      	ldrb	r4, [r0, #0]
 800d73c:	3301      	adds	r3, #1
 800d73e:	428c      	cmp	r4, r1
 800d740:	d1f6      	bne.n	800d730 <memchr+0x8>
 800d742:	bd10      	pop	{r4, pc}

0800d744 <memmove>:
 800d744:	4288      	cmp	r0, r1
 800d746:	b510      	push	{r4, lr}
 800d748:	eb01 0402 	add.w	r4, r1, r2
 800d74c:	d902      	bls.n	800d754 <memmove+0x10>
 800d74e:	4284      	cmp	r4, r0
 800d750:	4623      	mov	r3, r4
 800d752:	d807      	bhi.n	800d764 <memmove+0x20>
 800d754:	1e43      	subs	r3, r0, #1
 800d756:	42a1      	cmp	r1, r4
 800d758:	d008      	beq.n	800d76c <memmove+0x28>
 800d75a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d75e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d762:	e7f8      	b.n	800d756 <memmove+0x12>
 800d764:	4601      	mov	r1, r0
 800d766:	4402      	add	r2, r0
 800d768:	428a      	cmp	r2, r1
 800d76a:	d100      	bne.n	800d76e <memmove+0x2a>
 800d76c:	bd10      	pop	{r4, pc}
 800d76e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d772:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d776:	e7f7      	b.n	800d768 <memmove+0x24>

0800d778 <__malloc_lock>:
 800d778:	4801      	ldr	r0, [pc, #4]	; (800d780 <__malloc_lock+0x8>)
 800d77a:	f7ff b8c1 	b.w	800c900 <__retarget_lock_acquire_recursive>
 800d77e:	bf00      	nop
 800d780:	200015ac 	.word	0x200015ac

0800d784 <__malloc_unlock>:
 800d784:	4801      	ldr	r0, [pc, #4]	; (800d78c <__malloc_unlock+0x8>)
 800d786:	f7ff b8bc 	b.w	800c902 <__retarget_lock_release_recursive>
 800d78a:	bf00      	nop
 800d78c:	200015ac 	.word	0x200015ac

0800d790 <_free_r>:
 800d790:	b538      	push	{r3, r4, r5, lr}
 800d792:	4605      	mov	r5, r0
 800d794:	2900      	cmp	r1, #0
 800d796:	d043      	beq.n	800d820 <_free_r+0x90>
 800d798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d79c:	1f0c      	subs	r4, r1, #4
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	bfb8      	it	lt
 800d7a2:	18e4      	addlt	r4, r4, r3
 800d7a4:	f7ff ffe8 	bl	800d778 <__malloc_lock>
 800d7a8:	4a1e      	ldr	r2, [pc, #120]	; (800d824 <_free_r+0x94>)
 800d7aa:	6813      	ldr	r3, [r2, #0]
 800d7ac:	4610      	mov	r0, r2
 800d7ae:	b933      	cbnz	r3, 800d7be <_free_r+0x2e>
 800d7b0:	6063      	str	r3, [r4, #4]
 800d7b2:	6014      	str	r4, [r2, #0]
 800d7b4:	4628      	mov	r0, r5
 800d7b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7ba:	f7ff bfe3 	b.w	800d784 <__malloc_unlock>
 800d7be:	42a3      	cmp	r3, r4
 800d7c0:	d90a      	bls.n	800d7d8 <_free_r+0x48>
 800d7c2:	6821      	ldr	r1, [r4, #0]
 800d7c4:	1862      	adds	r2, r4, r1
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	bf01      	itttt	eq
 800d7ca:	681a      	ldreq	r2, [r3, #0]
 800d7cc:	685b      	ldreq	r3, [r3, #4]
 800d7ce:	1852      	addeq	r2, r2, r1
 800d7d0:	6022      	streq	r2, [r4, #0]
 800d7d2:	6063      	str	r3, [r4, #4]
 800d7d4:	6004      	str	r4, [r0, #0]
 800d7d6:	e7ed      	b.n	800d7b4 <_free_r+0x24>
 800d7d8:	461a      	mov	r2, r3
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	b10b      	cbz	r3, 800d7e2 <_free_r+0x52>
 800d7de:	42a3      	cmp	r3, r4
 800d7e0:	d9fa      	bls.n	800d7d8 <_free_r+0x48>
 800d7e2:	6811      	ldr	r1, [r2, #0]
 800d7e4:	1850      	adds	r0, r2, r1
 800d7e6:	42a0      	cmp	r0, r4
 800d7e8:	d10b      	bne.n	800d802 <_free_r+0x72>
 800d7ea:	6820      	ldr	r0, [r4, #0]
 800d7ec:	4401      	add	r1, r0
 800d7ee:	1850      	adds	r0, r2, r1
 800d7f0:	4283      	cmp	r3, r0
 800d7f2:	6011      	str	r1, [r2, #0]
 800d7f4:	d1de      	bne.n	800d7b4 <_free_r+0x24>
 800d7f6:	6818      	ldr	r0, [r3, #0]
 800d7f8:	685b      	ldr	r3, [r3, #4]
 800d7fa:	4401      	add	r1, r0
 800d7fc:	6011      	str	r1, [r2, #0]
 800d7fe:	6053      	str	r3, [r2, #4]
 800d800:	e7d8      	b.n	800d7b4 <_free_r+0x24>
 800d802:	d902      	bls.n	800d80a <_free_r+0x7a>
 800d804:	230c      	movs	r3, #12
 800d806:	602b      	str	r3, [r5, #0]
 800d808:	e7d4      	b.n	800d7b4 <_free_r+0x24>
 800d80a:	6820      	ldr	r0, [r4, #0]
 800d80c:	1821      	adds	r1, r4, r0
 800d80e:	428b      	cmp	r3, r1
 800d810:	bf01      	itttt	eq
 800d812:	6819      	ldreq	r1, [r3, #0]
 800d814:	685b      	ldreq	r3, [r3, #4]
 800d816:	1809      	addeq	r1, r1, r0
 800d818:	6021      	streq	r1, [r4, #0]
 800d81a:	6063      	str	r3, [r4, #4]
 800d81c:	6054      	str	r4, [r2, #4]
 800d81e:	e7c9      	b.n	800d7b4 <_free_r+0x24>
 800d820:	bd38      	pop	{r3, r4, r5, pc}
 800d822:	bf00      	nop
 800d824:	200004ac 	.word	0x200004ac

0800d828 <_realloc_r>:
 800d828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d82a:	4607      	mov	r7, r0
 800d82c:	4614      	mov	r4, r2
 800d82e:	460e      	mov	r6, r1
 800d830:	b921      	cbnz	r1, 800d83c <_realloc_r+0x14>
 800d832:	4611      	mov	r1, r2
 800d834:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d838:	f7ff b864 	b.w	800c904 <_malloc_r>
 800d83c:	b922      	cbnz	r2, 800d848 <_realloc_r+0x20>
 800d83e:	f7ff ffa7 	bl	800d790 <_free_r>
 800d842:	4625      	mov	r5, r4
 800d844:	4628      	mov	r0, r5
 800d846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d848:	f000 f848 	bl	800d8dc <_malloc_usable_size_r>
 800d84c:	42a0      	cmp	r0, r4
 800d84e:	d20f      	bcs.n	800d870 <_realloc_r+0x48>
 800d850:	4621      	mov	r1, r4
 800d852:	4638      	mov	r0, r7
 800d854:	f7ff f856 	bl	800c904 <_malloc_r>
 800d858:	4605      	mov	r5, r0
 800d85a:	2800      	cmp	r0, #0
 800d85c:	d0f2      	beq.n	800d844 <_realloc_r+0x1c>
 800d85e:	4631      	mov	r1, r6
 800d860:	4622      	mov	r2, r4
 800d862:	f7fe fec7 	bl	800c5f4 <memcpy>
 800d866:	4631      	mov	r1, r6
 800d868:	4638      	mov	r0, r7
 800d86a:	f7ff ff91 	bl	800d790 <_free_r>
 800d86e:	e7e9      	b.n	800d844 <_realloc_r+0x1c>
 800d870:	4635      	mov	r5, r6
 800d872:	e7e7      	b.n	800d844 <_realloc_r+0x1c>

0800d874 <_read_r>:
 800d874:	b538      	push	{r3, r4, r5, lr}
 800d876:	4604      	mov	r4, r0
 800d878:	4608      	mov	r0, r1
 800d87a:	4611      	mov	r1, r2
 800d87c:	2200      	movs	r2, #0
 800d87e:	4d05      	ldr	r5, [pc, #20]	; (800d894 <_read_r+0x20>)
 800d880:	602a      	str	r2, [r5, #0]
 800d882:	461a      	mov	r2, r3
 800d884:	f7f5 fe8a 	bl	800359c <_read>
 800d888:	1c43      	adds	r3, r0, #1
 800d88a:	d102      	bne.n	800d892 <_read_r+0x1e>
 800d88c:	682b      	ldr	r3, [r5, #0]
 800d88e:	b103      	cbz	r3, 800d892 <_read_r+0x1e>
 800d890:	6023      	str	r3, [r4, #0]
 800d892:	bd38      	pop	{r3, r4, r5, pc}
 800d894:	200015b4 	.word	0x200015b4

0800d898 <_fstat_r>:
 800d898:	b538      	push	{r3, r4, r5, lr}
 800d89a:	2300      	movs	r3, #0
 800d89c:	4d06      	ldr	r5, [pc, #24]	; (800d8b8 <_fstat_r+0x20>)
 800d89e:	4604      	mov	r4, r0
 800d8a0:	4608      	mov	r0, r1
 800d8a2:	4611      	mov	r1, r2
 800d8a4:	602b      	str	r3, [r5, #0]
 800d8a6:	f7f5 fea1 	bl	80035ec <_fstat>
 800d8aa:	1c43      	adds	r3, r0, #1
 800d8ac:	d102      	bne.n	800d8b4 <_fstat_r+0x1c>
 800d8ae:	682b      	ldr	r3, [r5, #0]
 800d8b0:	b103      	cbz	r3, 800d8b4 <_fstat_r+0x1c>
 800d8b2:	6023      	str	r3, [r4, #0]
 800d8b4:	bd38      	pop	{r3, r4, r5, pc}
 800d8b6:	bf00      	nop
 800d8b8:	200015b4 	.word	0x200015b4

0800d8bc <_isatty_r>:
 800d8bc:	b538      	push	{r3, r4, r5, lr}
 800d8be:	2300      	movs	r3, #0
 800d8c0:	4d05      	ldr	r5, [pc, #20]	; (800d8d8 <_isatty_r+0x1c>)
 800d8c2:	4604      	mov	r4, r0
 800d8c4:	4608      	mov	r0, r1
 800d8c6:	602b      	str	r3, [r5, #0]
 800d8c8:	f7f5 fe9f 	bl	800360a <_isatty>
 800d8cc:	1c43      	adds	r3, r0, #1
 800d8ce:	d102      	bne.n	800d8d6 <_isatty_r+0x1a>
 800d8d0:	682b      	ldr	r3, [r5, #0]
 800d8d2:	b103      	cbz	r3, 800d8d6 <_isatty_r+0x1a>
 800d8d4:	6023      	str	r3, [r4, #0]
 800d8d6:	bd38      	pop	{r3, r4, r5, pc}
 800d8d8:	200015b4 	.word	0x200015b4

0800d8dc <_malloc_usable_size_r>:
 800d8dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8e0:	1f18      	subs	r0, r3, #4
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	bfbc      	itt	lt
 800d8e6:	580b      	ldrlt	r3, [r1, r0]
 800d8e8:	18c0      	addlt	r0, r0, r3
 800d8ea:	4770      	bx	lr
 800d8ec:	0000      	movs	r0, r0
	...

0800d8f0 <floor>:
 800d8f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8f4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800d8f8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800d8fc:	2e13      	cmp	r6, #19
 800d8fe:	4602      	mov	r2, r0
 800d900:	460b      	mov	r3, r1
 800d902:	4607      	mov	r7, r0
 800d904:	460c      	mov	r4, r1
 800d906:	4605      	mov	r5, r0
 800d908:	dc34      	bgt.n	800d974 <floor+0x84>
 800d90a:	2e00      	cmp	r6, #0
 800d90c:	da15      	bge.n	800d93a <floor+0x4a>
 800d90e:	a334      	add	r3, pc, #208	; (adr r3, 800d9e0 <floor+0xf0>)
 800d910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d914:	f7f2 fc2a 	bl	800016c <__adddf3>
 800d918:	2200      	movs	r2, #0
 800d91a:	2300      	movs	r3, #0
 800d91c:	f7f2 fe5a 	bl	80005d4 <__aeabi_dcmpgt>
 800d920:	b140      	cbz	r0, 800d934 <floor+0x44>
 800d922:	2c00      	cmp	r4, #0
 800d924:	da59      	bge.n	800d9da <floor+0xea>
 800d926:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d92a:	ea57 0503 	orrs.w	r5, r7, r3
 800d92e:	d001      	beq.n	800d934 <floor+0x44>
 800d930:	2500      	movs	r5, #0
 800d932:	4c2d      	ldr	r4, [pc, #180]	; (800d9e8 <floor+0xf8>)
 800d934:	4623      	mov	r3, r4
 800d936:	462f      	mov	r7, r5
 800d938:	e025      	b.n	800d986 <floor+0x96>
 800d93a:	4a2c      	ldr	r2, [pc, #176]	; (800d9ec <floor+0xfc>)
 800d93c:	fa42 f806 	asr.w	r8, r2, r6
 800d940:	ea01 0208 	and.w	r2, r1, r8
 800d944:	4302      	orrs	r2, r0
 800d946:	d01e      	beq.n	800d986 <floor+0x96>
 800d948:	a325      	add	r3, pc, #148	; (adr r3, 800d9e0 <floor+0xf0>)
 800d94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d94e:	f7f2 fc0d 	bl	800016c <__adddf3>
 800d952:	2200      	movs	r2, #0
 800d954:	2300      	movs	r3, #0
 800d956:	f7f2 fe3d 	bl	80005d4 <__aeabi_dcmpgt>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	d0ea      	beq.n	800d934 <floor+0x44>
 800d95e:	2c00      	cmp	r4, #0
 800d960:	bfbe      	ittt	lt
 800d962:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d966:	fa43 f606 	asrlt.w	r6, r3, r6
 800d96a:	19a4      	addlt	r4, r4, r6
 800d96c:	2500      	movs	r5, #0
 800d96e:	ea24 0408 	bic.w	r4, r4, r8
 800d972:	e7df      	b.n	800d934 <floor+0x44>
 800d974:	2e33      	cmp	r6, #51	; 0x33
 800d976:	dd0a      	ble.n	800d98e <floor+0x9e>
 800d978:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d97c:	d103      	bne.n	800d986 <floor+0x96>
 800d97e:	f7f2 fbf5 	bl	800016c <__adddf3>
 800d982:	4607      	mov	r7, r0
 800d984:	460b      	mov	r3, r1
 800d986:	4638      	mov	r0, r7
 800d988:	4619      	mov	r1, r3
 800d98a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d98e:	f04f 32ff 	mov.w	r2, #4294967295
 800d992:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800d996:	fa22 f808 	lsr.w	r8, r2, r8
 800d99a:	ea18 0f00 	tst.w	r8, r0
 800d99e:	d0f2      	beq.n	800d986 <floor+0x96>
 800d9a0:	a30f      	add	r3, pc, #60	; (adr r3, 800d9e0 <floor+0xf0>)
 800d9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a6:	f7f2 fbe1 	bl	800016c <__adddf3>
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	f7f2 fe11 	bl	80005d4 <__aeabi_dcmpgt>
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	d0be      	beq.n	800d934 <floor+0x44>
 800d9b6:	2c00      	cmp	r4, #0
 800d9b8:	da02      	bge.n	800d9c0 <floor+0xd0>
 800d9ba:	2e14      	cmp	r6, #20
 800d9bc:	d103      	bne.n	800d9c6 <floor+0xd6>
 800d9be:	3401      	adds	r4, #1
 800d9c0:	ea25 0508 	bic.w	r5, r5, r8
 800d9c4:	e7b6      	b.n	800d934 <floor+0x44>
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d9cc:	fa03 f606 	lsl.w	r6, r3, r6
 800d9d0:	4435      	add	r5, r6
 800d9d2:	42bd      	cmp	r5, r7
 800d9d4:	bf38      	it	cc
 800d9d6:	18e4      	addcc	r4, r4, r3
 800d9d8:	e7f2      	b.n	800d9c0 <floor+0xd0>
 800d9da:	2500      	movs	r5, #0
 800d9dc:	462c      	mov	r4, r5
 800d9de:	e7a9      	b.n	800d934 <floor+0x44>
 800d9e0:	8800759c 	.word	0x8800759c
 800d9e4:	7e37e43c 	.word	0x7e37e43c
 800d9e8:	bff00000 	.word	0xbff00000
 800d9ec:	000fffff 	.word	0x000fffff

0800d9f0 <_init>:
 800d9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9f2:	bf00      	nop
 800d9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9f6:	bc08      	pop	{r3}
 800d9f8:	469e      	mov	lr, r3
 800d9fa:	4770      	bx	lr

0800d9fc <_fini>:
 800d9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9fe:	bf00      	nop
 800da00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da02:	bc08      	pop	{r3}
 800da04:	469e      	mov	lr, r3
 800da06:	4770      	bx	lr
