# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# Loading project LFSR_generator
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of LFSR_generator.vhd was successful.
vsim -gui work.lfsr_7_plain
# vsim -gui work.lfsr_7_plain 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_7_plain(rtl)
add wave -position insertpoint  \
sim:/lfsr_7_plain/i_clk \
sim:/lfsr_7_plain/i_en \
sim:/lfsr_7_plain/i_rstb \
sim:/lfsr_7_plain/i_seed \
sim:/lfsr_7_plain/i_sync_reset \
sim:/lfsr_7_plain/o_lsfr \
sim:/lfsr_7_plain/r_lfsr
 run 10 ns
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of LFSR_generator.vhd was successful.
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench failed with 1 errors.
# 2 compiles, 1 failed with 1 error. 
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench failed with 2 errors.
# 2 compiles, 1 failed with 2 errors. 
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
vsim -gui work.lfsr_tb
# vsim -gui work.lfsr_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(behavioral)
# Loading work.lfsr_generator(behaviour)
# ** Error: (vsim-3732) C:/altera/13.0sp1/test_bench(38): No default binding for component instance 'DUT'.
# 
#    The following component port is not on the entity:
#           outp
# 
#         Region: /lfsr_tb/DUT
# Error loading design
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
vsim -gui work.lfsr_tb
# vsim -gui work.lfsr_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(behavioral)
# Loading work.lfsr_generator(behaviour)
# ** Error: (vsim-3732) C:/altera/13.0sp1/test_bench(38): No default binding for component instance 'DUT'.
# 
#    The following component port is not on the entity:
#           outp
# 
#         Region: /lfsr_tb/DUT
# Error loading design
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
vsim -gui work.lfsr_tb
# vsim -gui work.lfsr_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(behavioral)
# Loading work.lfsr_generator(behaviour)
add wave -position insertpoint  \
sim:/lfsr_tb/clk_period \
sim:/lfsr_tb/clk_tb \
sim:/lfsr_tb/outp_tb \
sim:/lfsr_tb/rst_tb \
sim:/lfsr_tb/send
run 200ns
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
vsim -gui work.lfsr_tb
# vsim -gui work.lfsr_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(behavioral)
# Loading work.lfsr_generator(behaviour)
add wave -position insertpoint  \
sim:/lfsr_tb/clk_period \
sim:/lfsr_tb/clk_tb \
sim:/lfsr_tb/outp_tb \
sim:/lfsr_tb/rst_tb \
sim:/lfsr_tb/send
start 220 ns
# The system cannot find the file 220.
 run 220 ns
# Compile of LFSR_generator.vhd failed with 1 errors.
# Compile of test_bench was successful.
# 2 compiles, 1 failed with 1 error. 
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
vsim -gui work.lfsr_tb
# vsim -gui work.lfsr_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(behavioral)
# Loading work.lfsr_generator(behaviour)
add wave -position insertpoint  \
sim:/lfsr_tb/clk_period \
sim:/lfsr_tb/clk_tb \
sim:/lfsr_tb/outp_tb \
sim:/lfsr_tb/rst_tb \
sim:/lfsr_tb/send
run 220ns
# Compile of LFSR_generator.vhd was successful.
# Compile of test_bench was successful.
# 2 compiles, 0 failed with no errors. 
vsim -gui work.lfsr_tb
# vsim -gui work.lfsr_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lfsr_tb(behavioral)
# Loading work.lfsr_generator(behaviour)
add wave -position insertpoint  \
sim:/lfsr_tb/clk_period \
sim:/lfsr_tb/clk_tb \
sim:/lfsr_tb/outp_tb \
sim:/lfsr_tb/rst_tb \
sim:/lfsr_tb/send
run 250 ns
