
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//column_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402240 <.init>:
  402240:	stp	x29, x30, [sp, #-16]!
  402244:	mov	x29, sp
  402248:	bl	402940 <scols_reset_iter@plt+0x60>
  40224c:	ldp	x29, x30, [sp], #16
  402250:	ret

Disassembly of section .plt:

0000000000402260 <mbrtowc@plt-0x20>:
  402260:	stp	x16, x30, [sp, #-16]!
  402264:	adrp	x16, 41c000 <scols_reset_iter@plt+0x19720>
  402268:	ldr	x17, [x16, #4088]
  40226c:	add	x16, x16, #0xff8
  402270:	br	x17
  402274:	nop
  402278:	nop
  40227c:	nop

0000000000402280 <mbrtowc@plt>:
  402280:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402284:	ldr	x17, [x16]
  402288:	add	x16, x16, #0x0
  40228c:	br	x17

0000000000402290 <memcpy@plt>:
  402290:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402294:	ldr	x17, [x16, #8]
  402298:	add	x16, x16, #0x8
  40229c:	br	x17

00000000004022a0 <_exit@plt>:
  4022a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4022a4:	ldr	x17, [x16, #16]
  4022a8:	add	x16, x16, #0x10
  4022ac:	br	x17

00000000004022b0 <strtoul@plt>:
  4022b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4022b4:	ldr	x17, [x16, #24]
  4022b8:	add	x16, x16, #0x18
  4022bc:	br	x17

00000000004022c0 <strlen@plt>:
  4022c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4022c4:	ldr	x17, [x16, #32]
  4022c8:	add	x16, x16, #0x20
  4022cc:	br	x17

00000000004022d0 <fputs@plt>:
  4022d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4022d4:	ldr	x17, [x16, #40]
  4022d8:	add	x16, x16, #0x28
  4022dc:	br	x17

00000000004022e0 <mbstowcs@plt>:
  4022e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4022e4:	ldr	x17, [x16, #48]
  4022e8:	add	x16, x16, #0x30
  4022ec:	br	x17

00000000004022f0 <exit@plt>:
  4022f0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4022f4:	ldr	x17, [x16, #56]
  4022f8:	add	x16, x16, #0x38
  4022fc:	br	x17

0000000000402300 <dup@plt>:
  402300:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402304:	ldr	x17, [x16, #64]
  402308:	add	x16, x16, #0x40
  40230c:	br	x17

0000000000402310 <scols_line_refer_data@plt>:
  402310:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402314:	ldr	x17, [x16, #72]
  402318:	add	x16, x16, #0x48
  40231c:	br	x17

0000000000402320 <strtoimax@plt>:
  402320:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402324:	ldr	x17, [x16, #80]
  402328:	add	x16, x16, #0x50
  40232c:	br	x17

0000000000402330 <scols_line_get_column_cell@plt>:
  402330:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402334:	ldr	x17, [x16, #88]
  402338:	add	x16, x16, #0x58
  40233c:	br	x17

0000000000402340 <scols_table_set_name@plt>:
  402340:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402344:	ldr	x17, [x16, #96]
  402348:	add	x16, x16, #0x60
  40234c:	br	x17

0000000000402350 <strtod@plt>:
  402350:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402354:	ldr	x17, [x16, #104]
  402358:	add	x16, x16, #0x68
  40235c:	br	x17

0000000000402360 <scols_table_enable_noheadings@plt>:
  402360:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402364:	ldr	x17, [x16, #112]
  402368:	add	x16, x16, #0x70
  40236c:	br	x17

0000000000402370 <scols_column_get_header@plt>:
  402370:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402374:	ldr	x17, [x16, #120]
  402378:	add	x16, x16, #0x78
  40237c:	br	x17

0000000000402380 <scols_table_new_column@plt>:
  402380:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402384:	ldr	x17, [x16, #128]
  402388:	add	x16, x16, #0x80
  40238c:	br	x17

0000000000402390 <scols_free_iter@plt>:
  402390:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402394:	ldr	x17, [x16, #136]
  402398:	add	x16, x16, #0x88
  40239c:	br	x17

00000000004023a0 <ttyname@plt>:
  4023a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4023a4:	ldr	x17, [x16, #144]
  4023a8:	add	x16, x16, #0x90
  4023ac:	br	x17

00000000004023b0 <sprintf@plt>:
  4023b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4023b4:	ldr	x17, [x16, #152]
  4023b8:	add	x16, x16, #0x98
  4023bc:	br	x17

00000000004023c0 <__cxa_atexit@plt>:
  4023c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4023c4:	ldr	x17, [x16, #160]
  4023c8:	add	x16, x16, #0xa0
  4023cc:	br	x17

00000000004023d0 <fputc@plt>:
  4023d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4023d4:	ldr	x17, [x16, #168]
  4023d8:	add	x16, x16, #0xa8
  4023dc:	br	x17

00000000004023e0 <putwchar@plt>:
  4023e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4023e4:	ldr	x17, [x16, #176]
  4023e8:	add	x16, x16, #0xb0
  4023ec:	br	x17

00000000004023f0 <scols_table_set_column_separator@plt>:
  4023f0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4023f4:	ldr	x17, [x16, #184]
  4023f8:	add	x16, x16, #0xb8
  4023fc:	br	x17

0000000000402400 <snprintf@plt>:
  402400:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402404:	ldr	x17, [x16, #192]
  402408:	add	x16, x16, #0xc0
  40240c:	br	x17

0000000000402410 <localeconv@plt>:
  402410:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402414:	ldr	x17, [x16, #200]
  402418:	add	x16, x16, #0xc8
  40241c:	br	x17

0000000000402420 <stpcpy@plt>:
  402420:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402424:	ldr	x17, [x16, #208]
  402428:	add	x16, x16, #0xd0
  40242c:	br	x17

0000000000402430 <fileno@plt>:
  402430:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402434:	ldr	x17, [x16, #216]
  402438:	add	x16, x16, #0xd8
  40243c:	br	x17

0000000000402440 <wcspbrk@plt>:
  402440:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402444:	ldr	x17, [x16, #224]
  402448:	add	x16, x16, #0xe0
  40244c:	br	x17

0000000000402450 <fclose@plt>:
  402450:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402454:	ldr	x17, [x16, #232]
  402458:	add	x16, x16, #0xe8
  40245c:	br	x17

0000000000402460 <fopen@plt>:
  402460:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402464:	ldr	x17, [x16, #240]
  402468:	add	x16, x16, #0xf0
  40246c:	br	x17

0000000000402470 <malloc@plt>:
  402470:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402474:	ldr	x17, [x16, #248]
  402478:	add	x16, x16, #0xf8
  40247c:	br	x17

0000000000402480 <wcwidth@plt>:
  402480:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402484:	ldr	x17, [x16, #256]
  402488:	add	x16, x16, #0x100
  40248c:	br	x17

0000000000402490 <scols_column_get_flags@plt>:
  402490:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402494:	ldr	x17, [x16, #264]
  402498:	add	x16, x16, #0x108
  40249c:	br	x17

00000000004024a0 <strncmp@plt>:
  4024a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4024a4:	ldr	x17, [x16, #272]
  4024a8:	add	x16, x16, #0x110
  4024ac:	br	x17

00000000004024b0 <bindtextdomain@plt>:
  4024b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4024b4:	ldr	x17, [x16, #280]
  4024b8:	add	x16, x16, #0x118
  4024bc:	br	x17

00000000004024c0 <__libc_start_main@plt>:
  4024c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4024c4:	ldr	x17, [x16, #288]
  4024c8:	add	x16, x16, #0x120
  4024cc:	br	x17

00000000004024d0 <fgetc@plt>:
  4024d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4024d4:	ldr	x17, [x16, #296]
  4024d8:	add	x16, x16, #0x128
  4024dc:	br	x17

00000000004024e0 <scols_table_get_column@plt>:
  4024e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4024e4:	ldr	x17, [x16, #304]
  4024e8:	add	x16, x16, #0x130
  4024ec:	br	x17

00000000004024f0 <memset@plt>:
  4024f0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4024f4:	ldr	x17, [x16, #312]
  4024f8:	add	x16, x16, #0x138
  4024fc:	br	x17

0000000000402500 <scols_new_table@plt>:
  402500:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402504:	ldr	x17, [x16, #320]
  402508:	add	x16, x16, #0x140
  40250c:	br	x17

0000000000402510 <scols_column_set_flags@plt>:
  402510:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402514:	ldr	x17, [x16, #328]
  402518:	add	x16, x16, #0x148
  40251c:	br	x17

0000000000402520 <calloc@plt>:
  402520:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402524:	ldr	x17, [x16, #336]
  402528:	add	x16, x16, #0x150
  40252c:	br	x17

0000000000402530 <strcasecmp@plt>:
  402530:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402534:	ldr	x17, [x16, #344]
  402538:	add	x16, x16, #0x158
  40253c:	br	x17

0000000000402540 <realloc@plt>:
  402540:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402544:	ldr	x17, [x16, #352]
  402548:	add	x16, x16, #0x160
  40254c:	br	x17

0000000000402550 <strdup@plt>:
  402550:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402554:	ldr	x17, [x16, #360]
  402558:	add	x16, x16, #0x168
  40255c:	br	x17

0000000000402560 <scols_table_new_line@plt>:
  402560:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402564:	ldr	x17, [x16, #368]
  402568:	add	x16, x16, #0x170
  40256c:	br	x17

0000000000402570 <wcstok@plt>:
  402570:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402574:	ldr	x17, [x16, #376]
  402578:	add	x16, x16, #0x178
  40257c:	br	x17

0000000000402580 <close@plt>:
  402580:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402584:	ldr	x17, [x16, #384]
  402588:	add	x16, x16, #0x180
  40258c:	br	x17

0000000000402590 <scols_table_is_json@plt>:
  402590:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402594:	ldr	x17, [x16, #392]
  402598:	add	x16, x16, #0x188
  40259c:	br	x17

00000000004025a0 <__gmon_start__@plt>:
  4025a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4025a4:	ldr	x17, [x16, #400]
  4025a8:	add	x16, x16, #0x190
  4025ac:	br	x17

00000000004025b0 <strtoumax@plt>:
  4025b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4025b4:	ldr	x17, [x16, #408]
  4025b8:	add	x16, x16, #0x198
  4025bc:	br	x17

00000000004025c0 <abort@plt>:
  4025c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4025c4:	ldr	x17, [x16, #416]
  4025c8:	add	x16, x16, #0x1a0
  4025cc:	br	x17

00000000004025d0 <scols_table_set_termforce@plt>:
  4025d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4025d4:	ldr	x17, [x16, #424]
  4025d8:	add	x16, x16, #0x1a8
  4025dc:	br	x17

00000000004025e0 <scols_table_get_ncols@plt>:
  4025e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4025e4:	ldr	x17, [x16, #432]
  4025e8:	add	x16, x16, #0x1b0
  4025ec:	br	x17

00000000004025f0 <scols_table_enable_header_repeat@plt>:
  4025f0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4025f4:	ldr	x17, [x16, #440]
  4025f8:	add	x16, x16, #0x1b8
  4025fc:	br	x17

0000000000402600 <scols_table_next_line@plt>:
  402600:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402604:	ldr	x17, [x16, #448]
  402608:	add	x16, x16, #0x1c0
  40260c:	br	x17

0000000000402610 <feof@plt>:
  402610:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402614:	ldr	x17, [x16, #456]
  402618:	add	x16, x16, #0x1c8
  40261c:	br	x17

0000000000402620 <textdomain@plt>:
  402620:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402624:	ldr	x17, [x16, #464]
  402628:	add	x16, x16, #0x1d0
  40262c:	br	x17

0000000000402630 <getopt_long@plt>:
  402630:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402634:	ldr	x17, [x16, #472]
  402638:	add	x16, x16, #0x1d8
  40263c:	br	x17

0000000000402640 <strcmp@plt>:
  402640:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402644:	ldr	x17, [x16, #480]
  402648:	add	x16, x16, #0x1e0
  40264c:	br	x17

0000000000402650 <warn@plt>:
  402650:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402654:	ldr	x17, [x16, #488]
  402658:	add	x16, x16, #0x1e8
  40265c:	br	x17

0000000000402660 <__ctype_b_loc@plt>:
  402660:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402664:	ldr	x17, [x16, #496]
  402668:	add	x16, x16, #0x1f0
  40266c:	br	x17

0000000000402670 <strtol@plt>:
  402670:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402674:	ldr	x17, [x16, #504]
  402678:	add	x16, x16, #0x1f8
  40267c:	br	x17

0000000000402680 <scols_table_next_column@plt>:
  402680:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402684:	ldr	x17, [x16, #512]
  402688:	add	x16, x16, #0x200
  40268c:	br	x17

0000000000402690 <getline@plt>:
  402690:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402694:	ldr	x17, [x16, #520]
  402698:	add	x16, x16, #0x208
  40269c:	br	x17

00000000004026a0 <scols_cell_get_data@plt>:
  4026a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4026a4:	ldr	x17, [x16, #528]
  4026a8:	add	x16, x16, #0x210
  4026ac:	br	x17

00000000004026b0 <free@plt>:
  4026b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4026b4:	ldr	x17, [x16, #536]
  4026b8:	add	x16, x16, #0x218
  4026bc:	br	x17

00000000004026c0 <scols_line_is_ancestor@plt>:
  4026c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4026c4:	ldr	x17, [x16, #544]
  4026c8:	add	x16, x16, #0x220
  4026cc:	br	x17

00000000004026d0 <__ctype_get_mb_cur_max@plt>:
  4026d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4026d4:	ldr	x17, [x16, #552]
  4026d8:	add	x16, x16, #0x228
  4026dc:	br	x17

00000000004026e0 <mempcpy@plt>:
  4026e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4026e4:	ldr	x17, [x16, #560]
  4026e8:	add	x16, x16, #0x230
  4026ec:	br	x17

00000000004026f0 <scols_table_get_nlines@plt>:
  4026f0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4026f4:	ldr	x17, [x16, #568]
  4026f8:	add	x16, x16, #0x238
  4026fc:	br	x17

0000000000402700 <scols_table_enable_json@plt>:
  402700:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402704:	ldr	x17, [x16, #576]
  402708:	add	x16, x16, #0x240
  40270c:	br	x17

0000000000402710 <vasprintf@plt>:
  402710:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402714:	ldr	x17, [x16, #584]
  402718:	add	x16, x16, #0x248
  40271c:	br	x17

0000000000402720 <scols_table_move_column@plt>:
  402720:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402724:	ldr	x17, [x16, #592]
  402728:	add	x16, x16, #0x250
  40272c:	br	x17

0000000000402730 <scols_table_set_termwidth@plt>:
  402730:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402734:	ldr	x17, [x16, #600]
  402738:	add	x16, x16, #0x258
  40273c:	br	x17

0000000000402740 <strndup@plt>:
  402740:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402744:	ldr	x17, [x16, #608]
  402748:	add	x16, x16, #0x260
  40274c:	br	x17

0000000000402750 <strspn@plt>:
  402750:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402754:	ldr	x17, [x16, #616]
  402758:	add	x16, x16, #0x268
  40275c:	br	x17

0000000000402760 <strchr@plt>:
  402760:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402764:	ldr	x17, [x16, #624]
  402768:	add	x16, x16, #0x270
  40276c:	br	x17

0000000000402770 <fflush@plt>:
  402770:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402774:	ldr	x17, [x16, #632]
  402778:	add	x16, x16, #0x278
  40277c:	br	x17

0000000000402780 <scols_print_table@plt>:
  402780:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402784:	ldr	x17, [x16, #640]
  402788:	add	x16, x16, #0x280
  40278c:	br	x17

0000000000402790 <warnx@plt>:
  402790:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402794:	ldr	x17, [x16, #648]
  402798:	add	x16, x16, #0x288
  40279c:	br	x17

00000000004027a0 <isatty@plt>:
  4027a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4027a4:	ldr	x17, [x16, #656]
  4027a8:	add	x16, x16, #0x290
  4027ac:	br	x17

00000000004027b0 <wcstombs@plt>:
  4027b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4027b4:	ldr	x17, [x16, #664]
  4027b8:	add	x16, x16, #0x298
  4027bc:	br	x17

00000000004027c0 <fputws@plt>:
  4027c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4027c4:	ldr	x17, [x16, #672]
  4027c8:	add	x16, x16, #0x2a0
  4027cc:	br	x17

00000000004027d0 <scols_new_iter@plt>:
  4027d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4027d4:	ldr	x17, [x16, #680]
  4027d8:	add	x16, x16, #0x2a8
  4027dc:	br	x17

00000000004027e0 <scols_line_add_child@plt>:
  4027e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4027e4:	ldr	x17, [x16, #688]
  4027e8:	add	x16, x16, #0x2b0
  4027ec:	br	x17

00000000004027f0 <errx@plt>:
  4027f0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4027f4:	ldr	x17, [x16, #696]
  4027f8:	add	x16, x16, #0x2b8
  4027fc:	br	x17

0000000000402800 <iswprint@plt>:
  402800:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402804:	ldr	x17, [x16, #704]
  402808:	add	x16, x16, #0x2c0
  40280c:	br	x17

0000000000402810 <strcspn@plt>:
  402810:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402814:	ldr	x17, [x16, #712]
  402818:	add	x16, x16, #0x2c8
  40281c:	br	x17

0000000000402820 <printf@plt>:
  402820:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402824:	ldr	x17, [x16, #720]
  402828:	add	x16, x16, #0x2d0
  40282c:	br	x17

0000000000402830 <__assert_fail@plt>:
  402830:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402834:	ldr	x17, [x16, #728]
  402838:	add	x16, x16, #0x2d8
  40283c:	br	x17

0000000000402840 <__errno_location@plt>:
  402840:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402844:	ldr	x17, [x16, #736]
  402848:	add	x16, x16, #0x2e0
  40284c:	br	x17

0000000000402850 <getenv@plt>:
  402850:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402854:	ldr	x17, [x16, #744]
  402858:	add	x16, x16, #0x2e8
  40285c:	br	x17

0000000000402860 <scols_table_enable_noencoding@plt>:
  402860:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402864:	ldr	x17, [x16, #752]
  402868:	add	x16, x16, #0x2f0
  40286c:	br	x17

0000000000402870 <gettext@plt>:
  402870:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402874:	ldr	x17, [x16, #760]
  402878:	add	x16, x16, #0x2f8
  40287c:	br	x17

0000000000402880 <fprintf@plt>:
  402880:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402884:	ldr	x17, [x16, #768]
  402888:	add	x16, x16, #0x300
  40288c:	br	x17

0000000000402890 <scols_init_debug@plt>:
  402890:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  402894:	ldr	x17, [x16, #776]
  402898:	add	x16, x16, #0x308
  40289c:	br	x17

00000000004028a0 <err@plt>:
  4028a0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4028a4:	ldr	x17, [x16, #784]
  4028a8:	add	x16, x16, #0x310
  4028ac:	br	x17

00000000004028b0 <ioctl@plt>:
  4028b0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4028b4:	ldr	x17, [x16, #792]
  4028b8:	add	x16, x16, #0x318
  4028bc:	br	x17

00000000004028c0 <setlocale@plt>:
  4028c0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4028c4:	ldr	x17, [x16, #800]
  4028c8:	add	x16, x16, #0x320
  4028cc:	br	x17

00000000004028d0 <ferror@plt>:
  4028d0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4028d4:	ldr	x17, [x16, #808]
  4028d8:	add	x16, x16, #0x328
  4028dc:	br	x17

00000000004028e0 <scols_reset_iter@plt>:
  4028e0:	adrp	x16, 41d000 <scols_reset_iter@plt+0x1a720>
  4028e4:	ldr	x17, [x16, #816]
  4028e8:	add	x16, x16, #0x330
  4028ec:	br	x17

Disassembly of section .text:

00000000004028f0 <.text>:
  4028f0:	mov	x29, #0x0                   	// #0
  4028f4:	mov	x30, #0x0                   	// #0
  4028f8:	mov	x5, x0
  4028fc:	ldr	x1, [sp]
  402900:	add	x2, sp, #0x8
  402904:	mov	x6, sp
  402908:	movz	x0, #0x0, lsl #48
  40290c:	movk	x0, #0x0, lsl #32
  402910:	movk	x0, #0x40, lsl #16
  402914:	movk	x0, #0x4844
  402918:	movz	x3, #0x0, lsl #48
  40291c:	movk	x3, #0x0, lsl #32
  402920:	movk	x3, #0x40, lsl #16
  402924:	movk	x3, #0x9dc0
  402928:	movz	x4, #0x0, lsl #48
  40292c:	movk	x4, #0x0, lsl #32
  402930:	movk	x4, #0x40, lsl #16
  402934:	movk	x4, #0x9e40
  402938:	bl	4024c0 <__libc_start_main@plt>
  40293c:	bl	4025c0 <abort@plt>
  402940:	adrp	x0, 41c000 <scols_reset_iter@plt+0x19720>
  402944:	ldr	x0, [x0, #4064]
  402948:	cbz	x0, 402950 <scols_reset_iter@plt+0x70>
  40294c:	b	4025a0 <__gmon_start__@plt>
  402950:	ret
  402954:	stp	x29, x30, [sp, #-32]!
  402958:	mov	x29, sp
  40295c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402960:	add	x0, x0, #0x360
  402964:	str	x0, [sp, #24]
  402968:	ldr	x0, [sp, #24]
  40296c:	str	x0, [sp, #24]
  402970:	ldr	x1, [sp, #24]
  402974:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402978:	add	x0, x0, #0x360
  40297c:	cmp	x1, x0
  402980:	b.eq	4029bc <scols_reset_iter@plt+0xdc>  // b.none
  402984:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402988:	add	x0, x0, #0xe70
  40298c:	ldr	x0, [x0]
  402990:	str	x0, [sp, #16]
  402994:	ldr	x0, [sp, #16]
  402998:	str	x0, [sp, #16]
  40299c:	ldr	x0, [sp, #16]
  4029a0:	cmp	x0, #0x0
  4029a4:	b.eq	4029c0 <scols_reset_iter@plt+0xe0>  // b.none
  4029a8:	ldr	x1, [sp, #16]
  4029ac:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4029b0:	add	x0, x0, #0x360
  4029b4:	blr	x1
  4029b8:	b	4029c0 <scols_reset_iter@plt+0xe0>
  4029bc:	nop
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	stp	x29, x30, [sp, #-48]!
  4029cc:	mov	x29, sp
  4029d0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4029d4:	add	x0, x0, #0x360
  4029d8:	str	x0, [sp, #40]
  4029dc:	ldr	x0, [sp, #40]
  4029e0:	str	x0, [sp, #40]
  4029e4:	ldr	x1, [sp, #40]
  4029e8:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4029ec:	add	x0, x0, #0x360
  4029f0:	sub	x0, x1, x0
  4029f4:	asr	x0, x0, #3
  4029f8:	lsr	x1, x0, #63
  4029fc:	add	x0, x1, x0
  402a00:	asr	x0, x0, #1
  402a04:	str	x0, [sp, #32]
  402a08:	ldr	x0, [sp, #32]
  402a0c:	cmp	x0, #0x0
  402a10:	b.eq	402a50 <scols_reset_iter@plt+0x170>  // b.none
  402a14:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402a18:	add	x0, x0, #0xe78
  402a1c:	ldr	x0, [x0]
  402a20:	str	x0, [sp, #24]
  402a24:	ldr	x0, [sp, #24]
  402a28:	str	x0, [sp, #24]
  402a2c:	ldr	x0, [sp, #24]
  402a30:	cmp	x0, #0x0
  402a34:	b.eq	402a54 <scols_reset_iter@plt+0x174>  // b.none
  402a38:	ldr	x2, [sp, #24]
  402a3c:	ldr	x1, [sp, #32]
  402a40:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402a44:	add	x0, x0, #0x360
  402a48:	blr	x2
  402a4c:	b	402a54 <scols_reset_iter@plt+0x174>
  402a50:	nop
  402a54:	ldp	x29, x30, [sp], #48
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-16]!
  402a60:	mov	x29, sp
  402a64:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402a68:	add	x0, x0, #0x390
  402a6c:	ldrb	w0, [x0]
  402a70:	and	x0, x0, #0xff
  402a74:	cmp	x0, #0x0
  402a78:	b.ne	402a94 <scols_reset_iter@plt+0x1b4>  // b.any
  402a7c:	bl	402954 <scols_reset_iter@plt+0x74>
  402a80:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402a84:	add	x0, x0, #0x390
  402a88:	mov	w1, #0x1                   	// #1
  402a8c:	strb	w1, [x0]
  402a90:	b	402a98 <scols_reset_iter@plt+0x1b8>
  402a94:	nop
  402a98:	ldp	x29, x30, [sp], #16
  402a9c:	ret
  402aa0:	stp	x29, x30, [sp, #-16]!
  402aa4:	mov	x29, sp
  402aa8:	bl	4029c8 <scols_reset_iter@plt+0xe8>
  402aac:	nop
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	stp	x29, x30, [sp, #-32]!
  402abc:	mov	x29, sp
  402ac0:	str	x0, [sp, #24]
  402ac4:	str	w1, [sp, #20]
  402ac8:	ldr	w3, [sp, #20]
  402acc:	ldr	x2, [sp, #24]
  402ad0:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402ad4:	add	x1, x0, #0xe80
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	bl	4028a0 <err@plt>
  402ae0:	stp	x29, x30, [sp, #-48]!
  402ae4:	mov	x29, sp
  402ae8:	str	x0, [sp, #24]
  402aec:	str	x1, [sp, #16]
  402af0:	ldr	x1, [sp, #16]
  402af4:	ldr	x0, [sp, #24]
  402af8:	bl	402540 <realloc@plt>
  402afc:	str	x0, [sp, #40]
  402b00:	ldr	x0, [sp, #40]
  402b04:	cmp	x0, #0x0
  402b08:	b.ne	402b2c <scols_reset_iter@plt+0x24c>  // b.any
  402b0c:	ldr	x0, [sp, #16]
  402b10:	cmp	x0, #0x0
  402b14:	b.eq	402b2c <scols_reset_iter@plt+0x24c>  // b.none
  402b18:	ldr	x2, [sp, #16]
  402b1c:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402b20:	add	x1, x0, #0xea0
  402b24:	mov	w0, #0x1                   	// #1
  402b28:	bl	4028a0 <err@plt>
  402b2c:	ldr	x0, [sp, #40]
  402b30:	ldp	x29, x30, [sp], #48
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-48]!
  402b3c:	mov	x29, sp
  402b40:	str	x0, [sp, #24]
  402b44:	str	x1, [sp, #16]
  402b48:	ldr	x1, [sp, #16]
  402b4c:	ldr	x0, [sp, #24]
  402b50:	bl	402520 <calloc@plt>
  402b54:	str	x0, [sp, #40]
  402b58:	ldr	x0, [sp, #40]
  402b5c:	cmp	x0, #0x0
  402b60:	b.ne	402b90 <scols_reset_iter@plt+0x2b0>  // b.any
  402b64:	ldr	x0, [sp, #16]
  402b68:	cmp	x0, #0x0
  402b6c:	b.eq	402b90 <scols_reset_iter@plt+0x2b0>  // b.none
  402b70:	ldr	x0, [sp, #24]
  402b74:	cmp	x0, #0x0
  402b78:	b.eq	402b90 <scols_reset_iter@plt+0x2b0>  // b.none
  402b7c:	ldr	x2, [sp, #16]
  402b80:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402b84:	add	x1, x0, #0xea0
  402b88:	mov	w0, #0x1                   	// #1
  402b8c:	bl	4028a0 <err@plt>
  402b90:	ldr	x0, [sp, #40]
  402b94:	ldp	x29, x30, [sp], #48
  402b98:	ret
  402b9c:	stp	x29, x30, [sp, #-32]!
  402ba0:	mov	x29, sp
  402ba4:	str	x0, [sp, #24]
  402ba8:	b	402bb8 <scols_reset_iter@plt+0x2d8>
  402bac:	ldr	x0, [sp, #24]
  402bb0:	add	x0, x0, #0x1
  402bb4:	str	x0, [sp, #24]
  402bb8:	bl	402660 <__ctype_b_loc@plt>
  402bbc:	ldr	x1, [x0]
  402bc0:	ldr	x0, [sp, #24]
  402bc4:	ldrsb	w0, [x0]
  402bc8:	sxtb	x0, w0
  402bcc:	lsl	x0, x0, #1
  402bd0:	add	x0, x1, x0
  402bd4:	ldrh	w0, [x0]
  402bd8:	and	w0, w0, #0x2000
  402bdc:	cmp	w0, #0x0
  402be0:	b.ne	402bac <scols_reset_iter@plt+0x2cc>  // b.any
  402be4:	ldr	x0, [sp, #24]
  402be8:	ldp	x29, x30, [sp], #32
  402bec:	ret
  402bf0:	stp	x29, x30, [sp, #-48]!
  402bf4:	mov	x29, sp
  402bf8:	str	x0, [sp, #24]
  402bfc:	bl	402840 <__errno_location@plt>
  402c00:	str	wzr, [x0]
  402c04:	ldr	x0, [sp, #24]
  402c08:	bl	4028d0 <ferror@plt>
  402c0c:	cmp	w0, #0x0
  402c10:	b.ne	402c6c <scols_reset_iter@plt+0x38c>  // b.any
  402c14:	ldr	x0, [sp, #24]
  402c18:	bl	402770 <fflush@plt>
  402c1c:	cmp	w0, #0x0
  402c20:	b.ne	402c6c <scols_reset_iter@plt+0x38c>  // b.any
  402c24:	ldr	x0, [sp, #24]
  402c28:	bl	402430 <fileno@plt>
  402c2c:	str	w0, [sp, #44]
  402c30:	ldr	w0, [sp, #44]
  402c34:	cmp	w0, #0x0
  402c38:	b.lt	402c74 <scols_reset_iter@plt+0x394>  // b.tstop
  402c3c:	ldr	w0, [sp, #44]
  402c40:	bl	402300 <dup@plt>
  402c44:	str	w0, [sp, #44]
  402c48:	ldr	w0, [sp, #44]
  402c4c:	cmp	w0, #0x0
  402c50:	b.lt	402c74 <scols_reset_iter@plt+0x394>  // b.tstop
  402c54:	ldr	w0, [sp, #44]
  402c58:	bl	402580 <close@plt>
  402c5c:	cmp	w0, #0x0
  402c60:	b.ne	402c74 <scols_reset_iter@plt+0x394>  // b.any
  402c64:	mov	w0, #0x0                   	// #0
  402c68:	b	402c94 <scols_reset_iter@plt+0x3b4>
  402c6c:	nop
  402c70:	b	402c78 <scols_reset_iter@plt+0x398>
  402c74:	nop
  402c78:	bl	402840 <__errno_location@plt>
  402c7c:	ldr	w0, [x0]
  402c80:	cmp	w0, #0x9
  402c84:	b.ne	402c90 <scols_reset_iter@plt+0x3b0>  // b.any
  402c88:	mov	w0, #0x0                   	// #0
  402c8c:	b	402c94 <scols_reset_iter@plt+0x3b4>
  402c90:	mov	w0, #0xffffffff            	// #-1
  402c94:	ldp	x29, x30, [sp], #48
  402c98:	ret
  402c9c:	stp	x29, x30, [sp, #-16]!
  402ca0:	mov	x29, sp
  402ca4:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402ca8:	add	x0, x0, #0x378
  402cac:	ldr	x0, [x0]
  402cb0:	bl	402bf0 <scols_reset_iter@plt+0x310>
  402cb4:	cmp	w0, #0x0
  402cb8:	b.eq	402d08 <scols_reset_iter@plt+0x428>  // b.none
  402cbc:	bl	402840 <__errno_location@plt>
  402cc0:	ldr	w0, [x0]
  402cc4:	cmp	w0, #0x20
  402cc8:	b.eq	402d08 <scols_reset_iter@plt+0x428>  // b.none
  402ccc:	bl	402840 <__errno_location@plt>
  402cd0:	ldr	w0, [x0]
  402cd4:	cmp	w0, #0x0
  402cd8:	b.eq	402cf0 <scols_reset_iter@plt+0x410>  // b.none
  402cdc:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402ce0:	add	x0, x0, #0xec0
  402ce4:	bl	402870 <gettext@plt>
  402ce8:	bl	402650 <warn@plt>
  402cec:	b	402d00 <scols_reset_iter@plt+0x420>
  402cf0:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402cf4:	add	x0, x0, #0xec0
  402cf8:	bl	402870 <gettext@plt>
  402cfc:	bl	402790 <warnx@plt>
  402d00:	mov	w0, #0x1                   	// #1
  402d04:	bl	4022a0 <_exit@plt>
  402d08:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402d0c:	add	x0, x0, #0x360
  402d10:	ldr	x0, [x0]
  402d14:	bl	402bf0 <scols_reset_iter@plt+0x310>
  402d18:	cmp	w0, #0x0
  402d1c:	b.eq	402d28 <scols_reset_iter@plt+0x448>  // b.none
  402d20:	mov	w0, #0x1                   	// #1
  402d24:	bl	4022a0 <_exit@plt>
  402d28:	nop
  402d2c:	ldp	x29, x30, [sp], #16
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-16]!
  402d38:	mov	x29, sp
  402d3c:	adrp	x0, 402000 <mbrtowc@plt-0x280>
  402d40:	add	x0, x0, #0xc9c
  402d44:	bl	409e48 <scols_reset_iter@plt+0x7568>
  402d48:	nop
  402d4c:	ldp	x29, x30, [sp], #16
  402d50:	ret
  402d54:	sub	sp, sp, #0x10
  402d58:	str	w0, [sp, #12]
  402d5c:	ldr	w0, [sp, #12]
  402d60:	sub	w0, w0, #0x21
  402d64:	cmp	w0, #0x5d
  402d68:	b.hi	402d74 <scols_reset_iter@plt+0x494>  // b.pmore
  402d6c:	mov	w0, #0x1                   	// #1
  402d70:	b	402d78 <scols_reset_iter@plt+0x498>
  402d74:	mov	w0, #0x0                   	// #0
  402d78:	add	sp, sp, #0x10
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-48]!
  402d84:	mov	x29, sp
  402d88:	str	w0, [sp, #28]
  402d8c:	str	x1, [sp, #16]
  402d90:	ldr	x0, [sp, #16]
  402d94:	cmp	x0, #0x0
  402d98:	b.ne	402dbc <scols_reset_iter@plt+0x4dc>  // b.any
  402d9c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  402da0:	add	x3, x0, #0xf90
  402da4:	mov	w2, #0xe                   	// #14
  402da8:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402dac:	add	x1, x0, #0xed0
  402db0:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402db4:	add	x0, x0, #0xee8
  402db8:	bl	402830 <__assert_fail@plt>
  402dbc:	ldr	x0, [sp, #16]
  402dc0:	str	x0, [sp, #40]
  402dc4:	b	402df4 <scols_reset_iter@plt+0x514>
  402dc8:	ldr	x0, [sp, #40]
  402dcc:	ldr	w0, [x0, #24]
  402dd0:	ldr	w1, [sp, #28]
  402dd4:	cmp	w1, w0
  402dd8:	b.ne	402de8 <scols_reset_iter@plt+0x508>  // b.any
  402ddc:	ldr	x0, [sp, #40]
  402de0:	ldr	x0, [x0]
  402de4:	b	402e08 <scols_reset_iter@plt+0x528>
  402de8:	ldr	x0, [sp, #40]
  402dec:	add	x0, x0, #0x20
  402df0:	str	x0, [sp, #40]
  402df4:	ldr	x0, [sp, #40]
  402df8:	ldr	x0, [x0]
  402dfc:	cmp	x0, #0x0
  402e00:	b.ne	402dc8 <scols_reset_iter@plt+0x4e8>  // b.any
  402e04:	mov	x0, #0x0                   	// #0
  402e08:	ldp	x29, x30, [sp], #48
  402e0c:	ret
  402e10:	stp	x29, x30, [sp, #-96]!
  402e14:	mov	x29, sp
  402e18:	str	x19, [sp, #16]
  402e1c:	str	w0, [sp, #60]
  402e20:	str	x1, [sp, #48]
  402e24:	str	x2, [sp, #40]
  402e28:	str	x3, [sp, #32]
  402e2c:	str	wzr, [sp, #92]
  402e30:	b	403028 <scols_reset_iter@plt+0x748>
  402e34:	ldrsw	x0, [sp, #92]
  402e38:	lsl	x0, x0, #6
  402e3c:	ldr	x1, [sp, #40]
  402e40:	add	x0, x1, x0
  402e44:	str	x0, [sp, #80]
  402e48:	b	402ff0 <scols_reset_iter@plt+0x710>
  402e4c:	ldr	x0, [sp, #80]
  402e50:	ldr	w0, [x0]
  402e54:	ldr	w1, [sp, #60]
  402e58:	cmp	w1, w0
  402e5c:	b.eq	402e70 <scols_reset_iter@plt+0x590>  // b.none
  402e60:	ldr	x0, [sp, #80]
  402e64:	add	x0, x0, #0x4
  402e68:	str	x0, [sp, #80]
  402e6c:	b	402ff0 <scols_reset_iter@plt+0x710>
  402e70:	ldrsw	x0, [sp, #92]
  402e74:	lsl	x0, x0, #2
  402e78:	ldr	x1, [sp, #32]
  402e7c:	add	x0, x1, x0
  402e80:	ldr	w0, [x0]
  402e84:	cmp	w0, #0x0
  402e88:	b.ne	402ea8 <scols_reset_iter@plt+0x5c8>  // b.any
  402e8c:	ldrsw	x0, [sp, #92]
  402e90:	lsl	x0, x0, #2
  402e94:	ldr	x1, [sp, #32]
  402e98:	add	x0, x1, x0
  402e9c:	ldr	w1, [sp, #60]
  402ea0:	str	w1, [x0]
  402ea4:	b	403018 <scols_reset_iter@plt+0x738>
  402ea8:	ldrsw	x0, [sp, #92]
  402eac:	lsl	x0, x0, #2
  402eb0:	ldr	x1, [sp, #32]
  402eb4:	add	x0, x1, x0
  402eb8:	ldr	w0, [x0]
  402ebc:	ldr	w1, [sp, #60]
  402ec0:	cmp	w1, w0
  402ec4:	b.eq	403018 <scols_reset_iter@plt+0x738>  // b.none
  402ec8:	str	xzr, [sp, #72]
  402ecc:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402ed0:	add	x0, x0, #0x360
  402ed4:	ldr	x19, [x0]
  402ed8:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402edc:	add	x0, x0, #0xef8
  402ee0:	bl	402870 <gettext@plt>
  402ee4:	mov	x1, x0
  402ee8:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402eec:	add	x0, x0, #0x388
  402ef0:	ldr	x0, [x0]
  402ef4:	mov	x2, x0
  402ef8:	mov	x0, x19
  402efc:	bl	402880 <fprintf@plt>
  402f00:	ldrsw	x0, [sp, #92]
  402f04:	lsl	x0, x0, #6
  402f08:	ldr	x1, [sp, #40]
  402f0c:	add	x0, x1, x0
  402f10:	str	x0, [sp, #80]
  402f14:	b	402fb0 <scols_reset_iter@plt+0x6d0>
  402f18:	ldr	x0, [sp, #80]
  402f1c:	ldr	w0, [x0]
  402f20:	ldr	x1, [sp, #48]
  402f24:	bl	402d80 <scols_reset_iter@plt+0x4a0>
  402f28:	str	x0, [sp, #64]
  402f2c:	ldr	x0, [sp, #64]
  402f30:	cmp	x0, #0x0
  402f34:	b.eq	402f5c <scols_reset_iter@plt+0x67c>  // b.none
  402f38:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402f3c:	add	x0, x0, #0x360
  402f40:	ldr	x3, [x0]
  402f44:	ldr	x2, [sp, #64]
  402f48:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402f4c:	add	x1, x0, #0xf20
  402f50:	mov	x0, x3
  402f54:	bl	402880 <fprintf@plt>
  402f58:	b	402f98 <scols_reset_iter@plt+0x6b8>
  402f5c:	ldr	x0, [sp, #80]
  402f60:	ldr	w0, [x0]
  402f64:	bl	402d54 <scols_reset_iter@plt+0x474>
  402f68:	cmp	w0, #0x0
  402f6c:	b.eq	402f98 <scols_reset_iter@plt+0x6b8>  // b.none
  402f70:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402f74:	add	x0, x0, #0x360
  402f78:	ldr	x3, [x0]
  402f7c:	ldr	x0, [sp, #80]
  402f80:	ldr	w0, [x0]
  402f84:	mov	w2, w0
  402f88:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  402f8c:	add	x1, x0, #0xf28
  402f90:	mov	x0, x3
  402f94:	bl	402880 <fprintf@plt>
  402f98:	ldr	x0, [sp, #80]
  402f9c:	add	x0, x0, #0x4
  402fa0:	str	x0, [sp, #80]
  402fa4:	ldr	x0, [sp, #72]
  402fa8:	add	x0, x0, #0x1
  402fac:	str	x0, [sp, #72]
  402fb0:	ldr	x0, [sp, #72]
  402fb4:	add	x0, x0, #0x1
  402fb8:	cmp	x0, #0xf
  402fbc:	b.hi	402fd0 <scols_reset_iter@plt+0x6f0>  // b.pmore
  402fc0:	ldr	x0, [sp, #80]
  402fc4:	ldr	w0, [x0]
  402fc8:	cmp	w0, #0x0
  402fcc:	b.ne	402f18 <scols_reset_iter@plt+0x638>  // b.any
  402fd0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  402fd4:	add	x0, x0, #0x360
  402fd8:	ldr	x0, [x0]
  402fdc:	mov	x1, x0
  402fe0:	mov	w0, #0xa                   	// #10
  402fe4:	bl	4023d0 <fputc@plt>
  402fe8:	mov	w0, #0x1                   	// #1
  402fec:	bl	4022f0 <exit@plt>
  402ff0:	ldr	x0, [sp, #80]
  402ff4:	ldr	w0, [x0]
  402ff8:	cmp	w0, #0x0
  402ffc:	b.eq	40301c <scols_reset_iter@plt+0x73c>  // b.none
  403000:	ldr	x0, [sp, #80]
  403004:	ldr	w0, [x0]
  403008:	ldr	w1, [sp, #60]
  40300c:	cmp	w1, w0
  403010:	b.ge	402e4c <scols_reset_iter@plt+0x56c>  // b.tcont
  403014:	b	40301c <scols_reset_iter@plt+0x73c>
  403018:	nop
  40301c:	ldr	w0, [sp, #92]
  403020:	add	w0, w0, #0x1
  403024:	str	w0, [sp, #92]
  403028:	ldrsw	x0, [sp, #92]
  40302c:	lsl	x0, x0, #6
  403030:	ldr	x1, [sp, #40]
  403034:	add	x0, x1, x0
  403038:	ldr	w0, [x0]
  40303c:	cmp	w0, #0x0
  403040:	b.eq	403064 <scols_reset_iter@plt+0x784>  // b.none
  403044:	ldrsw	x0, [sp, #92]
  403048:	lsl	x0, x0, #6
  40304c:	ldr	x1, [sp, #40]
  403050:	add	x0, x1, x0
  403054:	ldr	w0, [x0]
  403058:	ldr	w1, [sp, #60]
  40305c:	cmp	w1, w0
  403060:	b.ge	402e34 <scols_reset_iter@plt+0x554>  // b.tcont
  403064:	nop
  403068:	ldr	x19, [sp, #16]
  40306c:	ldp	x29, x30, [sp], #96
  403070:	ret
  403074:	stp	x29, x30, [sp, #-48]!
  403078:	mov	x29, sp
  40307c:	str	x0, [sp, #24]
  403080:	str	xzr, [sp, #40]
  403084:	b	4030c0 <scols_reset_iter@plt+0x7e0>
  403088:	ldr	x0, [sp, #24]
  40308c:	ldr	w0, [x0]
  403090:	bl	402480 <wcwidth@plt>
  403094:	str	w0, [sp, #36]
  403098:	ldr	w0, [sp, #36]
  40309c:	cmp	w0, #0x0
  4030a0:	b.le	4030b4 <scols_reset_iter@plt+0x7d4>
  4030a4:	ldrsw	x0, [sp, #36]
  4030a8:	ldr	x1, [sp, #40]
  4030ac:	add	x0, x1, x0
  4030b0:	str	x0, [sp, #40]
  4030b4:	ldr	x0, [sp, #24]
  4030b8:	add	x0, x0, #0x4
  4030bc:	str	x0, [sp, #24]
  4030c0:	ldr	x0, [sp, #24]
  4030c4:	ldr	w0, [x0]
  4030c8:	cmp	w0, #0x0
  4030cc:	b.ne	403088 <scols_reset_iter@plt+0x7a8>  // b.any
  4030d0:	ldr	x0, [sp, #40]
  4030d4:	ldp	x29, x30, [sp], #48
  4030d8:	ret
  4030dc:	stp	x29, x30, [sp, #-48]!
  4030e0:	mov	x29, sp
  4030e4:	str	x0, [sp, #24]
  4030e8:	mov	x2, #0x0                   	// #0
  4030ec:	ldr	x1, [sp, #24]
  4030f0:	mov	x0, #0x0                   	// #0
  4030f4:	bl	4022e0 <mbstowcs@plt>
  4030f8:	str	x0, [sp, #40]
  4030fc:	ldr	x0, [sp, #40]
  403100:	cmp	x0, #0x0
  403104:	b.ge	403110 <scols_reset_iter@plt+0x830>  // b.tcont
  403108:	mov	x0, #0x0                   	// #0
  40310c:	b	403164 <scols_reset_iter@plt+0x884>
  403110:	ldr	x0, [sp, #40]
  403114:	add	x0, x0, #0x1
  403118:	lsl	x0, x0, #2
  40311c:	mov	x1, #0x1                   	// #1
  403120:	bl	402b38 <scols_reset_iter@plt+0x258>
  403124:	str	x0, [sp, #32]
  403128:	ldr	x0, [sp, #40]
  40312c:	add	x0, x0, #0x1
  403130:	mov	x2, x0
  403134:	ldr	x1, [sp, #24]
  403138:	ldr	x0, [sp, #32]
  40313c:	bl	4022e0 <mbstowcs@plt>
  403140:	str	x0, [sp, #40]
  403144:	ldr	x0, [sp, #40]
  403148:	cmp	x0, #0x0
  40314c:	b.ge	403160 <scols_reset_iter@plt+0x880>  // b.tcont
  403150:	ldr	x0, [sp, #32]
  403154:	bl	4026b0 <free@plt>
  403158:	mov	x0, #0x0                   	// #0
  40315c:	b	403164 <scols_reset_iter@plt+0x884>
  403160:	ldr	x0, [sp, #32]
  403164:	ldp	x29, x30, [sp], #48
  403168:	ret
  40316c:	stp	x29, x30, [sp, #-48]!
  403170:	mov	x29, sp
  403174:	str	x0, [sp, #24]
  403178:	mov	x2, #0x0                   	// #0
  40317c:	ldr	x1, [sp, #24]
  403180:	mov	x0, #0x0                   	// #0
  403184:	bl	4027b0 <wcstombs@plt>
  403188:	str	x0, [sp, #40]
  40318c:	ldr	x0, [sp, #40]
  403190:	cmn	x0, #0x1
  403194:	b.ne	4031a0 <scols_reset_iter@plt+0x8c0>  // b.any
  403198:	mov	x0, #0x0                   	// #0
  40319c:	b	4031e0 <scols_reset_iter@plt+0x900>
  4031a0:	ldr	x0, [sp, #40]
  4031a4:	add	x0, x0, #0x1
  4031a8:	mov	x1, #0x1                   	// #1
  4031ac:	bl	402b38 <scols_reset_iter@plt+0x258>
  4031b0:	str	x0, [sp, #32]
  4031b4:	ldr	x2, [sp, #40]
  4031b8:	ldr	x1, [sp, #24]
  4031bc:	ldr	x0, [sp, #32]
  4031c0:	bl	4027b0 <wcstombs@plt>
  4031c4:	cmn	x0, #0x1
  4031c8:	b.ne	4031dc <scols_reset_iter@plt+0x8fc>  // b.any
  4031cc:	ldr	x0, [sp, #32]
  4031d0:	bl	4026b0 <free@plt>
  4031d4:	mov	x0, #0x0                   	// #0
  4031d8:	b	4031e0 <scols_reset_iter@plt+0x900>
  4031dc:	ldr	x0, [sp, #32]
  4031e0:	ldp	x29, x30, [sp], #48
  4031e4:	ret
  4031e8:	stp	x29, x30, [sp, #-64]!
  4031ec:	mov	x29, sp
  4031f0:	str	x0, [sp, #40]
  4031f4:	str	x1, [sp, #32]
  4031f8:	str	x2, [sp, #24]
  4031fc:	str	xzr, [sp, #56]
  403200:	ldr	x0, [sp, #40]
  403204:	ldrb	w0, [x0, #152]
  403208:	and	w0, w0, #0x1
  40320c:	and	w0, w0, #0xff
  403210:	cmp	w0, #0x0
  403214:	b.eq	403234 <scols_reset_iter@plt+0x954>  // b.none
  403218:	ldr	x0, [sp, #40]
  40321c:	ldr	x0, [x0, #112]
  403220:	ldr	x2, [sp, #24]
  403224:	mov	x1, x0
  403228:	ldr	x0, [sp, #32]
  40322c:	bl	402570 <wcstok@plt>
  403230:	b	4032b8 <scols_reset_iter@plt+0x9d8>
  403234:	ldr	x0, [sp, #32]
  403238:	cmp	x0, #0x0
  40323c:	b.ne	403264 <scols_reset_iter@plt+0x984>  // b.any
  403240:	ldr	x0, [sp, #24]
  403244:	ldr	x0, [x0]
  403248:	cmp	x0, #0x0
  40324c:	b.ne	403258 <scols_reset_iter@plt+0x978>  // b.any
  403250:	mov	x0, #0x0                   	// #0
  403254:	b	4032b8 <scols_reset_iter@plt+0x9d8>
  403258:	ldr	x0, [sp, #24]
  40325c:	ldr	x0, [x0]
  403260:	str	x0, [sp, #32]
  403264:	ldr	x0, [sp, #32]
  403268:	str	x0, [sp, #56]
  40326c:	ldr	x0, [sp, #40]
  403270:	ldr	x0, [x0, #112]
  403274:	mov	x1, x0
  403278:	ldr	x0, [sp, #56]
  40327c:	bl	402440 <wcspbrk@plt>
  403280:	str	x0, [sp, #32]
  403284:	ldr	x0, [sp, #32]
  403288:	cmp	x0, #0x0
  40328c:	b.ne	40329c <scols_reset_iter@plt+0x9bc>  // b.any
  403290:	ldr	x0, [sp, #24]
  403294:	str	xzr, [x0]
  403298:	b	4032b4 <scols_reset_iter@plt+0x9d4>
  40329c:	ldr	x0, [sp, #32]
  4032a0:	str	wzr, [x0]
  4032a4:	ldr	x0, [sp, #32]
  4032a8:	add	x1, x0, #0x4
  4032ac:	ldr	x0, [sp, #24]
  4032b0:	str	x1, [x0]
  4032b4:	ldr	x0, [sp, #56]
  4032b8:	ldp	x29, x30, [sp], #64
  4032bc:	ret
  4032c0:	stp	x29, x30, [sp, #-48]!
  4032c4:	mov	x29, sp
  4032c8:	str	x0, [sp, #24]
  4032cc:	str	x1, [sp, #16]
  4032d0:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  4032d4:	add	x1, x0, #0xf30
  4032d8:	ldr	x0, [sp, #24]
  4032dc:	bl	409520 <scols_reset_iter@plt+0x6c40>
  4032e0:	str	x0, [sp, #40]
  4032e4:	ldr	x0, [sp, #40]
  4032e8:	cmp	x0, #0x0
  4032ec:	b.ne	403328 <scols_reset_iter@plt+0xa48>  // b.any
  4032f0:	bl	402840 <__errno_location@plt>
  4032f4:	ldr	w0, [x0]
  4032f8:	cmp	w0, #0xc
  4032fc:	b.ne	403310 <scols_reset_iter@plt+0xa30>  // b.any
  403300:	mov	w1, #0xc5                  	// #197
  403304:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403308:	add	x0, x0, #0xf38
  40330c:	bl	402ab8 <scols_reset_iter@plt+0x1d8>
  403310:	ldr	x3, [sp, #24]
  403314:	ldr	x2, [sp, #16]
  403318:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  40331c:	add	x1, x0, #0xf50
  403320:	mov	w0, #0x1                   	// #1
  403324:	bl	4027f0 <errx@plt>
  403328:	ldr	x0, [sp, #40]
  40332c:	ldp	x29, x30, [sp], #48
  403330:	ret
  403334:	stp	x29, x30, [sp, #-48]!
  403338:	mov	x29, sp
  40333c:	str	x0, [sp, #24]
  403340:	mov	w0, #0x0                   	// #0
  403344:	bl	402890 <scols_init_debug@plt>
  403348:	bl	402500 <scols_new_table@plt>
  40334c:	mov	x1, x0
  403350:	ldr	x0, [sp, #24]
  403354:	str	x1, [x0, #16]
  403358:	ldr	x0, [sp, #24]
  40335c:	ldr	x0, [x0, #16]
  403360:	cmp	x0, #0x0
  403364:	b.ne	403380 <scols_reset_iter@plt+0xaa0>  // b.any
  403368:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  40336c:	add	x0, x0, #0xf60
  403370:	bl	402870 <gettext@plt>
  403374:	mov	x1, x0
  403378:	mov	w0, #0x1                   	// #1
  40337c:	bl	4028a0 <err@plt>
  403380:	ldr	x0, [sp, #24]
  403384:	ldr	x2, [x0, #16]
  403388:	ldr	x0, [sp, #24]
  40338c:	ldr	x0, [x0, #120]
  403390:	mov	x1, x0
  403394:	mov	x0, x2
  403398:	bl	4023f0 <scols_table_set_column_separator@plt>
  40339c:	ldr	x0, [sp, #24]
  4033a0:	ldrb	w0, [x0, #152]
  4033a4:	and	w0, w0, #0x2
  4033a8:	and	w0, w0, #0xff
  4033ac:	cmp	w0, #0x0
  4033b0:	b.eq	4033f4 <scols_reset_iter@plt+0xb14>  // b.none
  4033b4:	ldr	x0, [sp, #24]
  4033b8:	ldr	x0, [x0, #16]
  4033bc:	mov	w1, #0x1                   	// #1
  4033c0:	bl	402700 <scols_table_enable_json@plt>
  4033c4:	ldr	x0, [sp, #24]
  4033c8:	ldr	x2, [x0, #16]
  4033cc:	ldr	x0, [sp, #24]
  4033d0:	ldr	x0, [x0, #32]
  4033d4:	cmp	x0, #0x0
  4033d8:	b.ne	4033e4 <scols_reset_iter@plt+0xb04>  // b.any
  4033dc:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  4033e0:	add	x0, x0, #0xf80
  4033e4:	mov	x1, x0
  4033e8:	mov	x0, x2
  4033ec:	bl	402340 <scols_table_set_name@plt>
  4033f0:	b	403404 <scols_reset_iter@plt+0xb24>
  4033f4:	ldr	x0, [sp, #24]
  4033f8:	ldr	x0, [x0, #16]
  4033fc:	mov	w1, #0x1                   	// #1
  403400:	bl	402860 <scols_table_enable_noencoding@plt>
  403404:	ldr	x0, [sp, #24]
  403408:	ldr	x0, [x0, #24]
  40340c:	cmp	x0, #0x0
  403410:	b.eq	4034cc <scols_reset_iter@plt+0xbec>  // b.none
  403414:	ldr	x0, [sp, #24]
  403418:	ldr	x0, [x0, #24]
  40341c:	str	x0, [sp, #40]
  403420:	b	403454 <scols_reset_iter@plt+0xb74>
  403424:	ldr	x0, [sp, #24]
  403428:	ldr	x3, [x0, #16]
  40342c:	ldr	x0, [sp, #40]
  403430:	ldr	x0, [x0]
  403434:	mov	w2, #0x0                   	// #0
  403438:	movi	d0, #0x0
  40343c:	mov	x1, x0
  403440:	mov	x0, x3
  403444:	bl	402380 <scols_table_new_column@plt>
  403448:	ldr	x0, [sp, #40]
  40344c:	add	x0, x0, #0x8
  403450:	str	x0, [sp, #40]
  403454:	ldr	x0, [sp, #40]
  403458:	cmp	x0, #0x0
  40345c:	b.eq	403470 <scols_reset_iter@plt+0xb90>  // b.none
  403460:	ldr	x0, [sp, #40]
  403464:	ldr	x0, [x0]
  403468:	cmp	x0, #0x0
  40346c:	b.ne	403424 <scols_reset_iter@plt+0xb44>  // b.any
  403470:	ldr	x0, [sp, #24]
  403474:	ldrb	w0, [x0, #152]
  403478:	and	w0, w0, #0x4
  40347c:	and	w0, w0, #0xff
  403480:	cmp	w0, #0x0
  403484:	b.eq	403498 <scols_reset_iter@plt+0xbb8>  // b.none
  403488:	ldr	x0, [sp, #24]
  40348c:	ldr	x0, [x0, #16]
  403490:	mov	w1, #0x1                   	// #1
  403494:	bl	4025f0 <scols_table_enable_header_repeat@plt>
  403498:	ldr	x0, [sp, #24]
  40349c:	ldr	x2, [x0, #16]
  4034a0:	ldr	x0, [sp, #24]
  4034a4:	ldrb	w0, [x0, #152]
  4034a8:	and	w0, w0, #0x10
  4034ac:	and	w0, w0, #0xff
  4034b0:	cmp	w0, #0x0
  4034b4:	cset	w0, ne  // ne = any
  4034b8:	and	w0, w0, #0xff
  4034bc:	mov	w1, w0
  4034c0:	mov	x0, x2
  4034c4:	bl	402360 <scols_table_enable_noheadings@plt>
  4034c8:	b	4034dc <scols_reset_iter@plt+0xbfc>
  4034cc:	ldr	x0, [sp, #24]
  4034d0:	ldr	x0, [x0, #16]
  4034d4:	mov	w1, #0x1                   	// #1
  4034d8:	bl	402360 <scols_table_enable_noheadings@plt>
  4034dc:	nop
  4034e0:	ldp	x29, x30, [sp], #48
  4034e4:	ret
  4034e8:	stp	x29, x30, [sp, #-48]!
  4034ec:	mov	x29, sp
  4034f0:	str	x0, [sp, #24]
  4034f4:	str	x1, [sp, #16]
  4034f8:	str	wzr, [sp, #44]
  4034fc:	mov	x1, #0x0                   	// #0
  403500:	ldr	x0, [sp, #16]
  403504:	bl	406704 <scols_reset_iter@plt+0x3e24>
  403508:	cmp	w0, #0x0
  40350c:	b.eq	403534 <scols_reset_iter@plt+0xc54>  // b.none
  403510:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403514:	add	x0, x0, #0xf88
  403518:	bl	402870 <gettext@plt>
  40351c:	mov	x1, x0
  403520:	ldr	x0, [sp, #16]
  403524:	bl	406d00 <scols_reset_iter@plt+0x4420>
  403528:	sub	w0, w0, #0x1
  40352c:	str	w0, [sp, #44]
  403530:	b	4035d0 <scols_reset_iter@plt+0xcf0>
  403534:	ldr	x0, [sp, #24]
  403538:	ldr	x0, [x0, #24]
  40353c:	str	x0, [sp, #32]
  403540:	b	403574 <scols_reset_iter@plt+0xc94>
  403544:	ldr	x0, [sp, #32]
  403548:	ldr	x0, [x0]
  40354c:	ldr	x1, [sp, #16]
  403550:	bl	402530 <strcasecmp@plt>
  403554:	cmp	w0, #0x0
  403558:	b.eq	403594 <scols_reset_iter@plt+0xcb4>  // b.none
  40355c:	ldr	w0, [sp, #44]
  403560:	add	w0, w0, #0x1
  403564:	str	w0, [sp, #44]
  403568:	ldr	x0, [sp, #32]
  40356c:	add	x0, x0, #0x8
  403570:	str	x0, [sp, #32]
  403574:	ldr	x0, [sp, #32]
  403578:	cmp	x0, #0x0
  40357c:	b.eq	403598 <scols_reset_iter@plt+0xcb8>  // b.none
  403580:	ldr	x0, [sp, #32]
  403584:	ldr	x0, [x0]
  403588:	cmp	x0, #0x0
  40358c:	b.ne	403544 <scols_reset_iter@plt+0xc64>  // b.any
  403590:	b	403598 <scols_reset_iter@plt+0xcb8>
  403594:	nop
  403598:	ldr	x0, [sp, #32]
  40359c:	cmp	x0, #0x0
  4035a0:	b.eq	4035b4 <scols_reset_iter@plt+0xcd4>  // b.none
  4035a4:	ldr	x0, [sp, #32]
  4035a8:	ldr	x0, [x0]
  4035ac:	cmp	x0, #0x0
  4035b0:	b.ne	4035d0 <scols_reset_iter@plt+0xcf0>  // b.any
  4035b4:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  4035b8:	add	x0, x0, #0xfa0
  4035bc:	bl	402870 <gettext@plt>
  4035c0:	ldr	x2, [sp, #16]
  4035c4:	mov	x1, x0
  4035c8:	mov	w0, #0x1                   	// #1
  4035cc:	bl	4027f0 <errx@plt>
  4035d0:	ldr	x0, [sp, #24]
  4035d4:	ldr	x0, [x0, #16]
  4035d8:	ldr	w1, [sp, #44]
  4035dc:	bl	4024e0 <scols_table_get_column@plt>
  4035e0:	ldp	x29, x30, [sp], #48
  4035e4:	ret
  4035e8:	stp	x29, x30, [sp, #-64]!
  4035ec:	mov	x29, sp
  4035f0:	str	x0, [sp, #24]
  4035f4:	str	xzr, [sp, #56]
  4035f8:	mov	w0, #0x0                   	// #0
  4035fc:	bl	4027d0 <scols_new_iter@plt>
  403600:	str	x0, [sp, #48]
  403604:	ldr	x0, [sp, #48]
  403608:	cmp	x0, #0x0
  40360c:	b.ne	403640 <scols_reset_iter@plt+0xd60>  // b.any
  403610:	mov	w1, #0x102                 	// #258
  403614:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403618:	add	x0, x0, #0xf38
  40361c:	bl	402ab8 <scols_reset_iter@plt+0x1d8>
  403620:	ldr	x0, [sp, #40]
  403624:	bl	402490 <scols_column_get_flags@plt>
  403628:	and	w0, w0, #0x20
  40362c:	cmp	w0, #0x0
  403630:	b.eq	403638 <scols_reset_iter@plt+0xd58>  // b.none
  403634:	b	403640 <scols_reset_iter@plt+0xd60>
  403638:	ldr	x0, [sp, #40]
  40363c:	str	x0, [sp, #56]
  403640:	ldr	x0, [sp, #24]
  403644:	ldr	x0, [x0, #16]
  403648:	add	x1, sp, #0x28
  40364c:	mov	x2, x1
  403650:	ldr	x1, [sp, #48]
  403654:	bl	402680 <scols_table_next_column@plt>
  403658:	cmp	w0, #0x0
  40365c:	b.eq	403620 <scols_reset_iter@plt+0xd40>  // b.none
  403660:	ldr	x0, [sp, #48]
  403664:	bl	402390 <scols_free_iter@plt>
  403668:	ldr	x0, [sp, #56]
  40366c:	ldp	x29, x30, [sp], #64
  403670:	ret
  403674:	stp	x29, x30, [sp, #-48]!
  403678:	mov	x29, sp
  40367c:	str	x0, [sp, #24]
  403680:	str	w1, [sp, #20]
  403684:	ldr	x0, [sp, #24]
  403688:	bl	402490 <scols_column_get_flags@plt>
  40368c:	str	w0, [sp, #44]
  403690:	ldr	w1, [sp, #44]
  403694:	ldr	w0, [sp, #20]
  403698:	orr	w0, w1, w0
  40369c:	mov	w1, w0
  4036a0:	ldr	x0, [sp, #24]
  4036a4:	bl	402510 <scols_column_set_flags@plt>
  4036a8:	ldp	x29, x30, [sp], #48
  4036ac:	ret
  4036b0:	stp	x29, x30, [sp, #-112]!
  4036b4:	mov	x29, sp
  4036b8:	str	x0, [sp, #40]
  4036bc:	str	x1, [sp, #32]
  4036c0:	str	w2, [sp, #28]
  4036c4:	str	x3, [sp, #16]
  4036c8:	ldr	x1, [sp, #16]
  4036cc:	ldr	x0, [sp, #32]
  4036d0:	bl	4032c0 <scols_reset_iter@plt+0x9e0>
  4036d4:	str	x0, [sp, #88]
  4036d8:	str	wzr, [sp, #100]
  4036dc:	ldr	x0, [sp, #88]
  4036e0:	str	x0, [sp, #104]
  4036e4:	b	40375c <scols_reset_iter@plt+0xe7c>
  4036e8:	ldr	w0, [sp, #28]
  4036ec:	cmp	w0, #0x20
  4036f0:	b.ne	403720 <scols_reset_iter@plt+0xe40>  // b.any
  4036f4:	ldr	x0, [sp, #104]
  4036f8:	ldr	x2, [x0]
  4036fc:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403700:	add	x1, x0, #0xfc0
  403704:	mov	x0, x2
  403708:	bl	402640 <strcmp@plt>
  40370c:	cmp	w0, #0x0
  403710:	b.ne	403720 <scols_reset_iter@plt+0xe40>  // b.any
  403714:	mov	w0, #0x1                   	// #1
  403718:	str	w0, [sp, #100]
  40371c:	b	403750 <scols_reset_iter@plt+0xe70>
  403720:	ldr	x0, [sp, #104]
  403724:	ldr	x0, [x0]
  403728:	mov	x1, x0
  40372c:	ldr	x0, [sp, #40]
  403730:	bl	4034e8 <scols_reset_iter@plt+0xc08>
  403734:	str	x0, [sp, #80]
  403738:	ldr	x0, [sp, #80]
  40373c:	cmp	x0, #0x0
  403740:	b.eq	403750 <scols_reset_iter@plt+0xe70>  // b.none
  403744:	ldr	w1, [sp, #28]
  403748:	ldr	x0, [sp, #80]
  40374c:	bl	403674 <scols_reset_iter@plt+0xd94>
  403750:	ldr	x0, [sp, #104]
  403754:	add	x0, x0, #0x8
  403758:	str	x0, [sp, #104]
  40375c:	ldr	x0, [sp, #104]
  403760:	cmp	x0, #0x0
  403764:	b.eq	403778 <scols_reset_iter@plt+0xe98>  // b.none
  403768:	ldr	x0, [sp, #104]
  40376c:	ldr	x0, [x0]
  403770:	cmp	x0, #0x0
  403774:	b.ne	4036e8 <scols_reset_iter@plt+0xe08>  // b.any
  403778:	ldr	x0, [sp, #88]
  40377c:	bl	408fb4 <scols_reset_iter@plt+0x66d4>
  403780:	ldr	w0, [sp, #100]
  403784:	cmp	w0, #0x0
  403788:	b.eq	403810 <scols_reset_iter@plt+0xf30>  // b.none
  40378c:	mov	w0, #0x0                   	// #0
  403790:	bl	4027d0 <scols_new_iter@plt>
  403794:	str	x0, [sp, #72]
  403798:	ldr	x0, [sp, #72]
  40379c:	cmp	x0, #0x0
  4037a0:	b.ne	4037e8 <scols_reset_iter@plt+0xf08>  // b.any
  4037a4:	mov	w1, #0x130                 	// #304
  4037a8:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  4037ac:	add	x0, x0, #0xf38
  4037b0:	bl	402ab8 <scols_reset_iter@plt+0x1d8>
  4037b4:	ldr	x0, [sp, #56]
  4037b8:	bl	402370 <scols_column_get_header@plt>
  4037bc:	str	x0, [sp, #64]
  4037c0:	ldr	x0, [sp, #64]
  4037c4:	cmp	x0, #0x0
  4037c8:	b.eq	4037dc <scols_reset_iter@plt+0xefc>  // b.none
  4037cc:	ldr	x0, [sp, #64]
  4037d0:	bl	4026a0 <scols_cell_get_data@plt>
  4037d4:	cmp	x0, #0x0
  4037d8:	b.ne	4037e8 <scols_reset_iter@plt+0xf08>  // b.any
  4037dc:	ldr	x0, [sp, #56]
  4037e0:	ldr	w1, [sp, #28]
  4037e4:	bl	403674 <scols_reset_iter@plt+0xd94>
  4037e8:	ldr	x0, [sp, #40]
  4037ec:	ldr	x0, [x0, #16]
  4037f0:	add	x1, sp, #0x38
  4037f4:	mov	x2, x1
  4037f8:	ldr	x1, [sp, #72]
  4037fc:	bl	402680 <scols_table_next_column@plt>
  403800:	cmp	w0, #0x0
  403804:	b.eq	4037b4 <scols_reset_iter@plt+0xed4>  // b.none
  403808:	ldr	x0, [sp, #72]
  40380c:	bl	402390 <scols_free_iter@plt>
  403810:	nop
  403814:	ldp	x29, x30, [sp], #112
  403818:	ret
  40381c:	stp	x29, x30, [sp, #-112]!
  403820:	mov	x29, sp
  403824:	str	x19, [sp, #16]
  403828:	str	x0, [sp, #40]
  40382c:	str	xzr, [sp, #104]
  403830:	str	xzr, [sp, #88]
  403834:	ldr	x0, [sp, #40]
  403838:	ldr	x0, [x0, #16]
  40383c:	bl	4025e0 <scols_table_get_ncols@plt>
  403840:	str	x0, [sp, #72]
  403844:	ldr	x0, [sp, #40]
  403848:	ldr	x19, [x0, #40]
  40384c:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403850:	add	x0, x0, #0xfc8
  403854:	bl	402870 <gettext@plt>
  403858:	mov	x1, x0
  40385c:	mov	x0, x19
  403860:	bl	4032c0 <scols_reset_iter@plt+0x9e0>
  403864:	str	x0, [sp, #64]
  403868:	mov	x1, #0x8                   	// #8
  40386c:	ldr	x0, [sp, #72]
  403870:	bl	402b38 <scols_reset_iter@plt+0x258>
  403874:	str	x0, [sp, #56]
  403878:	ldr	x0, [sp, #64]
  40387c:	str	x0, [sp, #80]
  403880:	b	4038d4 <scols_reset_iter@plt+0xff4>
  403884:	ldr	x0, [sp, #80]
  403888:	ldr	x0, [x0]
  40388c:	mov	x1, x0
  403890:	ldr	x0, [sp, #40]
  403894:	bl	4034e8 <scols_reset_iter@plt+0xc08>
  403898:	str	x0, [sp, #48]
  40389c:	ldr	x0, [sp, #48]
  4038a0:	cmp	x0, #0x0
  4038a4:	b.eq	4038c8 <scols_reset_iter@plt+0xfe8>  // b.none
  4038a8:	ldr	x0, [sp, #88]
  4038ac:	add	x1, x0, #0x1
  4038b0:	str	x1, [sp, #88]
  4038b4:	lsl	x0, x0, #3
  4038b8:	ldr	x1, [sp, #56]
  4038bc:	add	x0, x1, x0
  4038c0:	ldr	x1, [sp, #48]
  4038c4:	str	x1, [x0]
  4038c8:	ldr	x0, [sp, #80]
  4038cc:	add	x0, x0, #0x8
  4038d0:	str	x0, [sp, #80]
  4038d4:	ldr	x0, [sp, #80]
  4038d8:	cmp	x0, #0x0
  4038dc:	b.eq	4038f0 <scols_reset_iter@plt+0x1010>  // b.none
  4038e0:	ldr	x0, [sp, #80]
  4038e4:	ldr	x0, [x0]
  4038e8:	cmp	x0, #0x0
  4038ec:	b.ne	403884 <scols_reset_iter@plt+0xfa4>  // b.any
  4038f0:	str	xzr, [sp, #96]
  4038f4:	b	403948 <scols_reset_iter@plt+0x1068>
  4038f8:	ldr	x0, [sp, #40]
  4038fc:	ldr	x3, [x0, #16]
  403900:	ldr	x0, [sp, #96]
  403904:	lsl	x0, x0, #3
  403908:	ldr	x1, [sp, #56]
  40390c:	add	x0, x1, x0
  403910:	ldr	x0, [x0]
  403914:	mov	x2, x0
  403918:	ldr	x1, [sp, #104]
  40391c:	mov	x0, x3
  403920:	bl	402720 <scols_table_move_column@plt>
  403924:	ldr	x0, [sp, #96]
  403928:	lsl	x0, x0, #3
  40392c:	ldr	x1, [sp, #56]
  403930:	add	x0, x1, x0
  403934:	ldr	x0, [x0]
  403938:	str	x0, [sp, #104]
  40393c:	ldr	x0, [sp, #96]
  403940:	add	x0, x0, #0x1
  403944:	str	x0, [sp, #96]
  403948:	ldr	x1, [sp, #96]
  40394c:	ldr	x0, [sp, #88]
  403950:	cmp	x1, x0
  403954:	b.cc	4038f8 <scols_reset_iter@plt+0x1018>  // b.lo, b.ul, b.last
  403958:	ldr	x0, [sp, #56]
  40395c:	bl	4026b0 <free@plt>
  403960:	ldr	x0, [sp, #64]
  403964:	bl	408fb4 <scols_reset_iter@plt+0x66d4>
  403968:	nop
  40396c:	ldr	x19, [sp, #16]
  403970:	ldp	x29, x30, [sp], #112
  403974:	ret
  403978:	stp	x29, x30, [sp, #-112]!
  40397c:	mov	x29, sp
  403980:	str	x0, [sp, #24]
  403984:	ldr	x0, [sp, #24]
  403988:	ldr	x0, [x0, #88]
  40398c:	mov	x1, x0
  403990:	ldr	x0, [sp, #24]
  403994:	bl	4034e8 <scols_reset_iter@plt+0xc08>
  403998:	str	x0, [sp, #104]
  40399c:	ldr	x0, [sp, #24]
  4039a0:	ldr	x0, [x0, #104]
  4039a4:	mov	x1, x0
  4039a8:	ldr	x0, [sp, #24]
  4039ac:	bl	4034e8 <scols_reset_iter@plt+0xc08>
  4039b0:	str	x0, [sp, #96]
  4039b4:	ldr	x0, [sp, #24]
  4039b8:	ldr	x0, [x0, #96]
  4039bc:	mov	x1, x0
  4039c0:	ldr	x0, [sp, #24]
  4039c4:	bl	4034e8 <scols_reset_iter@plt+0xc08>
  4039c8:	str	x0, [sp, #88]
  4039cc:	ldr	x0, [sp, #96]
  4039d0:	cmp	x0, #0x0
  4039d4:	b.eq	403b5c <scols_reset_iter@plt+0x127c>  // b.none
  4039d8:	ldr	x0, [sp, #88]
  4039dc:	cmp	x0, #0x0
  4039e0:	b.eq	403b5c <scols_reset_iter@plt+0x127c>  // b.none
  4039e4:	ldr	x0, [sp, #104]
  4039e8:	cmp	x0, #0x0
  4039ec:	b.eq	403b5c <scols_reset_iter@plt+0x127c>  // b.none
  4039f0:	mov	w1, #0x2                   	// #2
  4039f4:	ldr	x0, [sp, #104]
  4039f8:	bl	403674 <scols_reset_iter@plt+0xd94>
  4039fc:	mov	w0, #0x0                   	// #0
  403a00:	bl	4027d0 <scols_new_iter@plt>
  403a04:	str	x0, [sp, #80]
  403a08:	mov	w0, #0x0                   	// #0
  403a0c:	bl	4027d0 <scols_new_iter@plt>
  403a10:	str	x0, [sp, #72]
  403a14:	ldr	x0, [sp, #80]
  403a18:	cmp	x0, #0x0
  403a1c:	b.eq	403a2c <scols_reset_iter@plt+0x114c>  // b.none
  403a20:	ldr	x0, [sp, #72]
  403a24:	cmp	x0, #0x0
  403a28:	b.ne	403b28 <scols_reset_iter@plt+0x1248>  // b.any
  403a2c:	mov	w1, #0x165                 	// #357
  403a30:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403a34:	add	x0, x0, #0xf38
  403a38:	bl	402ab8 <scols_reset_iter@plt+0x1d8>
  403a3c:	ldr	x0, [sp, #40]
  403a40:	ldr	x1, [sp, #88]
  403a44:	bl	402330 <scols_line_get_column_cell@plt>
  403a48:	str	x0, [sp, #64]
  403a4c:	ldr	x0, [sp, #64]
  403a50:	cmp	x0, #0x0
  403a54:	b.eq	403a64 <scols_reset_iter@plt+0x1184>  // b.none
  403a58:	ldr	x0, [sp, #64]
  403a5c:	bl	4026a0 <scols_cell_get_data@plt>
  403a60:	b	403a68 <scols_reset_iter@plt+0x1188>
  403a64:	mov	x0, #0x0                   	// #0
  403a68:	str	x0, [sp, #56]
  403a6c:	ldr	x0, [sp, #56]
  403a70:	cmp	x0, #0x0
  403a74:	b.ne	403a7c <scols_reset_iter@plt+0x119c>  // b.any
  403a78:	b	403b28 <scols_reset_iter@plt+0x1248>
  403a7c:	mov	w1, #0x0                   	// #0
  403a80:	ldr	x0, [sp, #80]
  403a84:	bl	4028e0 <scols_reset_iter@plt>
  403a88:	b	403b08 <scols_reset_iter@plt+0x1228>
  403a8c:	ldr	x0, [sp, #32]
  403a90:	ldr	x1, [sp, #96]
  403a94:	bl	402330 <scols_line_get_column_cell@plt>
  403a98:	str	x0, [sp, #64]
  403a9c:	ldr	x0, [sp, #64]
  403aa0:	cmp	x0, #0x0
  403aa4:	b.eq	403ab4 <scols_reset_iter@plt+0x11d4>  // b.none
  403aa8:	ldr	x0, [sp, #64]
  403aac:	bl	4026a0 <scols_cell_get_data@plt>
  403ab0:	b	403ab8 <scols_reset_iter@plt+0x11d8>
  403ab4:	mov	x0, #0x0                   	// #0
  403ab8:	str	x0, [sp, #48]
  403abc:	ldr	x0, [sp, #48]
  403ac0:	cmp	x0, #0x0
  403ac4:	b.ne	403acc <scols_reset_iter@plt+0x11ec>  // b.any
  403ac8:	b	403b08 <scols_reset_iter@plt+0x1228>
  403acc:	ldr	x1, [sp, #48]
  403ad0:	ldr	x0, [sp, #56]
  403ad4:	bl	402640 <strcmp@plt>
  403ad8:	cmp	w0, #0x0
  403adc:	b.eq	403ae4 <scols_reset_iter@plt+0x1204>  // b.none
  403ae0:	b	403b08 <scols_reset_iter@plt+0x1228>
  403ae4:	ldr	x0, [sp, #32]
  403ae8:	ldr	x1, [sp, #40]
  403aec:	bl	4026c0 <scols_line_is_ancestor@plt>
  403af0:	cmp	w0, #0x0
  403af4:	b.eq	403afc <scols_reset_iter@plt+0x121c>  // b.none
  403af8:	b	403b08 <scols_reset_iter@plt+0x1228>
  403afc:	ldr	x0, [sp, #40]
  403b00:	ldr	x1, [sp, #32]
  403b04:	bl	4027e0 <scols_line_add_child@plt>
  403b08:	ldr	x0, [sp, #24]
  403b0c:	ldr	x0, [x0, #16]
  403b10:	add	x1, sp, #0x20
  403b14:	mov	x2, x1
  403b18:	ldr	x1, [sp, #80]
  403b1c:	bl	402600 <scols_table_next_line@plt>
  403b20:	cmp	w0, #0x0
  403b24:	b.eq	403a8c <scols_reset_iter@plt+0x11ac>  // b.none
  403b28:	ldr	x0, [sp, #24]
  403b2c:	ldr	x0, [x0, #16]
  403b30:	add	x1, sp, #0x28
  403b34:	mov	x2, x1
  403b38:	ldr	x1, [sp, #72]
  403b3c:	bl	402600 <scols_table_next_line@plt>
  403b40:	cmp	w0, #0x0
  403b44:	b.eq	403a3c <scols_reset_iter@plt+0x115c>  // b.none
  403b48:	ldr	x0, [sp, #80]
  403b4c:	bl	402390 <scols_free_iter@plt>
  403b50:	ldr	x0, [sp, #72]
  403b54:	bl	402390 <scols_free_iter@plt>
  403b58:	b	403b60 <scols_reset_iter@plt+0x1280>
  403b5c:	nop
  403b60:	ldp	x29, x30, [sp], #112
  403b64:	ret
  403b68:	stp	x29, x30, [sp, #-64]!
  403b6c:	mov	x29, sp
  403b70:	str	x19, [sp, #16]
  403b74:	str	x0, [sp, #40]
  403b78:	ldr	x0, [sp, #40]
  403b7c:	ldr	x2, [x0, #16]
  403b80:	ldr	x0, [sp, #40]
  403b84:	ldr	x0, [x0, #8]
  403b88:	mov	x1, x0
  403b8c:	mov	x0, x2
  403b90:	bl	402730 <scols_table_set_termwidth@plt>
  403b94:	ldr	x0, [sp, #40]
  403b98:	ldr	x0, [x0, #16]
  403b9c:	mov	w1, #0x2                   	// #2
  403ba0:	bl	4025d0 <scols_table_set_termforce@plt>
  403ba4:	ldr	x0, [sp, #40]
  403ba8:	ldr	x0, [x0, #48]
  403bac:	cmp	x0, #0x0
  403bb0:	b.eq	403bdc <scols_reset_iter@plt+0x12fc>  // b.none
  403bb4:	ldr	x0, [sp, #40]
  403bb8:	ldr	x19, [x0, #48]
  403bbc:	adrp	x0, 409000 <scols_reset_iter@plt+0x6720>
  403bc0:	add	x0, x0, #0xff0
  403bc4:	bl	402870 <gettext@plt>
  403bc8:	mov	x3, x0
  403bcc:	mov	w2, #0x4                   	// #4
  403bd0:	mov	x1, x19
  403bd4:	ldr	x0, [sp, #40]
  403bd8:	bl	4036b0 <scols_reset_iter@plt+0xdd0>
  403bdc:	ldr	x0, [sp, #40]
  403be0:	ldr	x0, [x0, #56]
  403be4:	cmp	x0, #0x0
  403be8:	b.eq	403c14 <scols_reset_iter@plt+0x1334>  // b.none
  403bec:	ldr	x0, [sp, #40]
  403bf0:	ldr	x19, [x0, #56]
  403bf4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403bf8:	add	x0, x0, #0x18
  403bfc:	bl	402870 <gettext@plt>
  403c00:	mov	x3, x0
  403c04:	mov	w2, #0x1                   	// #1
  403c08:	mov	x1, x19
  403c0c:	ldr	x0, [sp, #40]
  403c10:	bl	4036b0 <scols_reset_iter@plt+0xdd0>
  403c14:	ldr	x0, [sp, #40]
  403c18:	ldr	x0, [x0, #64]
  403c1c:	cmp	x0, #0x0
  403c20:	b.eq	403c4c <scols_reset_iter@plt+0x136c>  // b.none
  403c24:	ldr	x0, [sp, #40]
  403c28:	ldr	x19, [x0, #64]
  403c2c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403c30:	add	x0, x0, #0x40
  403c34:	bl	402870 <gettext@plt>
  403c38:	mov	x3, x0
  403c3c:	mov	w2, #0x10                  	// #16
  403c40:	mov	x1, x19
  403c44:	ldr	x0, [sp, #40]
  403c48:	bl	4036b0 <scols_reset_iter@plt+0xdd0>
  403c4c:	ldr	x0, [sp, #40]
  403c50:	ldr	x0, [x0, #72]
  403c54:	cmp	x0, #0x0
  403c58:	b.eq	403c84 <scols_reset_iter@plt+0x13a4>  // b.none
  403c5c:	ldr	x0, [sp, #40]
  403c60:	ldr	x19, [x0, #72]
  403c64:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403c68:	add	x0, x0, #0x68
  403c6c:	bl	402870 <gettext@plt>
  403c70:	mov	x3, x0
  403c74:	mov	w2, #0x40                  	// #64
  403c78:	mov	x1, x19
  403c7c:	ldr	x0, [sp, #40]
  403c80:	bl	4036b0 <scols_reset_iter@plt+0xdd0>
  403c84:	ldr	x0, [sp, #40]
  403c88:	ldr	x0, [x0, #80]
  403c8c:	cmp	x0, #0x0
  403c90:	b.eq	403cbc <scols_reset_iter@plt+0x13dc>  // b.none
  403c94:	ldr	x0, [sp, #40]
  403c98:	ldr	x19, [x0, #80]
  403c9c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403ca0:	add	x0, x0, #0x90
  403ca4:	bl	402870 <gettext@plt>
  403ca8:	mov	x3, x0
  403cac:	mov	w2, #0x20                  	// #32
  403cb0:	mov	x1, x19
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	bl	4036b0 <scols_reset_iter@plt+0xdd0>
  403cbc:	ldr	x0, [sp, #40]
  403cc0:	ldr	x0, [x0, #64]
  403cc4:	cmp	x0, #0x0
  403cc8:	b.ne	403cf0 <scols_reset_iter@plt+0x1410>  // b.any
  403ccc:	ldr	x0, [sp, #40]
  403cd0:	bl	4035e8 <scols_reset_iter@plt+0xd08>
  403cd4:	str	x0, [sp, #56]
  403cd8:	ldr	x0, [sp, #56]
  403cdc:	cmp	x0, #0x0
  403ce0:	b.eq	403cf0 <scols_reset_iter@plt+0x1410>  // b.none
  403ce4:	mov	w1, #0x10                  	// #16
  403ce8:	ldr	x0, [sp, #56]
  403cec:	bl	403674 <scols_reset_iter@plt+0xd94>
  403cf0:	ldr	x0, [sp, #40]
  403cf4:	ldr	x0, [x0, #88]
  403cf8:	cmp	x0, #0x0
  403cfc:	b.eq	403d08 <scols_reset_iter@plt+0x1428>  // b.none
  403d00:	ldr	x0, [sp, #40]
  403d04:	bl	403978 <scols_reset_iter@plt+0x1098>
  403d08:	ldr	x0, [sp, #40]
  403d0c:	ldr	x0, [x0, #40]
  403d10:	cmp	x0, #0x0
  403d14:	b.eq	403d20 <scols_reset_iter@plt+0x1440>  // b.none
  403d18:	ldr	x0, [sp, #40]
  403d1c:	bl	40381c <scols_reset_iter@plt+0xf3c>
  403d20:	nop
  403d24:	ldr	x19, [sp, #16]
  403d28:	ldp	x29, x30, [sp], #64
  403d2c:	ret
  403d30:	stp	x29, x30, [sp, #-96]!
  403d34:	mov	x29, sp
  403d38:	str	x19, [sp, #16]
  403d3c:	str	x0, [sp, #40]
  403d40:	str	x1, [sp, #32]
  403d44:	str	xzr, [sp, #56]
  403d48:	str	xzr, [sp, #88]
  403d4c:	str	xzr, [sp, #80]
  403d50:	ldr	x0, [sp, #40]
  403d54:	ldr	x0, [x0, #16]
  403d58:	cmp	x0, #0x0
  403d5c:	b.ne	403ea8 <scols_reset_iter@plt+0x15c8>  // b.any
  403d60:	ldr	x0, [sp, #40]
  403d64:	bl	403334 <scols_reset_iter@plt+0xa54>
  403d68:	b	403ea8 <scols_reset_iter@plt+0x15c8>
  403d6c:	ldr	x0, [sp, #40]
  403d70:	ldr	x0, [x0, #16]
  403d74:	bl	4025e0 <scols_table_get_ncols@plt>
  403d78:	mov	x1, x0
  403d7c:	ldr	x0, [sp, #88]
  403d80:	add	x0, x0, #0x1
  403d84:	cmp	x1, x0
  403d88:	b.cs	403df4 <scols_reset_iter@plt+0x1514>  // b.hs, b.nlast
  403d8c:	ldr	x0, [sp, #40]
  403d90:	ldr	x0, [x0, #16]
  403d94:	bl	402590 <scols_table_is_json@plt>
  403d98:	cmp	w0, #0x0
  403d9c:	b.eq	403ddc <scols_reset_iter@plt+0x14fc>  // b.none
  403da0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403da4:	add	x0, x0, #0xb8
  403da8:	bl	402870 <gettext@plt>
  403dac:	mov	x19, x0
  403db0:	ldr	x0, [sp, #40]
  403db4:	ldr	x0, [x0, #16]
  403db8:	bl	4026f0 <scols_table_get_nlines@plt>
  403dbc:	add	x1, x0, #0x1
  403dc0:	ldr	x0, [sp, #88]
  403dc4:	add	x0, x0, #0x1
  403dc8:	mov	x3, x0
  403dcc:	mov	x2, x1
  403dd0:	mov	x1, x19
  403dd4:	mov	w0, #0x1                   	// #1
  403dd8:	bl	4027f0 <errx@plt>
  403ddc:	ldr	x0, [sp, #40]
  403de0:	ldr	x0, [x0, #16]
  403de4:	mov	w2, #0x0                   	// #0
  403de8:	movi	d0, #0x0
  403dec:	mov	x1, #0x0                   	// #0
  403df0:	bl	402380 <scols_table_new_column@plt>
  403df4:	ldr	x0, [sp, #80]
  403df8:	cmp	x0, #0x0
  403dfc:	b.ne	403e38 <scols_reset_iter@plt+0x1558>  // b.any
  403e00:	ldr	x0, [sp, #40]
  403e04:	ldr	x0, [x0, #16]
  403e08:	mov	x1, #0x0                   	// #0
  403e0c:	bl	402560 <scols_table_new_line@plt>
  403e10:	str	x0, [sp, #80]
  403e14:	ldr	x0, [sp, #80]
  403e18:	cmp	x0, #0x0
  403e1c:	b.ne	403e38 <scols_reset_iter@plt+0x1558>  // b.any
  403e20:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403e24:	add	x0, x0, #0xf8
  403e28:	bl	402870 <gettext@plt>
  403e2c:	mov	x1, x0
  403e30:	mov	w0, #0x1                   	// #1
  403e34:	bl	4028a0 <err@plt>
  403e38:	ldr	x0, [sp, #72]
  403e3c:	bl	40316c <scols_reset_iter@plt+0x88c>
  403e40:	str	x0, [sp, #64]
  403e44:	ldr	x0, [sp, #64]
  403e48:	cmp	x0, #0x0
  403e4c:	b.ne	403e68 <scols_reset_iter@plt+0x1588>  // b.any
  403e50:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403e54:	add	x0, x0, #0x118
  403e58:	bl	402870 <gettext@plt>
  403e5c:	mov	x1, x0
  403e60:	mov	w0, #0x1                   	// #1
  403e64:	bl	4028a0 <err@plt>
  403e68:	ldr	x2, [sp, #64]
  403e6c:	ldr	x1, [sp, #88]
  403e70:	ldr	x0, [sp, #80]
  403e74:	bl	402310 <scols_line_refer_data@plt>
  403e78:	cmp	w0, #0x0
  403e7c:	b.eq	403e98 <scols_reset_iter@plt+0x15b8>  // b.none
  403e80:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403e84:	add	x0, x0, #0x138
  403e88:	bl	402870 <gettext@plt>
  403e8c:	mov	x1, x0
  403e90:	mov	w0, #0x1                   	// #1
  403e94:	bl	4028a0 <err@plt>
  403e98:	ldr	x0, [sp, #88]
  403e9c:	add	x0, x0, #0x1
  403ea0:	str	x0, [sp, #88]
  403ea4:	str	xzr, [sp, #32]
  403ea8:	add	x0, sp, #0x38
  403eac:	mov	x2, x0
  403eb0:	ldr	x1, [sp, #32]
  403eb4:	ldr	x0, [sp, #40]
  403eb8:	bl	4031e8 <scols_reset_iter@plt+0x908>
  403ebc:	str	x0, [sp, #72]
  403ec0:	ldr	x0, [sp, #72]
  403ec4:	cmp	x0, #0x0
  403ec8:	b.ne	403d6c <scols_reset_iter@plt+0x148c>  // b.any
  403ecc:	mov	w0, #0x0                   	// #0
  403ed0:	ldr	x19, [sp, #16]
  403ed4:	ldp	x29, x30, [sp], #96
  403ed8:	ret
  403edc:	stp	x29, x30, [sp, #-32]!
  403ee0:	mov	x29, sp
  403ee4:	str	x0, [sp, #24]
  403ee8:	ldr	x0, [sp, #24]
  403eec:	ldr	x0, [x0, #16]
  403ef0:	cmp	x0, #0x0
  403ef4:	b.ne	403f00 <scols_reset_iter@plt+0x1620>  // b.any
  403ef8:	ldr	x0, [sp, #24]
  403efc:	bl	403334 <scols_reset_iter@plt+0xa54>
  403f00:	ldr	x0, [sp, #24]
  403f04:	ldr	x0, [x0, #16]
  403f08:	mov	x1, #0x0                   	// #0
  403f0c:	bl	402560 <scols_table_new_line@plt>
  403f10:	cmp	x0, #0x0
  403f14:	b.ne	403f30 <scols_reset_iter@plt+0x1650>  // b.any
  403f18:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403f1c:	add	x0, x0, #0xf8
  403f20:	bl	402870 <gettext@plt>
  403f24:	mov	x1, x0
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	bl	4028a0 <err@plt>
  403f30:	mov	w0, #0x0                   	// #0
  403f34:	ldp	x29, x30, [sp], #32
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-112]!
  403f40:	mov	x29, sp
  403f44:	str	x0, [sp, #24]
  403f48:	str	x1, [sp, #16]
  403f4c:	str	xzr, [sp, #48]
  403f50:	str	xzr, [sp, #40]
  403f54:	str	xzr, [sp, #104]
  403f58:	str	wzr, [sp, #100]
  403f5c:	str	xzr, [sp, #88]
  403f60:	add	x1, sp, #0x28
  403f64:	add	x0, sp, #0x30
  403f68:	ldr	x2, [sp, #16]
  403f6c:	bl	402690 <getline@plt>
  403f70:	cmp	x0, #0x0
  403f74:	b.ge	403fa0 <scols_reset_iter@plt+0x16c0>  // b.tcont
  403f78:	ldr	x0, [sp, #16]
  403f7c:	bl	402610 <feof@plt>
  403f80:	cmp	w0, #0x0
  403f84:	b.ne	4041b4 <scols_reset_iter@plt+0x18d4>  // b.any
  403f88:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  403f8c:	add	x0, x0, #0x158
  403f90:	bl	402870 <gettext@plt>
  403f94:	mov	x1, x0
  403f98:	mov	w0, #0x1                   	// #1
  403f9c:	bl	4028a0 <err@plt>
  403fa0:	ldr	x0, [sp, #48]
  403fa4:	bl	402b9c <scols_reset_iter@plt+0x2bc>
  403fa8:	str	x0, [sp, #80]
  403fac:	ldr	x0, [sp, #80]
  403fb0:	cmp	x0, #0x0
  403fb4:	b.eq	403fdc <scols_reset_iter@plt+0x16fc>  // b.none
  403fb8:	mov	w1, #0xa                   	// #10
  403fbc:	ldr	x0, [sp, #80]
  403fc0:	bl	402760 <strchr@plt>
  403fc4:	str	x0, [sp, #72]
  403fc8:	ldr	x0, [sp, #72]
  403fcc:	cmp	x0, #0x0
  403fd0:	b.eq	403fdc <scols_reset_iter@plt+0x16fc>  // b.none
  403fd4:	ldr	x0, [sp, #72]
  403fd8:	strb	wzr, [x0]
  403fdc:	ldr	x0, [sp, #80]
  403fe0:	cmp	x0, #0x0
  403fe4:	b.eq	403ff8 <scols_reset_iter@plt+0x1718>  // b.none
  403fe8:	ldr	x0, [sp, #80]
  403fec:	ldrsb	w0, [x0]
  403ff0:	cmp	w0, #0x0
  403ff4:	b.ne	40402c <scols_reset_iter@plt+0x174c>  // b.any
  403ff8:	ldr	x0, [sp, #24]
  403ffc:	ldr	w0, [x0]
  404000:	cmp	w0, #0x2
  404004:	b.ne	4041a0 <scols_reset_iter@plt+0x18c0>  // b.any
  404008:	ldr	x0, [sp, #24]
  40400c:	ldrb	w0, [x0, #152]
  404010:	and	w0, w0, #0x8
  404014:	and	w0, w0, #0xff
  404018:	cmp	w0, #0x0
  40401c:	b.eq	4041a0 <scols_reset_iter@plt+0x18c0>  // b.none
  404020:	ldr	x0, [sp, #24]
  404024:	bl	403edc <scols_reset_iter@plt+0x15fc>
  404028:	b	4041a0 <scols_reset_iter@plt+0x18c0>
  40402c:	ldr	x0, [sp, #48]
  404030:	bl	4030dc <scols_reset_iter@plt+0x7fc>
  404034:	str	x0, [sp, #88]
  404038:	ldr	x0, [sp, #88]
  40403c:	cmp	x0, #0x0
  404040:	b.ne	404090 <scols_reset_iter@plt+0x17b0>  // b.any
  404044:	str	xzr, [sp, #32]
  404048:	ldr	x0, [sp, #48]
  40404c:	add	x1, sp, #0x20
  404050:	bl	40580c <scols_reset_iter@plt+0x2f2c>
  404054:	str	x0, [sp, #64]
  404058:	ldr	x0, [sp, #64]
  40405c:	cmp	x0, #0x0
  404060:	b.ne	40407c <scols_reset_iter@plt+0x179c>  // b.any
  404064:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404068:	add	x0, x0, #0x158
  40406c:	bl	402870 <gettext@plt>
  404070:	mov	x1, x0
  404074:	mov	w0, #0x1                   	// #1
  404078:	bl	4028a0 <err@plt>
  40407c:	ldr	x0, [sp, #64]
  404080:	bl	4030dc <scols_reset_iter@plt+0x7fc>
  404084:	str	x0, [sp, #88]
  404088:	ldr	x0, [sp, #64]
  40408c:	bl	4026b0 <free@plt>
  404090:	ldr	x0, [sp, #24]
  404094:	ldr	w0, [x0]
  404098:	cmp	w0, #0x1
  40409c:	b.gt	4040ac <scols_reset_iter@plt+0x17cc>
  4040a0:	cmp	w0, #0x0
  4040a4:	b.ge	4040d0 <scols_reset_iter@plt+0x17f0>  // b.tcont
  4040a8:	b	404194 <scols_reset_iter@plt+0x18b4>
  4040ac:	cmp	w0, #0x2
  4040b0:	b.ne	404194 <scols_reset_iter@plt+0x18b4>  // b.any
  4040b4:	ldr	x1, [sp, #88]
  4040b8:	ldr	x0, [sp, #24]
  4040bc:	bl	403d30 <scols_reset_iter@plt+0x1450>
  4040c0:	str	w0, [sp, #100]
  4040c4:	ldr	x0, [sp, #88]
  4040c8:	bl	4026b0 <free@plt>
  4040cc:	b	4041a4 <scols_reset_iter@plt+0x18c4>
  4040d0:	ldr	x0, [sp, #24]
  4040d4:	ldr	x0, [x0, #136]
  4040d8:	ldr	x1, [sp, #104]
  4040dc:	cmp	x1, x0
  4040e0:	b.cc	404118 <scols_reset_iter@plt+0x1838>  // b.lo, b.ul, b.last
  4040e4:	ldr	x0, [sp, #104]
  4040e8:	add	x0, x0, #0x3e8
  4040ec:	str	x0, [sp, #104]
  4040f0:	ldr	x0, [sp, #24]
  4040f4:	ldr	x2, [x0, #128]
  4040f8:	ldr	x0, [sp, #104]
  4040fc:	lsl	x0, x0, #3
  404100:	mov	x1, x0
  404104:	mov	x0, x2
  404108:	bl	402ae0 <scols_reset_iter@plt+0x200>
  40410c:	mov	x1, x0
  404110:	ldr	x0, [sp, #24]
  404114:	str	x1, [x0, #128]
  404118:	ldr	x0, [sp, #24]
  40411c:	ldr	x1, [x0, #128]
  404120:	ldr	x0, [sp, #24]
  404124:	ldr	x0, [x0, #136]
  404128:	lsl	x0, x0, #3
  40412c:	add	x0, x1, x0
  404130:	ldr	x1, [sp, #88]
  404134:	str	x1, [x0]
  404138:	ldr	x0, [sp, #24]
  40413c:	ldr	x1, [x0, #128]
  404140:	ldr	x0, [sp, #24]
  404144:	ldr	x0, [x0, #136]
  404148:	lsl	x0, x0, #3
  40414c:	add	x0, x1, x0
  404150:	ldr	x0, [x0]
  404154:	bl	403074 <scols_reset_iter@plt+0x794>
  404158:	str	x0, [sp, #56]
  40415c:	ldr	x0, [sp, #24]
  404160:	ldr	x0, [x0, #144]
  404164:	ldr	x1, [sp, #56]
  404168:	cmp	x1, x0
  40416c:	b.ls	40417c <scols_reset_iter@plt+0x189c>  // b.plast
  404170:	ldr	x0, [sp, #24]
  404174:	ldr	x1, [sp, #56]
  404178:	str	x1, [x0, #144]
  40417c:	ldr	x0, [sp, #24]
  404180:	ldr	x0, [x0, #136]
  404184:	add	x1, x0, #0x1
  404188:	ldr	x0, [sp, #24]
  40418c:	str	x1, [x0, #136]
  404190:	b	4041a4 <scols_reset_iter@plt+0x18c4>
  404194:	ldr	x0, [sp, #88]
  404198:	bl	4026b0 <free@plt>
  40419c:	b	4041a4 <scols_reset_iter@plt+0x18c4>
  4041a0:	nop
  4041a4:	ldr	w0, [sp, #100]
  4041a8:	cmp	w0, #0x0
  4041ac:	b.eq	403f5c <scols_reset_iter@plt+0x167c>  // b.none
  4041b0:	b	4041b8 <scols_reset_iter@plt+0x18d8>
  4041b4:	nop
  4041b8:	ldr	w0, [sp, #100]
  4041bc:	ldp	x29, x30, [sp], #112
  4041c0:	ret
  4041c4:	stp	x29, x30, [sp, #-80]!
  4041c8:	mov	x29, sp
  4041cc:	str	x0, [sp, #24]
  4041d0:	ldr	x0, [sp, #24]
  4041d4:	ldr	x0, [x0, #144]
  4041d8:	add	x0, x0, #0x8
  4041dc:	and	x1, x0, #0xfffffffffffffff8
  4041e0:	ldr	x0, [sp, #24]
  4041e4:	str	x1, [x0, #144]
  4041e8:	ldr	x0, [sp, #24]
  4041ec:	ldr	x1, [x0, #8]
  4041f0:	ldr	x0, [sp, #24]
  4041f4:	ldr	x0, [x0, #144]
  4041f8:	udiv	x0, x1, x0
  4041fc:	str	x0, [sp, #40]
  404200:	ldr	x0, [sp, #24]
  404204:	ldr	x0, [x0, #144]
  404208:	str	x0, [sp, #56]
  40420c:	str	xzr, [sp, #64]
  404210:	ldr	x0, [sp, #64]
  404214:	str	x0, [sp, #72]
  404218:	ldr	x0, [sp, #24]
  40421c:	ldr	x0, [x0, #128]
  404220:	str	x0, [sp, #48]
  404224:	ldr	x0, [sp, #48]
  404228:	ldr	x2, [x0]
  40422c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404230:	add	x0, x0, #0x378
  404234:	ldr	x0, [x0]
  404238:	mov	x1, x0
  40423c:	mov	x0, x2
  404240:	bl	4027c0 <fputws@plt>
  404244:	ldr	x0, [sp, #48]
  404248:	ldr	x0, [x0]
  40424c:	bl	403074 <scols_reset_iter@plt+0x794>
  404250:	mov	x1, x0
  404254:	ldr	x0, [sp, #72]
  404258:	add	x0, x0, x1
  40425c:	str	x0, [sp, #72]
  404260:	ldr	x0, [sp, #24]
  404264:	ldr	x0, [x0, #136]
  404268:	sub	x1, x0, #0x1
  40426c:	ldr	x0, [sp, #24]
  404270:	str	x1, [x0, #136]
  404274:	ldr	x0, [sp, #24]
  404278:	ldr	x0, [x0, #136]
  40427c:	cmp	x0, #0x0
  404280:	b.eq	404318 <scols_reset_iter@plt+0x1a38>  // b.none
  404284:	ldr	x0, [sp, #64]
  404288:	add	x0, x0, #0x1
  40428c:	str	x0, [sp, #64]
  404290:	ldr	x1, [sp, #64]
  404294:	ldr	x0, [sp, #40]
  404298:	cmp	x1, x0
  40429c:	b.ne	4042d4 <scols_reset_iter@plt+0x19f4>  // b.any
  4042a0:	str	xzr, [sp, #64]
  4042a4:	ldr	x0, [sp, #64]
  4042a8:	str	x0, [sp, #72]
  4042ac:	ldr	x0, [sp, #24]
  4042b0:	ldr	x0, [x0, #144]
  4042b4:	str	x0, [sp, #56]
  4042b8:	mov	w0, #0xa                   	// #10
  4042bc:	bl	4023e0 <putwchar@plt>
  4042c0:	b	404308 <scols_reset_iter@plt+0x1a28>
  4042c4:	mov	w0, #0x9                   	// #9
  4042c8:	bl	4023e0 <putwchar@plt>
  4042cc:	ldr	x0, [sp, #32]
  4042d0:	str	x0, [sp, #72]
  4042d4:	ldr	x0, [sp, #72]
  4042d8:	add	x0, x0, #0x8
  4042dc:	and	x0, x0, #0xfffffffffffffff8
  4042e0:	str	x0, [sp, #32]
  4042e4:	ldr	x1, [sp, #32]
  4042e8:	ldr	x0, [sp, #56]
  4042ec:	cmp	x1, x0
  4042f0:	b.ls	4042c4 <scols_reset_iter@plt+0x19e4>  // b.plast
  4042f4:	ldr	x0, [sp, #24]
  4042f8:	ldr	x0, [x0, #144]
  4042fc:	ldr	x1, [sp, #56]
  404300:	add	x0, x1, x0
  404304:	str	x0, [sp, #56]
  404308:	ldr	x0, [sp, #48]
  40430c:	add	x0, x0, #0x8
  404310:	str	x0, [sp, #48]
  404314:	b	404224 <scols_reset_iter@plt+0x1944>
  404318:	nop
  40431c:	ldr	x0, [sp, #72]
  404320:	cmp	x0, #0x0
  404324:	b.eq	404330 <scols_reset_iter@plt+0x1a50>  // b.none
  404328:	mov	w0, #0xa                   	// #10
  40432c:	bl	4023e0 <putwchar@plt>
  404330:	nop
  404334:	ldp	x29, x30, [sp], #80
  404338:	ret
  40433c:	stp	x29, x30, [sp, #-96]!
  404340:	mov	x29, sp
  404344:	str	x0, [sp, #24]
  404348:	ldr	x0, [sp, #24]
  40434c:	ldr	x0, [x0, #144]
  404350:	add	x0, x0, #0x8
  404354:	and	x1, x0, #0xfffffffffffffff8
  404358:	ldr	x0, [sp, #24]
  40435c:	str	x1, [x0, #144]
  404360:	ldr	x0, [sp, #24]
  404364:	ldr	x1, [x0, #8]
  404368:	ldr	x0, [sp, #24]
  40436c:	ldr	x0, [x0, #144]
  404370:	udiv	x0, x1, x0
  404374:	str	x0, [sp, #56]
  404378:	ldr	x0, [sp, #56]
  40437c:	cmp	x0, #0x0
  404380:	b.ne	40438c <scols_reset_iter@plt+0x1aac>  // b.any
  404384:	mov	x0, #0x1                   	// #1
  404388:	str	x0, [sp, #56]
  40438c:	ldr	x0, [sp, #24]
  404390:	ldr	x1, [x0, #136]
  404394:	ldr	x0, [sp, #56]
  404398:	udiv	x0, x1, x0
  40439c:	str	x0, [sp, #48]
  4043a0:	ldr	x0, [sp, #24]
  4043a4:	ldr	x0, [x0, #136]
  4043a8:	ldr	x1, [sp, #56]
  4043ac:	udiv	x2, x0, x1
  4043b0:	ldr	x1, [sp, #56]
  4043b4:	mul	x1, x2, x1
  4043b8:	sub	x0, x0, x1
  4043bc:	cmp	x0, #0x0
  4043c0:	b.eq	4043d0 <scols_reset_iter@plt+0x1af0>  // b.none
  4043c4:	ldr	x0, [sp, #48]
  4043c8:	add	x0, x0, #0x1
  4043cc:	str	x0, [sp, #48]
  4043d0:	str	xzr, [sp, #40]
  4043d4:	b	4044fc <scols_reset_iter@plt+0x1c1c>
  4043d8:	ldr	x0, [sp, #24]
  4043dc:	ldr	x0, [x0, #144]
  4043e0:	str	x0, [sp, #64]
  4043e4:	ldr	x0, [sp, #40]
  4043e8:	str	x0, [sp, #88]
  4043ec:	str	xzr, [sp, #72]
  4043f0:	ldr	x0, [sp, #72]
  4043f4:	str	x0, [sp, #80]
  4043f8:	b	4044d0 <scols_reset_iter@plt+0x1bf0>
  4043fc:	ldr	x0, [sp, #24]
  404400:	ldr	x1, [x0, #128]
  404404:	ldr	x0, [sp, #88]
  404408:	lsl	x0, x0, #3
  40440c:	add	x0, x1, x0
  404410:	ldr	x2, [x0]
  404414:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404418:	add	x0, x0, #0x378
  40441c:	ldr	x0, [x0]
  404420:	mov	x1, x0
  404424:	mov	x0, x2
  404428:	bl	4027c0 <fputws@plt>
  40442c:	ldr	x0, [sp, #24]
  404430:	ldr	x1, [x0, #128]
  404434:	ldr	x0, [sp, #88]
  404438:	lsl	x0, x0, #3
  40443c:	add	x0, x1, x0
  404440:	ldr	x0, [x0]
  404444:	bl	403074 <scols_reset_iter@plt+0x794>
  404448:	mov	x1, x0
  40444c:	ldr	x0, [sp, #80]
  404450:	add	x0, x0, x1
  404454:	str	x0, [sp, #80]
  404458:	ldr	x1, [sp, #88]
  40445c:	ldr	x0, [sp, #48]
  404460:	add	x0, x1, x0
  404464:	str	x0, [sp, #88]
  404468:	ldr	x0, [sp, #24]
  40446c:	ldr	x0, [x0, #136]
  404470:	ldr	x1, [sp, #88]
  404474:	cmp	x1, x0
  404478:	b.cs	4044e4 <scols_reset_iter@plt+0x1c04>  // b.hs, b.nlast
  40447c:	b	404490 <scols_reset_iter@plt+0x1bb0>
  404480:	mov	w0, #0x9                   	// #9
  404484:	bl	4023e0 <putwchar@plt>
  404488:	ldr	x0, [sp, #32]
  40448c:	str	x0, [sp, #80]
  404490:	ldr	x0, [sp, #80]
  404494:	add	x0, x0, #0x8
  404498:	and	x0, x0, #0xfffffffffffffff8
  40449c:	str	x0, [sp, #32]
  4044a0:	ldr	x1, [sp, #32]
  4044a4:	ldr	x0, [sp, #64]
  4044a8:	cmp	x1, x0
  4044ac:	b.ls	404480 <scols_reset_iter@plt+0x1ba0>  // b.plast
  4044b0:	ldr	x0, [sp, #24]
  4044b4:	ldr	x0, [x0, #144]
  4044b8:	ldr	x1, [sp, #64]
  4044bc:	add	x0, x1, x0
  4044c0:	str	x0, [sp, #64]
  4044c4:	ldr	x0, [sp, #72]
  4044c8:	add	x0, x0, #0x1
  4044cc:	str	x0, [sp, #72]
  4044d0:	ldr	x1, [sp, #72]
  4044d4:	ldr	x0, [sp, #56]
  4044d8:	cmp	x1, x0
  4044dc:	b.cc	4043fc <scols_reset_iter@plt+0x1b1c>  // b.lo, b.ul, b.last
  4044e0:	b	4044e8 <scols_reset_iter@plt+0x1c08>
  4044e4:	nop
  4044e8:	mov	w0, #0xa                   	// #10
  4044ec:	bl	4023e0 <putwchar@plt>
  4044f0:	ldr	x0, [sp, #40]
  4044f4:	add	x0, x0, #0x1
  4044f8:	str	x0, [sp, #40]
  4044fc:	ldr	x1, [sp, #40]
  404500:	ldr	x0, [sp, #48]
  404504:	cmp	x1, x0
  404508:	b.cc	4043d8 <scols_reset_iter@plt+0x1af8>  // b.lo, b.ul, b.last
  40450c:	nop
  404510:	nop
  404514:	ldp	x29, x30, [sp], #96
  404518:	ret
  40451c:	stp	x29, x30, [sp, #-48]!
  404520:	mov	x29, sp
  404524:	str	x0, [sp, #24]
  404528:	ldr	x0, [sp, #24]
  40452c:	ldr	x0, [x0, #136]
  404530:	str	w0, [sp, #44]
  404534:	ldr	x0, [sp, #24]
  404538:	ldr	x0, [x0, #128]
  40453c:	str	x0, [sp, #32]
  404540:	b	404578 <scols_reset_iter@plt+0x1c98>
  404544:	ldr	x0, [sp, #32]
  404548:	ldr	x2, [x0]
  40454c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404550:	add	x0, x0, #0x378
  404554:	ldr	x0, [x0]
  404558:	mov	x1, x0
  40455c:	mov	x0, x2
  404560:	bl	4027c0 <fputws@plt>
  404564:	mov	w0, #0xa                   	// #10
  404568:	bl	4023e0 <putwchar@plt>
  40456c:	ldr	x0, [sp, #32]
  404570:	add	x0, x0, #0x8
  404574:	str	x0, [sp, #32]
  404578:	ldr	w0, [sp, #44]
  40457c:	sub	w1, w0, #0x1
  404580:	str	w1, [sp, #44]
  404584:	cmp	w0, #0x0
  404588:	b.ne	404544 <scols_reset_iter@plt+0x1c64>  // b.any
  40458c:	nop
  404590:	nop
  404594:	ldp	x29, x30, [sp], #48
  404598:	ret
  40459c:	stp	x29, x30, [sp, #-48]!
  4045a0:	mov	x29, sp
  4045a4:	str	x19, [sp, #16]
  4045a8:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4045ac:	add	x0, x0, #0x378
  4045b0:	ldr	x0, [x0]
  4045b4:	str	x0, [sp, #40]
  4045b8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4045bc:	add	x0, x0, #0x168
  4045c0:	bl	402870 <gettext@plt>
  4045c4:	ldr	x1, [sp, #40]
  4045c8:	bl	4022d0 <fputs@plt>
  4045cc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4045d0:	add	x0, x0, #0x178
  4045d4:	bl	402870 <gettext@plt>
  4045d8:	mov	x1, x0
  4045dc:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4045e0:	add	x0, x0, #0x388
  4045e4:	ldr	x0, [x0]
  4045e8:	mov	x2, x0
  4045ec:	ldr	x0, [sp, #40]
  4045f0:	bl	402880 <fprintf@plt>
  4045f4:	ldr	x1, [sp, #40]
  4045f8:	mov	w0, #0xa                   	// #10
  4045fc:	bl	4023d0 <fputc@plt>
  404600:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404604:	add	x0, x0, #0x198
  404608:	bl	402870 <gettext@plt>
  40460c:	ldr	x1, [sp, #40]
  404610:	bl	4022d0 <fputs@plt>
  404614:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404618:	add	x0, x0, #0x1b0
  40461c:	bl	402870 <gettext@plt>
  404620:	ldr	x1, [sp, #40]
  404624:	bl	4022d0 <fputs@plt>
  404628:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40462c:	add	x0, x0, #0x1c0
  404630:	bl	402870 <gettext@plt>
  404634:	ldr	x1, [sp, #40]
  404638:	bl	4022d0 <fputs@plt>
  40463c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404640:	add	x0, x0, #0x1f8
  404644:	bl	402870 <gettext@plt>
  404648:	ldr	x1, [sp, #40]
  40464c:	bl	4022d0 <fputs@plt>
  404650:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404654:	add	x0, x0, #0x238
  404658:	bl	402870 <gettext@plt>
  40465c:	ldr	x1, [sp, #40]
  404660:	bl	4022d0 <fputs@plt>
  404664:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404668:	add	x0, x0, #0x280
  40466c:	bl	402870 <gettext@plt>
  404670:	ldr	x1, [sp, #40]
  404674:	bl	4022d0 <fputs@plt>
  404678:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40467c:	add	x0, x0, #0x2c8
  404680:	bl	402870 <gettext@plt>
  404684:	ldr	x1, [sp, #40]
  404688:	bl	4022d0 <fputs@plt>
  40468c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404690:	add	x0, x0, #0x328
  404694:	bl	402870 <gettext@plt>
  404698:	ldr	x1, [sp, #40]
  40469c:	bl	4022d0 <fputs@plt>
  4046a0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4046a4:	add	x0, x0, #0x360
  4046a8:	bl	402870 <gettext@plt>
  4046ac:	ldr	x1, [sp, #40]
  4046b0:	bl	4022d0 <fputs@plt>
  4046b4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4046b8:	add	x0, x0, #0x3a0
  4046bc:	bl	402870 <gettext@plt>
  4046c0:	ldr	x1, [sp, #40]
  4046c4:	bl	4022d0 <fputs@plt>
  4046c8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4046cc:	add	x0, x0, #0x3e0
  4046d0:	bl	402870 <gettext@plt>
  4046d4:	ldr	x1, [sp, #40]
  4046d8:	bl	4022d0 <fputs@plt>
  4046dc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4046e0:	add	x0, x0, #0x428
  4046e4:	bl	402870 <gettext@plt>
  4046e8:	ldr	x1, [sp, #40]
  4046ec:	bl	4022d0 <fputs@plt>
  4046f0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4046f4:	add	x0, x0, #0x478
  4046f8:	bl	402870 <gettext@plt>
  4046fc:	ldr	x1, [sp, #40]
  404700:	bl	4022d0 <fputs@plt>
  404704:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404708:	add	x0, x0, #0x4c8
  40470c:	bl	402870 <gettext@plt>
  404710:	ldr	x1, [sp, #40]
  404714:	bl	4022d0 <fputs@plt>
  404718:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40471c:	add	x0, x0, #0x508
  404720:	bl	402870 <gettext@plt>
  404724:	ldr	x1, [sp, #40]
  404728:	bl	4022d0 <fputs@plt>
  40472c:	ldr	x1, [sp, #40]
  404730:	mov	w0, #0xa                   	// #10
  404734:	bl	4023d0 <fputc@plt>
  404738:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40473c:	add	x0, x0, #0x550
  404740:	bl	402870 <gettext@plt>
  404744:	ldr	x1, [sp, #40]
  404748:	bl	4022d0 <fputs@plt>
  40474c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404750:	add	x0, x0, #0x5a0
  404754:	bl	402870 <gettext@plt>
  404758:	ldr	x1, [sp, #40]
  40475c:	bl	4022d0 <fputs@plt>
  404760:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404764:	add	x0, x0, #0x5f0
  404768:	bl	402870 <gettext@plt>
  40476c:	ldr	x1, [sp, #40]
  404770:	bl	4022d0 <fputs@plt>
  404774:	ldr	x1, [sp, #40]
  404778:	mov	w0, #0xa                   	// #10
  40477c:	bl	4023d0 <fputc@plt>
  404780:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404784:	add	x0, x0, #0x640
  404788:	bl	402870 <gettext@plt>
  40478c:	ldr	x1, [sp, #40]
  404790:	bl	4022d0 <fputs@plt>
  404794:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404798:	add	x0, x0, #0x690
  40479c:	bl	402870 <gettext@plt>
  4047a0:	ldr	x1, [sp, #40]
  4047a4:	bl	4022d0 <fputs@plt>
  4047a8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4047ac:	add	x0, x0, #0x6f0
  4047b0:	bl	402870 <gettext@plt>
  4047b4:	ldr	x1, [sp, #40]
  4047b8:	bl	4022d0 <fputs@plt>
  4047bc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4047c0:	add	x0, x0, #0x730
  4047c4:	bl	402870 <gettext@plt>
  4047c8:	ldr	x1, [sp, #40]
  4047cc:	bl	4022d0 <fputs@plt>
  4047d0:	ldr	x1, [sp, #40]
  4047d4:	mov	w0, #0xa                   	// #10
  4047d8:	bl	4023d0 <fputc@plt>
  4047dc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4047e0:	add	x0, x0, #0x770
  4047e4:	bl	402870 <gettext@plt>
  4047e8:	mov	x19, x0
  4047ec:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4047f0:	add	x0, x0, #0x788
  4047f4:	bl	402870 <gettext@plt>
  4047f8:	mov	x4, x0
  4047fc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404800:	add	x3, x0, #0x798
  404804:	mov	x2, x19
  404808:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40480c:	add	x1, x0, #0x7a8
  404810:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404814:	add	x0, x0, #0x7b8
  404818:	bl	402820 <printf@plt>
  40481c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404820:	add	x0, x0, #0x7d0
  404824:	bl	402870 <gettext@plt>
  404828:	mov	x2, x0
  40482c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404830:	add	x1, x0, #0x7f0
  404834:	mov	x0, x2
  404838:	bl	402820 <printf@plt>
  40483c:	mov	w0, #0x0                   	// #0
  404840:	bl	4022f0 <exit@plt>
  404844:	stp	x29, x30, [sp, #-240]!
  404848:	mov	x29, sp
  40484c:	str	x19, [sp, #16]
  404850:	str	w0, [sp, #44]
  404854:	str	x1, [sp, #32]
  404858:	stp	xzr, xzr, [sp, #64]
  40485c:	stp	xzr, xzr, [sp, #80]
  404860:	stp	xzr, xzr, [sp, #96]
  404864:	stp	xzr, xzr, [sp, #112]
  404868:	stp	xzr, xzr, [sp, #128]
  40486c:	stp	xzr, xzr, [sp, #144]
  404870:	stp	xzr, xzr, [sp, #160]
  404874:	stp	xzr, xzr, [sp, #176]
  404878:	stp	xzr, xzr, [sp, #192]
  40487c:	stp	xzr, xzr, [sp, #208]
  404880:	mov	x0, #0xffffffffffffffff    	// #-1
  404884:	str	x0, [sp, #72]
  404888:	ldrb	w0, [sp, #216]
  40488c:	orr	w0, w0, #0x1
  404890:	strb	w0, [sp, #216]
  404894:	str	wzr, [sp, #236]
  404898:	str	xzr, [sp, #48]
  40489c:	str	wzr, [sp, #56]
  4048a0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4048a4:	add	x1, x0, #0x800
  4048a8:	mov	w0, #0x6                   	// #6
  4048ac:	bl	4028c0 <setlocale@plt>
  4048b0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4048b4:	add	x1, x0, #0x808
  4048b8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4048bc:	add	x0, x0, #0x820
  4048c0:	bl	4024b0 <bindtextdomain@plt>
  4048c4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4048c8:	add	x0, x0, #0x820
  4048cc:	bl	402620 <textdomain@plt>
  4048d0:	bl	402d34 <scols_reset_iter@plt+0x454>
  4048d4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4048d8:	add	x0, x0, #0x830
  4048dc:	str	x0, [sp, #184]
  4048e0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4048e4:	add	x0, x0, #0x838
  4048e8:	bl	4030dc <scols_reset_iter@plt+0x7fc>
  4048ec:	str	x0, [sp, #176]
  4048f0:	b	404b74 <scols_reset_iter@plt+0x2294>
  4048f4:	add	x0, sp, #0x30
  4048f8:	mov	x3, x0
  4048fc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404900:	add	x2, x0, #0xed0
  404904:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404908:	add	x1, x0, #0xbd0
  40490c:	ldr	w0, [sp, #232]
  404910:	bl	402e10 <scols_reset_iter@plt+0x530>
  404914:	ldr	w0, [sp, #232]
  404918:	sub	w0, w0, #0x45
  40491c:	cmp	w0, #0x33
  404920:	b.hi	404b38 <scols_reset_iter@plt+0x2258>  // b.pmore
  404924:	adrp	x1, 40a000 <scols_reset_iter@plt+0x7720>
  404928:	add	x1, x1, #0x9ac
  40492c:	ldr	w0, [x1, w0, uxtw #2]
  404930:	adr	x1, 40493c <scols_reset_iter@plt+0x205c>
  404934:	add	x0, x1, w0, sxtw #2
  404938:	br	x0
  40493c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404940:	add	x0, x0, #0x368
  404944:	ldr	x19, [x0]
  404948:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40494c:	add	x0, x0, #0x840
  404950:	bl	402870 <gettext@plt>
  404954:	mov	x1, x0
  404958:	mov	x0, x19
  40495c:	bl	406d00 <scols_reset_iter@plt+0x4420>
  404960:	mov	w0, w0
  404964:	str	x0, [sp, #72]
  404968:	b	404b74 <scols_reset_iter@plt+0x2294>
  40496c:	ldrb	w0, [sp, #216]
  404970:	orr	w0, w0, #0x10
  404974:	strb	w0, [sp, #216]
  404978:	b	404b74 <scols_reset_iter@plt+0x2294>
  40497c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404980:	add	x0, x0, #0x368
  404984:	ldr	x0, [x0]
  404988:	str	x0, [sp, #128]
  40498c:	b	404b74 <scols_reset_iter@plt+0x2294>
  404990:	ldrb	w0, [sp, #216]
  404994:	orr	w0, w0, #0x4
  404998:	strb	w0, [sp, #216]
  40499c:	b	404b74 <scols_reset_iter@plt+0x2294>
  4049a0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4049a4:	add	x0, x0, #0x368
  4049a8:	ldr	x0, [x0]
  4049ac:	str	x0, [sp, #144]
  4049b0:	b	404b74 <scols_reset_iter@plt+0x2294>
  4049b4:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4049b8:	add	x0, x0, #0x368
  4049bc:	ldr	x0, [x0]
  4049c0:	str	x0, [sp, #160]
  4049c4:	b	404b74 <scols_reset_iter@plt+0x2294>
  4049c8:	ldrb	w0, [sp, #216]
  4049cc:	orr	w0, w0, #0x2
  4049d0:	strb	w0, [sp, #216]
  4049d4:	mov	w0, #0x2                   	// #2
  4049d8:	str	w0, [sp, #64]
  4049dc:	b	404b74 <scols_reset_iter@plt+0x2294>
  4049e0:	ldrb	w0, [sp, #216]
  4049e4:	orr	w0, w0, #0x8
  4049e8:	strb	w0, [sp, #216]
  4049ec:	b	404b74 <scols_reset_iter@plt+0x2294>
  4049f0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4049f4:	add	x0, x0, #0x368
  4049f8:	ldr	x19, [x0]
  4049fc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404a00:	add	x0, x0, #0x860
  404a04:	bl	402870 <gettext@plt>
  404a08:	mov	x1, x0
  404a0c:	mov	x0, x19
  404a10:	bl	4032c0 <scols_reset_iter@plt+0x9e0>
  404a14:	str	x0, [sp, #88]
  404a18:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a1c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404a20:	add	x0, x0, #0x368
  404a24:	ldr	x0, [x0]
  404a28:	str	x0, [sp, #96]
  404a2c:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a30:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404a34:	add	x0, x0, #0x368
  404a38:	ldr	x0, [x0]
  404a3c:	str	x0, [sp, #104]
  404a40:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a44:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404a48:	add	x0, x0, #0x368
  404a4c:	ldr	x0, [x0]
  404a50:	str	x0, [sp, #184]
  404a54:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a58:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404a5c:	add	x0, x0, #0x368
  404a60:	ldr	x0, [x0]
  404a64:	str	x0, [sp, #168]
  404a68:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a6c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404a70:	add	x0, x0, #0x368
  404a74:	ldr	x0, [x0]
  404a78:	str	x0, [sp, #112]
  404a7c:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a80:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404a84:	add	x0, x0, #0x368
  404a88:	ldr	x0, [x0]
  404a8c:	str	x0, [sp, #152]
  404a90:	b	404b74 <scols_reset_iter@plt+0x2294>
  404a94:	ldr	x0, [sp, #176]
  404a98:	bl	4026b0 <free@plt>
  404a9c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404aa0:	add	x0, x0, #0x368
  404aa4:	ldr	x0, [x0]
  404aa8:	bl	4030dc <scols_reset_iter@plt+0x7fc>
  404aac:	str	x0, [sp, #176]
  404ab0:	ldrb	w0, [sp, #216]
  404ab4:	and	w0, w0, #0xfffffffe
  404ab8:	strb	w0, [sp, #216]
  404abc:	b	404b74 <scols_reset_iter@plt+0x2294>
  404ac0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404ac4:	add	x0, x0, #0x368
  404ac8:	ldr	x0, [x0]
  404acc:	str	x0, [sp, #120]
  404ad0:	b	404b74 <scols_reset_iter@plt+0x2294>
  404ad4:	mov	w0, #0x2                   	// #2
  404ad8:	str	w0, [sp, #64]
  404adc:	b	404b74 <scols_reset_iter@plt+0x2294>
  404ae0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404ae4:	add	x0, x0, #0x368
  404ae8:	ldr	x0, [x0]
  404aec:	str	x0, [sp, #136]
  404af0:	b	404b74 <scols_reset_iter@plt+0x2294>
  404af4:	mov	w0, #0x1                   	// #1
  404af8:	str	w0, [sp, #64]
  404afc:	b	404b74 <scols_reset_iter@plt+0x2294>
  404b00:	bl	40459c <scols_reset_iter@plt+0x1cbc>
  404b04:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404b08:	add	x0, x0, #0x880
  404b0c:	bl	402870 <gettext@plt>
  404b10:	mov	x3, x0
  404b14:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404b18:	add	x0, x0, #0x388
  404b1c:	ldr	x1, [x0]
  404b20:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404b24:	add	x2, x0, #0x890
  404b28:	mov	x0, x3
  404b2c:	bl	402820 <printf@plt>
  404b30:	mov	w0, #0x0                   	// #0
  404b34:	bl	4022f0 <exit@plt>
  404b38:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404b3c:	add	x0, x0, #0x360
  404b40:	ldr	x19, [x0]
  404b44:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404b48:	add	x0, x0, #0x8a8
  404b4c:	bl	402870 <gettext@plt>
  404b50:	mov	x1, x0
  404b54:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404b58:	add	x0, x0, #0x388
  404b5c:	ldr	x0, [x0]
  404b60:	mov	x2, x0
  404b64:	mov	x0, x19
  404b68:	bl	402880 <fprintf@plt>
  404b6c:	mov	w0, #0x1                   	// #1
  404b70:	bl	4022f0 <exit@plt>
  404b74:	mov	x4, #0x0                   	// #0
  404b78:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404b7c:	add	x3, x0, #0xbd0
  404b80:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404b84:	add	x2, x0, #0x8d0
  404b88:	ldr	x1, [sp, #32]
  404b8c:	ldr	w0, [sp, #44]
  404b90:	bl	402630 <getopt_long@plt>
  404b94:	str	w0, [sp, #232]
  404b98:	ldr	w0, [sp, #232]
  404b9c:	cmn	w0, #0x1
  404ba0:	b.ne	4048f4 <scols_reset_iter@plt+0x2014>  // b.any
  404ba4:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404ba8:	add	x0, x0, #0x370
  404bac:	ldr	w0, [x0]
  404bb0:	ldr	w1, [sp, #44]
  404bb4:	sub	w0, w1, w0
  404bb8:	str	w0, [sp, #44]
  404bbc:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404bc0:	add	x0, x0, #0x370
  404bc4:	ldr	w0, [x0]
  404bc8:	sxtw	x0, w0
  404bcc:	lsl	x0, x0, #3
  404bd0:	ldr	x1, [sp, #32]
  404bd4:	add	x0, x1, x0
  404bd8:	str	x0, [sp, #32]
  404bdc:	ldr	x0, [sp, #72]
  404be0:	cmn	x0, #0x1
  404be4:	b.ne	404bf8 <scols_reset_iter@plt+0x2318>  // b.any
  404be8:	mov	w0, #0x50                  	// #80
  404bec:	bl	408ce4 <scols_reset_iter@plt+0x6404>
  404bf0:	sxtw	x0, w0
  404bf4:	str	x0, [sp, #72]
  404bf8:	ldr	x0, [sp, #152]
  404bfc:	cmp	x0, #0x0
  404c00:	b.eq	404c3c <scols_reset_iter@plt+0x235c>  // b.none
  404c04:	mov	w0, #0x2                   	// #2
  404c08:	str	w0, [sp, #64]
  404c0c:	ldr	x0, [sp, #168]
  404c10:	cmp	x0, #0x0
  404c14:	b.eq	404c24 <scols_reset_iter@plt+0x2344>  // b.none
  404c18:	ldr	x0, [sp, #160]
  404c1c:	cmp	x0, #0x0
  404c20:	b.ne	404c3c <scols_reset_iter@plt+0x235c>  // b.any
  404c24:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404c28:	add	x0, x0, #0x8f8
  404c2c:	bl	402870 <gettext@plt>
  404c30:	mov	x1, x0
  404c34:	mov	w0, #0x1                   	// #1
  404c38:	bl	4027f0 <errx@plt>
  404c3c:	ldr	w0, [sp, #64]
  404c40:	cmp	w0, #0x2
  404c44:	b.eq	404cc0 <scols_reset_iter@plt+0x23e0>  // b.none
  404c48:	ldr	x0, [sp, #104]
  404c4c:	cmp	x0, #0x0
  404c50:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c54:	ldr	x0, [sp, #96]
  404c58:	cmp	x0, #0x0
  404c5c:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c60:	ldr	x0, [sp, #136]
  404c64:	cmp	x0, #0x0
  404c68:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c6c:	ldr	x0, [sp, #144]
  404c70:	cmp	x0, #0x0
  404c74:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c78:	ldr	x0, [sp, #120]
  404c7c:	cmp	x0, #0x0
  404c80:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c84:	ldr	x0, [sp, #128]
  404c88:	cmp	x0, #0x0
  404c8c:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c90:	ldr	x0, [sp, #112]
  404c94:	cmp	x0, #0x0
  404c98:	b.ne	404ca8 <scols_reset_iter@plt+0x23c8>  // b.any
  404c9c:	ldr	x0, [sp, #88]
  404ca0:	cmp	x0, #0x0
  404ca4:	b.eq	404cc0 <scols_reset_iter@plt+0x23e0>  // b.none
  404ca8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404cac:	add	x0, x0, #0x940
  404cb0:	bl	402870 <gettext@plt>
  404cb4:	mov	x1, x0
  404cb8:	mov	w0, #0x1                   	// #1
  404cbc:	bl	4027f0 <errx@plt>
  404cc0:	ldr	x0, [sp, #88]
  404cc4:	cmp	x0, #0x0
  404cc8:	b.ne	404cf8 <scols_reset_iter@plt+0x2418>  // b.any
  404ccc:	ldrb	w0, [sp, #216]
  404cd0:	and	w0, w0, #0x2
  404cd4:	and	w0, w0, #0xff
  404cd8:	cmp	w0, #0x0
  404cdc:	b.eq	404cf8 <scols_reset_iter@plt+0x2418>  // b.none
  404ce0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404ce4:	add	x0, x0, #0x970
  404ce8:	bl	402870 <gettext@plt>
  404cec:	mov	x1, x0
  404cf0:	mov	w0, #0x1                   	// #1
  404cf4:	bl	4027f0 <errx@plt>
  404cf8:	ldr	x0, [sp, #32]
  404cfc:	ldr	x0, [x0]
  404d00:	cmp	x0, #0x0
  404d04:	b.ne	404db0 <scols_reset_iter@plt+0x24d0>  // b.any
  404d08:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  404d0c:	add	x0, x0, #0x380
  404d10:	ldr	x1, [x0]
  404d14:	add	x0, sp, #0x40
  404d18:	bl	403f3c <scols_reset_iter@plt+0x165c>
  404d1c:	mov	w1, w0
  404d20:	ldr	w0, [sp, #236]
  404d24:	add	w0, w0, w1
  404d28:	str	w0, [sp, #236]
  404d2c:	b	404dc0 <scols_reset_iter@plt+0x24e0>
  404d30:	ldr	x0, [sp, #32]
  404d34:	ldr	x2, [x0]
  404d38:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404d3c:	add	x1, x0, #0x9a0
  404d40:	mov	x0, x2
  404d44:	bl	402460 <fopen@plt>
  404d48:	str	x0, [sp, #224]
  404d4c:	ldr	x0, [sp, #224]
  404d50:	cmp	x0, #0x0
  404d54:	b.eq	404d80 <scols_reset_iter@plt+0x24a0>  // b.none
  404d58:	add	x0, sp, #0x40
  404d5c:	ldr	x1, [sp, #224]
  404d60:	bl	403f3c <scols_reset_iter@plt+0x165c>
  404d64:	mov	w1, w0
  404d68:	ldr	w0, [sp, #236]
  404d6c:	add	w0, w0, w1
  404d70:	str	w0, [sp, #236]
  404d74:	ldr	x0, [sp, #224]
  404d78:	bl	402450 <fclose@plt>
  404d7c:	b	404da4 <scols_reset_iter@plt+0x24c4>
  404d80:	ldr	x0, [sp, #32]
  404d84:	ldr	x0, [x0]
  404d88:	mov	x1, x0
  404d8c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  404d90:	add	x0, x0, #0x9a8
  404d94:	bl	402650 <warn@plt>
  404d98:	ldr	w0, [sp, #236]
  404d9c:	add	w0, w0, #0x1
  404da0:	str	w0, [sp, #236]
  404da4:	ldr	x0, [sp, #32]
  404da8:	add	x0, x0, #0x8
  404dac:	str	x0, [sp, #32]
  404db0:	ldr	x0, [sp, #32]
  404db4:	ldr	x0, [x0]
  404db8:	cmp	x0, #0x0
  404dbc:	b.ne	404d30 <scols_reset_iter@plt+0x2450>  // b.any
  404dc0:	ldr	w0, [sp, #64]
  404dc4:	cmp	w0, #0x2
  404dc8:	b.eq	404df8 <scols_reset_iter@plt+0x2518>  // b.none
  404dcc:	ldr	x0, [sp, #200]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.ne	404de0 <scols_reset_iter@plt+0x2500>  // b.any
  404dd8:	ldr	w0, [sp, #236]
  404ddc:	bl	4022f0 <exit@plt>
  404de0:	ldr	x1, [sp, #208]
  404de4:	ldr	x0, [sp, #72]
  404de8:	cmp	x1, x0
  404dec:	b.cc	404df8 <scols_reset_iter@plt+0x2518>  // b.lo, b.ul, b.last
  404df0:	mov	w0, #0x3                   	// #3
  404df4:	str	w0, [sp, #64]
  404df8:	ldr	w0, [sp, #64]
  404dfc:	cmp	w0, #0x3
  404e00:	b.eq	404e7c <scols_reset_iter@plt+0x259c>  // b.none
  404e04:	cmp	w0, #0x3
  404e08:	b.gt	404e8c <scols_reset_iter@plt+0x25ac>
  404e0c:	cmp	w0, #0x2
  404e10:	b.eq	404e30 <scols_reset_iter@plt+0x2550>  // b.none
  404e14:	cmp	w0, #0x2
  404e18:	b.gt	404e8c <scols_reset_iter@plt+0x25ac>
  404e1c:	cmp	w0, #0x0
  404e20:	b.eq	404e64 <scols_reset_iter@plt+0x2584>  // b.none
  404e24:	cmp	w0, #0x1
  404e28:	b.eq	404e70 <scols_reset_iter@plt+0x2590>  // b.none
  404e2c:	b	404e8c <scols_reset_iter@plt+0x25ac>
  404e30:	ldr	x0, [sp, #80]
  404e34:	cmp	x0, #0x0
  404e38:	b.eq	404e88 <scols_reset_iter@plt+0x25a8>  // b.none
  404e3c:	ldr	x0, [sp, #80]
  404e40:	bl	4026f0 <scols_table_get_nlines@plt>
  404e44:	cmp	x0, #0x0
  404e48:	b.eq	404e88 <scols_reset_iter@plt+0x25a8>  // b.none
  404e4c:	add	x0, sp, #0x40
  404e50:	bl	403b68 <scols_reset_iter@plt+0x1288>
  404e54:	ldr	x0, [sp, #80]
  404e58:	bl	402780 <scols_print_table@plt>
  404e5c:	str	w0, [sp, #236]
  404e60:	b	404e88 <scols_reset_iter@plt+0x25a8>
  404e64:	add	x0, sp, #0x40
  404e68:	bl	40433c <scols_reset_iter@plt+0x1a5c>
  404e6c:	b	404e8c <scols_reset_iter@plt+0x25ac>
  404e70:	add	x0, sp, #0x40
  404e74:	bl	4041c4 <scols_reset_iter@plt+0x18e4>
  404e78:	b	404e8c <scols_reset_iter@plt+0x25ac>
  404e7c:	add	x0, sp, #0x40
  404e80:	bl	40451c <scols_reset_iter@plt+0x1c3c>
  404e84:	b	404e8c <scols_reset_iter@plt+0x25ac>
  404e88:	nop
  404e8c:	ldr	w0, [sp, #236]
  404e90:	cmp	w0, #0x0
  404e94:	cset	w0, ne  // ne = any
  404e98:	and	w0, w0, #0xff
  404e9c:	ldr	x19, [sp, #16]
  404ea0:	ldp	x29, x30, [sp], #240
  404ea4:	ret
  404ea8:	stp	x29, x30, [sp, #-112]!
  404eac:	mov	x29, sp
  404eb0:	str	x0, [sp, #40]
  404eb4:	str	x1, [sp, #32]
  404eb8:	str	x2, [sp, #24]
  404ebc:	ldr	x0, [sp, #40]
  404ec0:	str	x0, [sp, #104]
  404ec4:	ldr	x0, [sp, #40]
  404ec8:	str	x0, [sp, #96]
  404ecc:	str	xzr, [sp, #88]
  404ed0:	str	xzr, [sp, #80]
  404ed4:	add	x0, sp, #0x40
  404ed8:	mov	x2, #0x8                   	// #8
  404edc:	mov	w1, #0x0                   	// #0
  404ee0:	bl	4024f0 <memset@plt>
  404ee4:	ldr	x0, [sp, #104]
  404ee8:	cmp	x0, #0x0
  404eec:	b.eq	4050d8 <scols_reset_iter@plt+0x27f8>  // b.none
  404ef0:	ldr	x0, [sp, #104]
  404ef4:	ldrsb	w0, [x0]
  404ef8:	cmp	w0, #0x0
  404efc:	b.eq	4050d8 <scols_reset_iter@plt+0x27f8>  // b.none
  404f00:	ldr	x0, [sp, #32]
  404f04:	cmp	x0, #0x0
  404f08:	b.eq	4050d8 <scols_reset_iter@plt+0x27f8>  // b.none
  404f0c:	ldr	x0, [sp, #32]
  404f10:	sub	x0, x0, #0x1
  404f14:	ldr	x1, [sp, #104]
  404f18:	add	x0, x1, x0
  404f1c:	str	x0, [sp, #96]
  404f20:	b	4050d8 <scols_reset_iter@plt+0x27f8>
  404f24:	ldr	x1, [sp, #104]
  404f28:	ldr	x0, [sp, #96]
  404f2c:	cmp	x1, x0
  404f30:	b.cs	404f58 <scols_reset_iter@plt+0x2678>  // b.hs, b.nlast
  404f34:	ldr	x0, [sp, #104]
  404f38:	ldrsb	w0, [x0]
  404f3c:	cmp	w0, #0x5c
  404f40:	b.ne	404f58 <scols_reset_iter@plt+0x2678>  // b.any
  404f44:	ldr	x0, [sp, #104]
  404f48:	add	x0, x0, #0x1
  404f4c:	ldrsb	w0, [x0]
  404f50:	cmp	w0, #0x78
  404f54:	b.eq	404f88 <scols_reset_iter@plt+0x26a8>  // b.none
  404f58:	bl	402660 <__ctype_b_loc@plt>
  404f5c:	ldr	x1, [x0]
  404f60:	ldr	x0, [sp, #104]
  404f64:	ldrsb	w0, [x0]
  404f68:	and	w0, w0, #0xff
  404f6c:	and	x0, x0, #0xff
  404f70:	lsl	x0, x0, #1
  404f74:	add	x0, x1, x0
  404f78:	ldrh	w0, [x0]
  404f7c:	and	w0, w0, #0x2
  404f80:	cmp	w0, #0x0
  404f84:	b.eq	404fb0 <scols_reset_iter@plt+0x26d0>  // b.none
  404f88:	ldr	x0, [sp, #88]
  404f8c:	add	x0, x0, #0x4
  404f90:	str	x0, [sp, #88]
  404f94:	ldr	x0, [sp, #80]
  404f98:	add	x0, x0, #0x4
  404f9c:	str	x0, [sp, #80]
  404fa0:	ldr	x0, [sp, #104]
  404fa4:	add	x0, x0, #0x1
  404fa8:	str	x0, [sp, #104]
  404fac:	b	4050d8 <scols_reset_iter@plt+0x27f8>
  404fb0:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  404fb4:	mov	x2, x0
  404fb8:	add	x1, sp, #0x40
  404fbc:	add	x0, sp, #0x3c
  404fc0:	mov	x3, x1
  404fc4:	ldr	x1, [sp, #104]
  404fc8:	bl	402280 <mbrtowc@plt>
  404fcc:	str	x0, [sp, #72]
  404fd0:	ldr	x0, [sp, #72]
  404fd4:	cmp	x0, #0x0
  404fd8:	b.eq	405108 <scols_reset_iter@plt+0x2828>  // b.none
  404fdc:	ldr	x0, [sp, #72]
  404fe0:	cmn	x0, #0x1
  404fe4:	b.eq	404ff4 <scols_reset_iter@plt+0x2714>  // b.none
  404fe8:	ldr	x0, [sp, #72]
  404fec:	cmn	x0, #0x2
  404ff0:	b.ne	405064 <scols_reset_iter@plt+0x2784>  // b.any
  404ff4:	mov	x0, #0x1                   	// #1
  404ff8:	str	x0, [sp, #72]
  404ffc:	bl	402660 <__ctype_b_loc@plt>
  405000:	ldr	x1, [x0]
  405004:	ldr	x0, [sp, #104]
  405008:	ldrsb	w0, [x0]
  40500c:	and	w0, w0, #0xff
  405010:	and	x0, x0, #0xff
  405014:	lsl	x0, x0, #1
  405018:	add	x0, x1, x0
  40501c:	ldrh	w0, [x0]
  405020:	and	w0, w0, #0x4000
  405024:	cmp	w0, #0x0
  405028:	b.eq	405048 <scols_reset_iter@plt+0x2768>  // b.none
  40502c:	ldr	x0, [sp, #88]
  405030:	add	x0, x0, #0x1
  405034:	str	x0, [sp, #88]
  405038:	ldr	x0, [sp, #80]
  40503c:	add	x0, x0, #0x1
  405040:	str	x0, [sp, #80]
  405044:	b	4050c8 <scols_reset_iter@plt+0x27e8>
  405048:	ldr	x0, [sp, #88]
  40504c:	add	x0, x0, #0x4
  405050:	str	x0, [sp, #88]
  405054:	ldr	x0, [sp, #80]
  405058:	add	x0, x0, #0x4
  40505c:	str	x0, [sp, #80]
  405060:	b	4050c8 <scols_reset_iter@plt+0x27e8>
  405064:	ldr	w0, [sp, #60]
  405068:	bl	402800 <iswprint@plt>
  40506c:	cmp	w0, #0x0
  405070:	b.ne	4050a0 <scols_reset_iter@plt+0x27c0>  // b.any
  405074:	ldr	x0, [sp, #72]
  405078:	lsl	x0, x0, #2
  40507c:	ldr	x1, [sp, #88]
  405080:	add	x0, x1, x0
  405084:	str	x0, [sp, #88]
  405088:	ldr	x0, [sp, #72]
  40508c:	lsl	x0, x0, #2
  405090:	ldr	x1, [sp, #80]
  405094:	add	x0, x1, x0
  405098:	str	x0, [sp, #80]
  40509c:	b	4050c8 <scols_reset_iter@plt+0x27e8>
  4050a0:	ldr	w0, [sp, #60]
  4050a4:	bl	402480 <wcwidth@plt>
  4050a8:	sxtw	x0, w0
  4050ac:	ldr	x1, [sp, #88]
  4050b0:	add	x0, x1, x0
  4050b4:	str	x0, [sp, #88]
  4050b8:	ldr	x1, [sp, #80]
  4050bc:	ldr	x0, [sp, #72]
  4050c0:	add	x0, x1, x0
  4050c4:	str	x0, [sp, #80]
  4050c8:	ldr	x1, [sp, #104]
  4050cc:	ldr	x0, [sp, #72]
  4050d0:	add	x0, x1, x0
  4050d4:	str	x0, [sp, #104]
  4050d8:	ldr	x0, [sp, #104]
  4050dc:	cmp	x0, #0x0
  4050e0:	b.eq	40510c <scols_reset_iter@plt+0x282c>  // b.none
  4050e4:	ldr	x0, [sp, #104]
  4050e8:	ldrsb	w0, [x0]
  4050ec:	cmp	w0, #0x0
  4050f0:	b.eq	40510c <scols_reset_iter@plt+0x282c>  // b.none
  4050f4:	ldr	x1, [sp, #104]
  4050f8:	ldr	x0, [sp, #96]
  4050fc:	cmp	x1, x0
  405100:	b.ls	404f24 <scols_reset_iter@plt+0x2644>  // b.plast
  405104:	b	40510c <scols_reset_iter@plt+0x282c>
  405108:	nop
  40510c:	ldr	x0, [sp, #24]
  405110:	cmp	x0, #0x0
  405114:	b.eq	405124 <scols_reset_iter@plt+0x2844>  // b.none
  405118:	ldr	x0, [sp, #24]
  40511c:	ldr	x1, [sp, #80]
  405120:	str	x1, [x0]
  405124:	ldr	x0, [sp, #88]
  405128:	ldp	x29, x30, [sp], #112
  40512c:	ret
  405130:	stp	x29, x30, [sp, #-32]!
  405134:	mov	x29, sp
  405138:	str	x0, [sp, #24]
  40513c:	ldr	x0, [sp, #24]
  405140:	cmp	x0, #0x0
  405144:	b.eq	405158 <scols_reset_iter@plt+0x2878>  // b.none
  405148:	ldr	x0, [sp, #24]
  40514c:	ldrsb	w0, [x0]
  405150:	cmp	w0, #0x0
  405154:	b.ne	405160 <scols_reset_iter@plt+0x2880>  // b.any
  405158:	mov	x0, #0x0                   	// #0
  40515c:	b	405178 <scols_reset_iter@plt+0x2898>
  405160:	ldr	x0, [sp, #24]
  405164:	bl	4022c0 <strlen@plt>
  405168:	mov	x2, #0x0                   	// #0
  40516c:	mov	x1, x0
  405170:	ldr	x0, [sp, #24]
  405174:	bl	404ea8 <scols_reset_iter@plt+0x25c8>
  405178:	ldp	x29, x30, [sp], #32
  40517c:	ret
  405180:	stp	x29, x30, [sp, #-112]!
  405184:	mov	x29, sp
  405188:	str	x0, [sp, #40]
  40518c:	str	x1, [sp, #32]
  405190:	str	x2, [sp, #24]
  405194:	str	x3, [sp, #16]
  405198:	ldr	x0, [sp, #40]
  40519c:	str	x0, [sp, #104]
  4051a0:	ldr	x0, [sp, #40]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.eq	4051b8 <scols_reset_iter@plt+0x28d8>  // b.none
  4051ac:	ldr	x0, [sp, #40]
  4051b0:	bl	4022c0 <strlen@plt>
  4051b4:	b	4051bc <scols_reset_iter@plt+0x28dc>
  4051b8:	mov	x0, #0x0                   	// #0
  4051bc:	str	x0, [sp, #72]
  4051c0:	add	x0, sp, #0x40
  4051c4:	mov	x2, #0x8                   	// #8
  4051c8:	mov	w1, #0x0                   	// #0
  4051cc:	bl	4024f0 <memset@plt>
  4051d0:	ldr	x0, [sp, #72]
  4051d4:	cmp	x0, #0x0
  4051d8:	b.eq	4051e8 <scols_reset_iter@plt+0x2908>  // b.none
  4051dc:	ldr	x0, [sp, #24]
  4051e0:	cmp	x0, #0x0
  4051e4:	b.ne	4051f0 <scols_reset_iter@plt+0x2910>  // b.any
  4051e8:	mov	x0, #0x0                   	// #0
  4051ec:	b	4054e8 <scols_reset_iter@plt+0x2c08>
  4051f0:	ldr	x0, [sp, #24]
  4051f4:	str	x0, [sp, #96]
  4051f8:	ldr	x0, [sp, #32]
  4051fc:	str	xzr, [x0]
  405200:	b	4054b8 <scols_reset_iter@plt+0x2bd8>
  405204:	ldr	x0, [sp, #16]
  405208:	cmp	x0, #0x0
  40520c:	b.eq	405250 <scols_reset_iter@plt+0x2970>  // b.none
  405210:	ldr	x0, [sp, #104]
  405214:	ldrsb	w0, [x0]
  405218:	mov	w1, w0
  40521c:	ldr	x0, [sp, #16]
  405220:	bl	402760 <strchr@plt>
  405224:	cmp	x0, #0x0
  405228:	b.eq	405250 <scols_reset_iter@plt+0x2970>  // b.none
  40522c:	ldr	x1, [sp, #104]
  405230:	add	x0, x1, #0x1
  405234:	str	x0, [sp, #104]
  405238:	ldr	x0, [sp, #96]
  40523c:	add	x2, x0, #0x1
  405240:	str	x2, [sp, #96]
  405244:	ldrsb	w1, [x1]
  405248:	strb	w1, [x0]
  40524c:	b	4054b8 <scols_reset_iter@plt+0x2bd8>
  405250:	ldr	x0, [sp, #104]
  405254:	ldrsb	w0, [x0]
  405258:	cmp	w0, #0x5c
  40525c:	b.ne	405274 <scols_reset_iter@plt+0x2994>  // b.any
  405260:	ldr	x0, [sp, #104]
  405264:	add	x0, x0, #0x1
  405268:	ldrsb	w0, [x0]
  40526c:	cmp	w0, #0x78
  405270:	b.eq	4052a4 <scols_reset_iter@plt+0x29c4>  // b.none
  405274:	bl	402660 <__ctype_b_loc@plt>
  405278:	ldr	x1, [x0]
  40527c:	ldr	x0, [sp, #104]
  405280:	ldrsb	w0, [x0]
  405284:	and	w0, w0, #0xff
  405288:	and	x0, x0, #0xff
  40528c:	lsl	x0, x0, #1
  405290:	add	x0, x1, x0
  405294:	ldrh	w0, [x0]
  405298:	and	w0, w0, #0x2
  40529c:	cmp	w0, #0x0
  4052a0:	b.eq	4052f4 <scols_reset_iter@plt+0x2a14>  // b.none
  4052a4:	ldr	x0, [sp, #104]
  4052a8:	ldrsb	w0, [x0]
  4052ac:	and	w0, w0, #0xff
  4052b0:	mov	w2, w0
  4052b4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4052b8:	add	x1, x0, #0xfa8
  4052bc:	ldr	x0, [sp, #96]
  4052c0:	bl	4023b0 <sprintf@plt>
  4052c4:	ldr	x0, [sp, #96]
  4052c8:	add	x0, x0, #0x4
  4052cc:	str	x0, [sp, #96]
  4052d0:	ldr	x0, [sp, #32]
  4052d4:	ldr	x0, [x0]
  4052d8:	add	x1, x0, #0x4
  4052dc:	ldr	x0, [sp, #32]
  4052e0:	str	x1, [x0]
  4052e4:	ldr	x0, [sp, #104]
  4052e8:	add	x0, x0, #0x1
  4052ec:	str	x0, [sp, #104]
  4052f0:	b	4054b8 <scols_reset_iter@plt+0x2bd8>
  4052f4:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  4052f8:	mov	x2, x0
  4052fc:	add	x1, sp, #0x40
  405300:	add	x0, sp, #0x3c
  405304:	mov	x3, x1
  405308:	ldr	x1, [sp, #104]
  40530c:	bl	402280 <mbrtowc@plt>
  405310:	str	x0, [sp, #88]
  405314:	ldr	x0, [sp, #88]
  405318:	cmp	x0, #0x0
  40531c:	b.eq	4054d8 <scols_reset_iter@plt+0x2bf8>  // b.none
  405320:	ldr	x0, [sp, #88]
  405324:	cmn	x0, #0x1
  405328:	b.eq	405338 <scols_reset_iter@plt+0x2a58>  // b.none
  40532c:	ldr	x0, [sp, #88]
  405330:	cmn	x0, #0x2
  405334:	b.ne	4053e4 <scols_reset_iter@plt+0x2b04>  // b.any
  405338:	mov	x0, #0x1                   	// #1
  40533c:	str	x0, [sp, #88]
  405340:	bl	402660 <__ctype_b_loc@plt>
  405344:	ldr	x1, [x0]
  405348:	ldr	x0, [sp, #104]
  40534c:	ldrsb	w0, [x0]
  405350:	and	w0, w0, #0xff
  405354:	and	x0, x0, #0xff
  405358:	lsl	x0, x0, #1
  40535c:	add	x0, x1, x0
  405360:	ldrh	w0, [x0]
  405364:	and	w0, w0, #0x4000
  405368:	cmp	w0, #0x0
  40536c:	b.ne	4053b4 <scols_reset_iter@plt+0x2ad4>  // b.any
  405370:	ldr	x0, [sp, #104]
  405374:	ldrsb	w0, [x0]
  405378:	and	w0, w0, #0xff
  40537c:	mov	w2, w0
  405380:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  405384:	add	x1, x0, #0xfa8
  405388:	ldr	x0, [sp, #96]
  40538c:	bl	4023b0 <sprintf@plt>
  405390:	ldr	x0, [sp, #96]
  405394:	add	x0, x0, #0x4
  405398:	str	x0, [sp, #96]
  40539c:	ldr	x0, [sp, #32]
  4053a0:	ldr	x0, [x0]
  4053a4:	add	x1, x0, #0x4
  4053a8:	ldr	x0, [sp, #32]
  4053ac:	str	x1, [x0]
  4053b0:	b	4054a8 <scols_reset_iter@plt+0x2bc8>
  4053b4:	ldr	x0, [sp, #32]
  4053b8:	ldr	x0, [x0]
  4053bc:	add	x1, x0, #0x1
  4053c0:	ldr	x0, [sp, #32]
  4053c4:	str	x1, [x0]
  4053c8:	ldr	x0, [sp, #96]
  4053cc:	add	x1, x0, #0x1
  4053d0:	str	x1, [sp, #96]
  4053d4:	ldr	x1, [sp, #104]
  4053d8:	ldrsb	w1, [x1]
  4053dc:	strb	w1, [x0]
  4053e0:	b	4054a8 <scols_reset_iter@plt+0x2bc8>
  4053e4:	ldr	w0, [sp, #60]
  4053e8:	bl	402800 <iswprint@plt>
  4053ec:	cmp	w0, #0x0
  4053f0:	b.ne	405464 <scols_reset_iter@plt+0x2b84>  // b.any
  4053f4:	str	xzr, [sp, #80]
  4053f8:	b	405450 <scols_reset_iter@plt+0x2b70>
  4053fc:	ldr	x1, [sp, #104]
  405400:	ldr	x0, [sp, #80]
  405404:	add	x0, x1, x0
  405408:	ldrsb	w0, [x0]
  40540c:	and	w0, w0, #0xff
  405410:	mov	w2, w0
  405414:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  405418:	add	x1, x0, #0xfa8
  40541c:	ldr	x0, [sp, #96]
  405420:	bl	4023b0 <sprintf@plt>
  405424:	ldr	x0, [sp, #96]
  405428:	add	x0, x0, #0x4
  40542c:	str	x0, [sp, #96]
  405430:	ldr	x0, [sp, #32]
  405434:	ldr	x0, [x0]
  405438:	add	x1, x0, #0x4
  40543c:	ldr	x0, [sp, #32]
  405440:	str	x1, [x0]
  405444:	ldr	x0, [sp, #80]
  405448:	add	x0, x0, #0x1
  40544c:	str	x0, [sp, #80]
  405450:	ldr	x1, [sp, #80]
  405454:	ldr	x0, [sp, #88]
  405458:	cmp	x1, x0
  40545c:	b.cc	4053fc <scols_reset_iter@plt+0x2b1c>  // b.lo, b.ul, b.last
  405460:	b	4054a8 <scols_reset_iter@plt+0x2bc8>
  405464:	ldr	x2, [sp, #88]
  405468:	ldr	x1, [sp, #104]
  40546c:	ldr	x0, [sp, #96]
  405470:	bl	402290 <memcpy@plt>
  405474:	ldr	x1, [sp, #96]
  405478:	ldr	x0, [sp, #88]
  40547c:	add	x0, x1, x0
  405480:	str	x0, [sp, #96]
  405484:	ldr	w0, [sp, #60]
  405488:	bl	402480 <wcwidth@plt>
  40548c:	mov	w2, w0
  405490:	ldr	x0, [sp, #32]
  405494:	ldr	x1, [x0]
  405498:	sxtw	x0, w2
  40549c:	add	x1, x1, x0
  4054a0:	ldr	x0, [sp, #32]
  4054a4:	str	x1, [x0]
  4054a8:	ldr	x1, [sp, #104]
  4054ac:	ldr	x0, [sp, #88]
  4054b0:	add	x0, x1, x0
  4054b4:	str	x0, [sp, #104]
  4054b8:	ldr	x0, [sp, #104]
  4054bc:	cmp	x0, #0x0
  4054c0:	b.eq	4054dc <scols_reset_iter@plt+0x2bfc>  // b.none
  4054c4:	ldr	x0, [sp, #104]
  4054c8:	ldrsb	w0, [x0]
  4054cc:	cmp	w0, #0x0
  4054d0:	b.ne	405204 <scols_reset_iter@plt+0x2924>  // b.any
  4054d4:	b	4054dc <scols_reset_iter@plt+0x2bfc>
  4054d8:	nop
  4054dc:	ldr	x0, [sp, #96]
  4054e0:	strb	wzr, [x0]
  4054e4:	ldr	x0, [sp, #24]
  4054e8:	ldp	x29, x30, [sp], #112
  4054ec:	ret
  4054f0:	stp	x29, x30, [sp, #-96]!
  4054f4:	mov	x29, sp
  4054f8:	str	x0, [sp, #40]
  4054fc:	str	x1, [sp, #32]
  405500:	str	x2, [sp, #24]
  405504:	ldr	x0, [sp, #40]
  405508:	str	x0, [sp, #88]
  40550c:	ldr	x0, [sp, #40]
  405510:	cmp	x0, #0x0
  405514:	b.eq	405524 <scols_reset_iter@plt+0x2c44>  // b.none
  405518:	ldr	x0, [sp, #40]
  40551c:	bl	4022c0 <strlen@plt>
  405520:	b	405528 <scols_reset_iter@plt+0x2c48>
  405524:	mov	x0, #0x0                   	// #0
  405528:	str	x0, [sp, #64]
  40552c:	add	x0, sp, #0x38
  405530:	mov	x2, #0x8                   	// #8
  405534:	mov	w1, #0x0                   	// #0
  405538:	bl	4024f0 <memset@plt>
  40553c:	ldr	x0, [sp, #64]
  405540:	cmp	x0, #0x0
  405544:	b.eq	405554 <scols_reset_iter@plt+0x2c74>  // b.none
  405548:	ldr	x0, [sp, #24]
  40554c:	cmp	x0, #0x0
  405550:	b.ne	40555c <scols_reset_iter@plt+0x2c7c>  // b.any
  405554:	mov	x0, #0x0                   	// #0
  405558:	b	40574c <scols_reset_iter@plt+0x2e6c>
  40555c:	ldr	x0, [sp, #24]
  405560:	str	x0, [sp, #80]
  405564:	ldr	x0, [sp, #32]
  405568:	str	xzr, [x0]
  40556c:	b	40571c <scols_reset_iter@plt+0x2e3c>
  405570:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  405574:	mov	x2, x0
  405578:	add	x1, sp, #0x38
  40557c:	add	x0, sp, #0x34
  405580:	mov	x3, x1
  405584:	ldr	x1, [sp, #88]
  405588:	bl	402280 <mbrtowc@plt>
  40558c:	str	x0, [sp, #72]
  405590:	ldr	x0, [sp, #72]
  405594:	cmp	x0, #0x0
  405598:	b.eq	40573c <scols_reset_iter@plt+0x2e5c>  // b.none
  40559c:	ldr	x0, [sp, #72]
  4055a0:	cmn	x0, #0x1
  4055a4:	b.eq	4055b4 <scols_reset_iter@plt+0x2cd4>  // b.none
  4055a8:	ldr	x0, [sp, #72]
  4055ac:	cmn	x0, #0x2
  4055b0:	b.ne	405660 <scols_reset_iter@plt+0x2d80>  // b.any
  4055b4:	mov	x0, #0x1                   	// #1
  4055b8:	str	x0, [sp, #72]
  4055bc:	bl	402660 <__ctype_b_loc@plt>
  4055c0:	ldr	x1, [x0]
  4055c4:	ldr	x0, [sp, #88]
  4055c8:	ldrsb	w0, [x0]
  4055cc:	and	w0, w0, #0xff
  4055d0:	and	x0, x0, #0xff
  4055d4:	lsl	x0, x0, #1
  4055d8:	add	x0, x1, x0
  4055dc:	ldrh	w0, [x0]
  4055e0:	and	w0, w0, #0x4000
  4055e4:	cmp	w0, #0x0
  4055e8:	b.ne	405630 <scols_reset_iter@plt+0x2d50>  // b.any
  4055ec:	ldr	x0, [sp, #88]
  4055f0:	ldrsb	w0, [x0]
  4055f4:	and	w0, w0, #0xff
  4055f8:	mov	w2, w0
  4055fc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  405600:	add	x1, x0, #0xfa8
  405604:	ldr	x0, [sp, #80]
  405608:	bl	4023b0 <sprintf@plt>
  40560c:	ldr	x0, [sp, #80]
  405610:	add	x0, x0, #0x4
  405614:	str	x0, [sp, #80]
  405618:	ldr	x0, [sp, #32]
  40561c:	ldr	x0, [x0]
  405620:	add	x1, x0, #0x4
  405624:	ldr	x0, [sp, #32]
  405628:	str	x1, [x0]
  40562c:	b	40570c <scols_reset_iter@plt+0x2e2c>
  405630:	ldr	x0, [sp, #32]
  405634:	ldr	x0, [x0]
  405638:	add	x1, x0, #0x1
  40563c:	ldr	x0, [sp, #32]
  405640:	str	x1, [x0]
  405644:	ldr	x0, [sp, #80]
  405648:	add	x1, x0, #0x1
  40564c:	str	x1, [sp, #80]
  405650:	ldr	x1, [sp, #88]
  405654:	ldrsb	w1, [x1]
  405658:	strb	w1, [x0]
  40565c:	b	40570c <scols_reset_iter@plt+0x2e2c>
  405660:	ldr	x0, [sp, #88]
  405664:	ldrsb	w0, [x0]
  405668:	cmp	w0, #0x5c
  40566c:	b.ne	4056c8 <scols_reset_iter@plt+0x2de8>  // b.any
  405670:	ldr	x0, [sp, #88]
  405674:	add	x0, x0, #0x1
  405678:	ldrsb	w0, [x0]
  40567c:	cmp	w0, #0x78
  405680:	b.ne	4056c8 <scols_reset_iter@plt+0x2de8>  // b.any
  405684:	ldr	x0, [sp, #88]
  405688:	ldrsb	w0, [x0]
  40568c:	and	w0, w0, #0xff
  405690:	mov	w2, w0
  405694:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  405698:	add	x1, x0, #0xfa8
  40569c:	ldr	x0, [sp, #80]
  4056a0:	bl	4023b0 <sprintf@plt>
  4056a4:	ldr	x0, [sp, #80]
  4056a8:	add	x0, x0, #0x4
  4056ac:	str	x0, [sp, #80]
  4056b0:	ldr	x0, [sp, #32]
  4056b4:	ldr	x0, [x0]
  4056b8:	add	x1, x0, #0x4
  4056bc:	ldr	x0, [sp, #32]
  4056c0:	str	x1, [x0]
  4056c4:	b	40570c <scols_reset_iter@plt+0x2e2c>
  4056c8:	ldr	x2, [sp, #72]
  4056cc:	ldr	x1, [sp, #88]
  4056d0:	ldr	x0, [sp, #80]
  4056d4:	bl	402290 <memcpy@plt>
  4056d8:	ldr	x1, [sp, #80]
  4056dc:	ldr	x0, [sp, #72]
  4056e0:	add	x0, x1, x0
  4056e4:	str	x0, [sp, #80]
  4056e8:	ldr	w0, [sp, #52]
  4056ec:	bl	402480 <wcwidth@plt>
  4056f0:	mov	w2, w0
  4056f4:	ldr	x0, [sp, #32]
  4056f8:	ldr	x1, [x0]
  4056fc:	sxtw	x0, w2
  405700:	add	x1, x1, x0
  405704:	ldr	x0, [sp, #32]
  405708:	str	x1, [x0]
  40570c:	ldr	x1, [sp, #88]
  405710:	ldr	x0, [sp, #72]
  405714:	add	x0, x1, x0
  405718:	str	x0, [sp, #88]
  40571c:	ldr	x0, [sp, #88]
  405720:	cmp	x0, #0x0
  405724:	b.eq	405740 <scols_reset_iter@plt+0x2e60>  // b.none
  405728:	ldr	x0, [sp, #88]
  40572c:	ldrsb	w0, [x0]
  405730:	cmp	w0, #0x0
  405734:	b.ne	405570 <scols_reset_iter@plt+0x2c90>  // b.any
  405738:	b	405740 <scols_reset_iter@plt+0x2e60>
  40573c:	nop
  405740:	ldr	x0, [sp, #80]
  405744:	strb	wzr, [x0]
  405748:	ldr	x0, [sp, #24]
  40574c:	ldp	x29, x30, [sp], #96
  405750:	ret
  405754:	sub	sp, sp, #0x10
  405758:	str	x0, [sp, #8]
  40575c:	ldr	x0, [sp, #8]
  405760:	lsl	x0, x0, #2
  405764:	add	x0, x0, #0x1
  405768:	add	sp, sp, #0x10
  40576c:	ret
  405770:	stp	x29, x30, [sp, #-64]!
  405774:	mov	x29, sp
  405778:	str	x0, [sp, #24]
  40577c:	str	x1, [sp, #16]
  405780:	ldr	x0, [sp, #24]
  405784:	cmp	x0, #0x0
  405788:	b.eq	405798 <scols_reset_iter@plt+0x2eb8>  // b.none
  40578c:	ldr	x0, [sp, #24]
  405790:	bl	4022c0 <strlen@plt>
  405794:	b	40579c <scols_reset_iter@plt+0x2ebc>
  405798:	mov	x0, #0x0                   	// #0
  40579c:	str	x0, [sp, #48]
  4057a0:	str	xzr, [sp, #56]
  4057a4:	ldr	x0, [sp, #48]
  4057a8:	cmp	x0, #0x0
  4057ac:	b.ne	4057b8 <scols_reset_iter@plt+0x2ed8>  // b.any
  4057b0:	mov	x0, #0x0                   	// #0
  4057b4:	b	405804 <scols_reset_iter@plt+0x2f24>
  4057b8:	ldr	x0, [sp, #48]
  4057bc:	bl	405754 <scols_reset_iter@plt+0x2e74>
  4057c0:	bl	402470 <malloc@plt>
  4057c4:	str	x0, [sp, #40]
  4057c8:	ldr	x0, [sp, #40]
  4057cc:	cmp	x0, #0x0
  4057d0:	b.eq	4057ec <scols_reset_iter@plt+0x2f0c>  // b.none
  4057d4:	mov	x3, #0x0                   	// #0
  4057d8:	ldr	x2, [sp, #40]
  4057dc:	ldr	x1, [sp, #16]
  4057e0:	ldr	x0, [sp, #24]
  4057e4:	bl	405180 <scols_reset_iter@plt+0x28a0>
  4057e8:	str	x0, [sp, #56]
  4057ec:	ldr	x0, [sp, #56]
  4057f0:	cmp	x0, #0x0
  4057f4:	b.ne	405800 <scols_reset_iter@plt+0x2f20>  // b.any
  4057f8:	ldr	x0, [sp, #40]
  4057fc:	bl	4026b0 <free@plt>
  405800:	ldr	x0, [sp, #56]
  405804:	ldp	x29, x30, [sp], #64
  405808:	ret
  40580c:	stp	x29, x30, [sp, #-64]!
  405810:	mov	x29, sp
  405814:	str	x0, [sp, #24]
  405818:	str	x1, [sp, #16]
  40581c:	ldr	x0, [sp, #24]
  405820:	cmp	x0, #0x0
  405824:	b.eq	405834 <scols_reset_iter@plt+0x2f54>  // b.none
  405828:	ldr	x0, [sp, #24]
  40582c:	bl	4022c0 <strlen@plt>
  405830:	b	405838 <scols_reset_iter@plt+0x2f58>
  405834:	mov	x0, #0x0                   	// #0
  405838:	str	x0, [sp, #48]
  40583c:	str	xzr, [sp, #56]
  405840:	ldr	x0, [sp, #48]
  405844:	cmp	x0, #0x0
  405848:	b.ne	405854 <scols_reset_iter@plt+0x2f74>  // b.any
  40584c:	mov	x0, #0x0                   	// #0
  405850:	b	40589c <scols_reset_iter@plt+0x2fbc>
  405854:	ldr	x0, [sp, #48]
  405858:	bl	405754 <scols_reset_iter@plt+0x2e74>
  40585c:	bl	402470 <malloc@plt>
  405860:	str	x0, [sp, #40]
  405864:	ldr	x0, [sp, #40]
  405868:	cmp	x0, #0x0
  40586c:	b.eq	405884 <scols_reset_iter@plt+0x2fa4>  // b.none
  405870:	ldr	x2, [sp, #40]
  405874:	ldr	x1, [sp, #16]
  405878:	ldr	x0, [sp, #24]
  40587c:	bl	4054f0 <scols_reset_iter@plt+0x2c10>
  405880:	str	x0, [sp, #56]
  405884:	ldr	x0, [sp, #56]
  405888:	cmp	x0, #0x0
  40588c:	b.ne	405898 <scols_reset_iter@plt+0x2fb8>  // b.any
  405890:	ldr	x0, [sp, #40]
  405894:	bl	4026b0 <free@plt>
  405898:	ldr	x0, [sp, #56]
  40589c:	ldp	x29, x30, [sp], #64
  4058a0:	ret
  4058a4:	stp	x29, x30, [sp, #-48]!
  4058a8:	mov	x29, sp
  4058ac:	str	x0, [sp, #24]
  4058b0:	strb	wzr, [sp, #47]
  4058b4:	ldr	x0, [sp, #24]
  4058b8:	str	x0, [sp, #32]
  4058bc:	b	4058f4 <scols_reset_iter@plt+0x3014>
  4058c0:	ldr	x0, [sp, #32]
  4058c4:	ldr	w0, [x0]
  4058c8:	bl	402800 <iswprint@plt>
  4058cc:	cmp	w0, #0x0
  4058d0:	b.ne	4058e8 <scols_reset_iter@plt+0x3008>  // b.any
  4058d4:	ldr	x0, [sp, #32]
  4058d8:	mov	w1, #0xfffd                	// #65533
  4058dc:	str	w1, [x0]
  4058e0:	mov	w0, #0x1                   	// #1
  4058e4:	strb	w0, [sp, #47]
  4058e8:	ldr	x0, [sp, #32]
  4058ec:	add	x0, x0, #0x4
  4058f0:	str	x0, [sp, #32]
  4058f4:	ldr	x0, [sp, #32]
  4058f8:	ldr	w0, [x0]
  4058fc:	cmp	w0, #0x0
  405900:	b.ne	4058c0 <scols_reset_iter@plt+0x2fe0>  // b.any
  405904:	ldrb	w0, [sp, #47]
  405908:	ldp	x29, x30, [sp], #48
  40590c:	ret
  405910:	stp	x29, x30, [sp, #-48]!
  405914:	mov	x29, sp
  405918:	str	x0, [sp, #24]
  40591c:	str	x1, [sp, #16]
  405920:	str	xzr, [sp, #40]
  405924:	str	wzr, [sp, #36]
  405928:	b	405990 <scols_reset_iter@plt+0x30b0>
  40592c:	ldr	x0, [sp, #24]
  405930:	ldr	w0, [x0]
  405934:	bl	402480 <wcwidth@plt>
  405938:	str	w0, [sp, #36]
  40593c:	ldr	w0, [sp, #36]
  405940:	cmn	w0, #0x1
  405944:	b.ne	40595c <scols_reset_iter@plt+0x307c>  // b.any
  405948:	ldr	x0, [sp, #24]
  40594c:	mov	w1, #0xfffd                	// #65533
  405950:	str	w1, [x0]
  405954:	mov	w0, #0x1                   	// #1
  405958:	str	w0, [sp, #36]
  40595c:	ldrsw	x1, [sp, #36]
  405960:	ldr	x0, [sp, #40]
  405964:	add	x0, x1, x0
  405968:	ldr	x1, [sp, #16]
  40596c:	cmp	x1, x0
  405970:	b.cc	4059a4 <scols_reset_iter@plt+0x30c4>  // b.lo, b.ul, b.last
  405974:	ldrsw	x0, [sp, #36]
  405978:	ldr	x1, [sp, #40]
  40597c:	add	x0, x1, x0
  405980:	str	x0, [sp, #40]
  405984:	ldr	x0, [sp, #24]
  405988:	add	x0, x0, #0x4
  40598c:	str	x0, [sp, #24]
  405990:	ldr	x0, [sp, #24]
  405994:	ldr	w0, [x0]
  405998:	cmp	w0, #0x0
  40599c:	b.ne	40592c <scols_reset_iter@plt+0x304c>  // b.any
  4059a0:	b	4059a8 <scols_reset_iter@plt+0x30c8>
  4059a4:	nop
  4059a8:	ldr	x0, [sp, #24]
  4059ac:	str	wzr, [x0]
  4059b0:	ldr	x0, [sp, #40]
  4059b4:	ldp	x29, x30, [sp], #48
  4059b8:	ret
  4059bc:	stp	x29, x30, [sp, #-48]!
  4059c0:	mov	x29, sp
  4059c4:	str	x0, [sp, #24]
  4059c8:	str	x1, [sp, #16]
  4059cc:	str	wzr, [sp, #44]
  4059d0:	b	405a30 <scols_reset_iter@plt+0x3150>
  4059d4:	ldr	x0, [sp, #24]
  4059d8:	add	x1, x0, #0x4
  4059dc:	str	x1, [sp, #24]
  4059e0:	ldr	w0, [x0]
  4059e4:	bl	402480 <wcwidth@plt>
  4059e8:	str	w0, [sp, #40]
  4059ec:	ldr	w0, [sp, #40]
  4059f0:	cmn	w0, #0x1
  4059f4:	b.ne	405a00 <scols_reset_iter@plt+0x3120>  // b.any
  4059f8:	mov	w0, #0xffffffff            	// #-1
  4059fc:	b	405a58 <scols_reset_iter@plt+0x3178>
  405a00:	mov	w1, #0x7fffffff            	// #2147483647
  405a04:	ldr	w0, [sp, #40]
  405a08:	sub	w0, w1, w0
  405a0c:	ldr	w1, [sp, #44]
  405a10:	cmp	w1, w0
  405a14:	b.le	405a20 <scols_reset_iter@plt+0x3140>
  405a18:	mov	w0, #0xffffffff            	// #-1
  405a1c:	b	405a58 <scols_reset_iter@plt+0x3178>
  405a20:	ldr	w1, [sp, #44]
  405a24:	ldr	w0, [sp, #40]
  405a28:	add	w0, w1, w0
  405a2c:	str	w0, [sp, #44]
  405a30:	ldr	x0, [sp, #16]
  405a34:	sub	x1, x0, #0x1
  405a38:	str	x1, [sp, #16]
  405a3c:	cmp	x0, #0x0
  405a40:	b.eq	405a54 <scols_reset_iter@plt+0x3174>  // b.none
  405a44:	ldr	x0, [sp, #24]
  405a48:	ldr	w0, [x0]
  405a4c:	cmp	w0, #0x0
  405a50:	b.ne	4059d4 <scols_reset_iter@plt+0x30f4>  // b.any
  405a54:	ldr	w0, [sp, #44]
  405a58:	ldp	x29, x30, [sp], #48
  405a5c:	ret
  405a60:	stp	x29, x30, [sp, #-64]!
  405a64:	mov	x29, sp
  405a68:	str	x0, [sp, #24]
  405a6c:	str	x1, [sp, #16]
  405a70:	ldr	x0, [sp, #24]
  405a74:	bl	4022c0 <strlen@plt>
  405a78:	str	x0, [sp, #56]
  405a7c:	mov	x2, #0x0                   	// #0
  405a80:	ldr	x1, [sp, #24]
  405a84:	mov	x0, #0x0                   	// #0
  405a88:	bl	4022e0 <mbstowcs@plt>
  405a8c:	str	x0, [sp, #40]
  405a90:	str	xzr, [sp, #48]
  405a94:	ldr	x0, [sp, #40]
  405a98:	cmn	x0, #0x1
  405a9c:	b.eq	405b20 <scols_reset_iter@plt+0x3240>  // b.none
  405aa0:	ldr	x0, [sp, #40]
  405aa4:	add	x0, x0, #0x1
  405aa8:	lsl	x0, x0, #2
  405aac:	mov	x1, x0
  405ab0:	mov	x0, #0x1                   	// #1
  405ab4:	bl	402520 <calloc@plt>
  405ab8:	str	x0, [sp, #48]
  405abc:	ldr	x0, [sp, #48]
  405ac0:	cmp	x0, #0x0
  405ac4:	b.eq	405b28 <scols_reset_iter@plt+0x3248>  // b.none
  405ac8:	ldr	x0, [sp, #40]
  405acc:	mov	x2, x0
  405ad0:	ldr	x1, [sp, #24]
  405ad4:	ldr	x0, [sp, #48]
  405ad8:	bl	4022e0 <mbstowcs@plt>
  405adc:	cmp	x0, #0x0
  405ae0:	b.eq	405b30 <scols_reset_iter@plt+0x3250>  // b.none
  405ae4:	ldr	x0, [sp, #16]
  405ae8:	ldr	x0, [x0]
  405aec:	mov	x1, x0
  405af0:	ldr	x0, [sp, #48]
  405af4:	bl	405910 <scols_reset_iter@plt+0x3030>
  405af8:	mov	x1, x0
  405afc:	ldr	x0, [sp, #16]
  405b00:	str	x1, [x0]
  405b04:	ldr	x0, [sp, #56]
  405b08:	mov	x2, x0
  405b0c:	ldr	x1, [sp, #48]
  405b10:	ldr	x0, [sp, #24]
  405b14:	bl	4027b0 <wcstombs@plt>
  405b18:	str	x0, [sp, #56]
  405b1c:	b	405b34 <scols_reset_iter@plt+0x3254>
  405b20:	nop
  405b24:	b	405b34 <scols_reset_iter@plt+0x3254>
  405b28:	nop
  405b2c:	b	405b34 <scols_reset_iter@plt+0x3254>
  405b30:	nop
  405b34:	ldr	x0, [sp, #48]
  405b38:	bl	4026b0 <free@plt>
  405b3c:	ldr	x0, [sp, #56]
  405b40:	cmp	x0, #0x0
  405b44:	b.lt	405b58 <scols_reset_iter@plt+0x3278>  // b.tstop
  405b48:	ldr	x0, [sp, #56]
  405b4c:	ldr	x1, [sp, #24]
  405b50:	add	x0, x1, x0
  405b54:	strb	wzr, [x0]
  405b58:	ldr	x0, [sp, #56]
  405b5c:	ldp	x29, x30, [sp], #64
  405b60:	ret
  405b64:	sub	sp, sp, #0x20
  405b68:	str	x0, [sp, #24]
  405b6c:	str	x1, [sp, #16]
  405b70:	str	x2, [sp, #8]
  405b74:	str	w3, [sp, #4]
  405b78:	b	405ba0 <scols_reset_iter@plt+0x32c0>
  405b7c:	ldr	x0, [sp, #24]
  405b80:	add	x1, x0, #0x1
  405b84:	str	x1, [sp, #24]
  405b88:	ldr	w1, [sp, #4]
  405b8c:	sxtb	w1, w1
  405b90:	strb	w1, [x0]
  405b94:	ldr	x0, [sp, #8]
  405b98:	sub	x0, x0, #0x1
  405b9c:	str	x0, [sp, #8]
  405ba0:	ldr	x0, [sp, #8]
  405ba4:	cmp	x0, #0x0
  405ba8:	b.eq	405bbc <scols_reset_iter@plt+0x32dc>  // b.none
  405bac:	ldr	x1, [sp, #24]
  405bb0:	ldr	x0, [sp, #16]
  405bb4:	cmp	x1, x0
  405bb8:	b.cc	405b7c <scols_reset_iter@plt+0x329c>  // b.lo, b.ul, b.last
  405bbc:	ldr	x0, [sp, #24]
  405bc0:	strb	wzr, [x0]
  405bc4:	ldr	x0, [sp, #24]
  405bc8:	add	sp, sp, #0x20
  405bcc:	ret
  405bd0:	stp	x29, x30, [sp, #-64]!
  405bd4:	mov	x29, sp
  405bd8:	str	x0, [sp, #56]
  405bdc:	str	x1, [sp, #48]
  405be0:	str	x2, [sp, #40]
  405be4:	str	x3, [sp, #32]
  405be8:	str	w4, [sp, #28]
  405bec:	str	w5, [sp, #24]
  405bf0:	mov	w6, #0x20                  	// #32
  405bf4:	ldr	w5, [sp, #24]
  405bf8:	ldr	w4, [sp, #28]
  405bfc:	ldr	x3, [sp, #32]
  405c00:	ldr	x2, [sp, #40]
  405c04:	ldr	x1, [sp, #48]
  405c08:	ldr	x0, [sp, #56]
  405c0c:	bl	405c18 <scols_reset_iter@plt+0x3338>
  405c10:	ldp	x29, x30, [sp], #64
  405c14:	ret
  405c18:	stp	x29, x30, [sp, #-192]!
  405c1c:	mov	x29, sp
  405c20:	str	x0, [sp, #56]
  405c24:	str	x1, [sp, #48]
  405c28:	str	x2, [sp, #40]
  405c2c:	str	x3, [sp, #32]
  405c30:	str	w4, [sp, #28]
  405c34:	str	w5, [sp, #24]
  405c38:	str	w6, [sp, #20]
  405c3c:	mov	x0, #0xffffffffffffffff    	// #-1
  405c40:	str	x0, [sp, #184]
  405c44:	ldr	x0, [sp, #56]
  405c48:	bl	4022c0 <strlen@plt>
  405c4c:	add	x0, x0, #0x1
  405c50:	str	x0, [sp, #176]
  405c54:	str	xzr, [sp, #168]
  405c58:	str	xzr, [sp, #160]
  405c5c:	ldr	x0, [sp, #56]
  405c60:	str	x0, [sp, #152]
  405c64:	ldr	x0, [sp, #176]
  405c68:	sub	x0, x0, #0x1
  405c6c:	str	x0, [sp, #144]
  405c70:	ldr	x0, [sp, #144]
  405c74:	str	x0, [sp, #136]
  405c78:	str	xzr, [sp, #128]
  405c7c:	strb	wzr, [sp, #127]
  405c80:	strb	wzr, [sp, #126]
  405c84:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  405c88:	cmp	x0, #0x1
  405c8c:	b.ls	405d58 <scols_reset_iter@plt+0x3478>  // b.plast
  405c90:	mov	x2, #0x0                   	// #0
  405c94:	ldr	x1, [sp, #56]
  405c98:	mov	x0, #0x0                   	// #0
  405c9c:	bl	4022e0 <mbstowcs@plt>
  405ca0:	str	x0, [sp, #96]
  405ca4:	ldr	x0, [sp, #96]
  405ca8:	cmn	x0, #0x1
  405cac:	b.ne	405cc4 <scols_reset_iter@plt+0x33e4>  // b.any
  405cb0:	ldr	w0, [sp, #24]
  405cb4:	and	w0, w0, #0x1
  405cb8:	cmp	w0, #0x0
  405cbc:	b.eq	405f90 <scols_reset_iter@plt+0x36b0>  // b.none
  405cc0:	b	405e10 <scols_reset_iter@plt+0x3530>
  405cc4:	ldr	x0, [sp, #96]
  405cc8:	add	x0, x0, #0x1
  405ccc:	str	x0, [sp, #96]
  405cd0:	ldr	x0, [sp, #96]
  405cd4:	lsl	x0, x0, #2
  405cd8:	bl	402470 <malloc@plt>
  405cdc:	str	x0, [sp, #160]
  405ce0:	ldr	x0, [sp, #160]
  405ce4:	cmp	x0, #0x0
  405ce8:	b.ne	405d00 <scols_reset_iter@plt+0x3420>  // b.any
  405cec:	ldr	w0, [sp, #24]
  405cf0:	and	w0, w0, #0x1
  405cf4:	cmp	w0, #0x0
  405cf8:	b.eq	405f98 <scols_reset_iter@plt+0x36b8>  // b.none
  405cfc:	b	405e10 <scols_reset_iter@plt+0x3530>
  405d00:	ldr	x2, [sp, #96]
  405d04:	ldr	x1, [sp, #56]
  405d08:	ldr	x0, [sp, #160]
  405d0c:	bl	4022e0 <mbstowcs@plt>
  405d10:	cmp	x0, #0x0
  405d14:	b.eq	405d58 <scols_reset_iter@plt+0x3478>  // b.none
  405d18:	ldr	x0, [sp, #96]
  405d1c:	lsl	x0, x0, #2
  405d20:	sub	x0, x0, #0x4
  405d24:	ldr	x1, [sp, #160]
  405d28:	add	x0, x1, x0
  405d2c:	str	wzr, [x0]
  405d30:	mov	w0, #0x1                   	// #1
  405d34:	strb	w0, [sp, #126]
  405d38:	ldr	x0, [sp, #160]
  405d3c:	bl	4058a4 <scols_reset_iter@plt+0x2fc4>
  405d40:	strb	w0, [sp, #127]
  405d44:	ldr	x1, [sp, #96]
  405d48:	ldr	x0, [sp, #160]
  405d4c:	bl	4059bc <scols_reset_iter@plt+0x30dc>
  405d50:	sxtw	x0, w0
  405d54:	str	x0, [sp, #144]
  405d58:	ldrb	w0, [sp, #126]
  405d5c:	cmp	w0, #0x0
  405d60:	b.eq	405e0c <scols_reset_iter@plt+0x352c>  // b.none
  405d64:	ldrb	w0, [sp, #127]
  405d68:	cmp	w0, #0x0
  405d6c:	b.ne	405d84 <scols_reset_iter@plt+0x34a4>  // b.any
  405d70:	ldr	x0, [sp, #32]
  405d74:	ldr	x0, [x0]
  405d78:	ldr	x1, [sp, #144]
  405d7c:	cmp	x1, x0
  405d80:	b.ls	405e0c <scols_reset_iter@plt+0x352c>  // b.plast
  405d84:	ldrb	w0, [sp, #127]
  405d88:	cmp	w0, #0x0
  405d8c:	b.eq	405da8 <scols_reset_iter@plt+0x34c8>  // b.none
  405d90:	mov	x2, #0x0                   	// #0
  405d94:	ldr	x1, [sp, #160]
  405d98:	mov	x0, #0x0                   	// #0
  405d9c:	bl	4027b0 <wcstombs@plt>
  405da0:	add	x0, x0, #0x1
  405da4:	str	x0, [sp, #176]
  405da8:	ldr	x0, [sp, #176]
  405dac:	bl	402470 <malloc@plt>
  405db0:	str	x0, [sp, #168]
  405db4:	ldr	x0, [sp, #168]
  405db8:	cmp	x0, #0x0
  405dbc:	b.ne	405dd4 <scols_reset_iter@plt+0x34f4>  // b.any
  405dc0:	ldr	w0, [sp, #24]
  405dc4:	and	w0, w0, #0x1
  405dc8:	cmp	w0, #0x0
  405dcc:	b.eq	405fa0 <scols_reset_iter@plt+0x36c0>  // b.none
  405dd0:	b	405e10 <scols_reset_iter@plt+0x3530>
  405dd4:	ldr	x0, [sp, #168]
  405dd8:	str	x0, [sp, #152]
  405ddc:	ldr	x0, [sp, #32]
  405de0:	ldr	x0, [x0]
  405de4:	mov	x1, x0
  405de8:	ldr	x0, [sp, #160]
  405dec:	bl	405910 <scols_reset_iter@plt+0x3030>
  405df0:	str	x0, [sp, #144]
  405df4:	ldr	x2, [sp, #176]
  405df8:	ldr	x1, [sp, #160]
  405dfc:	ldr	x0, [sp, #168]
  405e00:	bl	4027b0 <wcstombs@plt>
  405e04:	str	x0, [sp, #136]
  405e08:	b	405e10 <scols_reset_iter@plt+0x3530>
  405e0c:	nop
  405e10:	ldr	x0, [sp, #32]
  405e14:	ldr	x0, [x0]
  405e18:	ldr	x1, [sp, #144]
  405e1c:	cmp	x1, x0
  405e20:	b.ls	405e38 <scols_reset_iter@plt+0x3558>  // b.plast
  405e24:	ldr	x0, [sp, #32]
  405e28:	ldr	x0, [x0]
  405e2c:	str	x0, [sp, #144]
  405e30:	ldr	x0, [sp, #144]
  405e34:	str	x0, [sp, #136]
  405e38:	ldr	x0, [sp, #32]
  405e3c:	ldr	x0, [x0]
  405e40:	ldr	x1, [sp, #144]
  405e44:	cmp	x1, x0
  405e48:	b.cs	405e60 <scols_reset_iter@plt+0x3580>  // b.hs, b.nlast
  405e4c:	ldr	x0, [sp, #32]
  405e50:	ldr	x1, [x0]
  405e54:	ldr	x0, [sp, #144]
  405e58:	sub	x0, x1, x0
  405e5c:	str	x0, [sp, #128]
  405e60:	ldr	x0, [sp, #32]
  405e64:	ldr	x1, [sp, #144]
  405e68:	str	x1, [x0]
  405e6c:	ldr	x1, [sp, #136]
  405e70:	ldr	x0, [sp, #128]
  405e74:	add	x0, x1, x0
  405e78:	str	x0, [sp, #184]
  405e7c:	ldr	x0, [sp, #40]
  405e80:	cmp	x0, #0x0
  405e84:	b.eq	405fa8 <scols_reset_iter@plt+0x36c8>  // b.none
  405e88:	ldr	x0, [sp, #40]
  405e8c:	sub	x0, x0, #0x1
  405e90:	ldr	x1, [sp, #48]
  405e94:	add	x0, x1, x0
  405e98:	str	x0, [sp, #88]
  405e9c:	ldr	w0, [sp, #28]
  405ea0:	cmp	w0, #0x2
  405ea4:	b.eq	405ed0 <scols_reset_iter@plt+0x35f0>  // b.none
  405ea8:	ldr	w0, [sp, #28]
  405eac:	cmp	w0, #0x2
  405eb0:	b.hi	405f18 <scols_reset_iter@plt+0x3638>  // b.pmore
  405eb4:	ldr	w0, [sp, #28]
  405eb8:	cmp	w0, #0x0
  405ebc:	b.eq	405ef8 <scols_reset_iter@plt+0x3618>  // b.none
  405ec0:	ldr	w0, [sp, #28]
  405ec4:	cmp	w0, #0x1
  405ec8:	b.eq	405f08 <scols_reset_iter@plt+0x3628>  // b.none
  405ecc:	b	405f18 <scols_reset_iter@plt+0x3638>
  405ed0:	ldr	x0, [sp, #128]
  405ed4:	lsr	x1, x0, #1
  405ed8:	ldr	x0, [sp, #128]
  405edc:	and	x0, x0, #0x1
  405ee0:	add	x0, x1, x0
  405ee4:	str	x0, [sp, #112]
  405ee8:	ldr	x0, [sp, #128]
  405eec:	lsr	x0, x0, #1
  405ef0:	str	x0, [sp, #104]
  405ef4:	b	405f1c <scols_reset_iter@plt+0x363c>
  405ef8:	str	xzr, [sp, #112]
  405efc:	ldr	x0, [sp, #128]
  405f00:	str	x0, [sp, #104]
  405f04:	b	405f1c <scols_reset_iter@plt+0x363c>
  405f08:	ldr	x0, [sp, #128]
  405f0c:	str	x0, [sp, #112]
  405f10:	str	xzr, [sp, #104]
  405f14:	b	405f1c <scols_reset_iter@plt+0x363c>
  405f18:	bl	4025c0 <abort@plt>
  405f1c:	ldr	w3, [sp, #20]
  405f20:	ldr	x2, [sp, #112]
  405f24:	ldr	x1, [sp, #88]
  405f28:	ldr	x0, [sp, #48]
  405f2c:	bl	405b64 <scols_reset_iter@plt+0x3284>
  405f30:	str	x0, [sp, #48]
  405f34:	ldr	x1, [sp, #88]
  405f38:	ldr	x0, [sp, #48]
  405f3c:	sub	x0, x1, x0
  405f40:	str	x0, [sp, #80]
  405f44:	ldr	x0, [sp, #136]
  405f48:	str	x0, [sp, #72]
  405f4c:	ldr	x0, [sp, #80]
  405f50:	str	x0, [sp, #64]
  405f54:	ldr	x1, [sp, #64]
  405f58:	ldr	x0, [sp, #72]
  405f5c:	cmp	x1, x0
  405f60:	csel	x0, x1, x0, ls  // ls = plast
  405f64:	mov	x2, x0
  405f68:	ldr	x1, [sp, #152]
  405f6c:	ldr	x0, [sp, #48]
  405f70:	bl	4026e0 <mempcpy@plt>
  405f74:	str	x0, [sp, #48]
  405f78:	ldr	w3, [sp, #20]
  405f7c:	ldr	x2, [sp, #104]
  405f80:	ldr	x1, [sp, #88]
  405f84:	ldr	x0, [sp, #48]
  405f88:	bl	405b64 <scols_reset_iter@plt+0x3284>
  405f8c:	b	405fac <scols_reset_iter@plt+0x36cc>
  405f90:	nop
  405f94:	b	405fac <scols_reset_iter@plt+0x36cc>
  405f98:	nop
  405f9c:	b	405fac <scols_reset_iter@plt+0x36cc>
  405fa0:	nop
  405fa4:	b	405fac <scols_reset_iter@plt+0x36cc>
  405fa8:	nop
  405fac:	ldr	x0, [sp, #160]
  405fb0:	bl	4026b0 <free@plt>
  405fb4:	ldr	x0, [sp, #168]
  405fb8:	bl	4026b0 <free@plt>
  405fbc:	ldr	x0, [sp, #184]
  405fc0:	ldp	x29, x30, [sp], #192
  405fc4:	ret
  405fc8:	sub	sp, sp, #0x10
  405fcc:	str	w0, [sp, #12]
  405fd0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  405fd4:	add	x0, x0, #0x348
  405fd8:	ldr	w1, [sp, #12]
  405fdc:	str	w1, [x0]
  405fe0:	nop
  405fe4:	add	sp, sp, #0x10
  405fe8:	ret
  405fec:	sub	sp, sp, #0x10
  405ff0:	str	x0, [sp, #8]
  405ff4:	str	w1, [sp, #4]
  405ff8:	str	w2, [sp]
  405ffc:	b	40604c <scols_reset_iter@plt+0x376c>
  406000:	ldr	x0, [sp, #8]
  406004:	ldr	x1, [x0]
  406008:	ldrsw	x0, [sp, #4]
  40600c:	mov	x2, #0x0                   	// #0
  406010:	umulh	x0, x1, x0
  406014:	cmp	x0, #0x0
  406018:	b.eq	406020 <scols_reset_iter@plt+0x3740>  // b.none
  40601c:	mov	x2, #0x1                   	// #1
  406020:	mov	x0, x2
  406024:	cmp	x0, #0x0
  406028:	b.eq	406034 <scols_reset_iter@plt+0x3754>  // b.none
  40602c:	mov	w0, #0xffffffde            	// #-34
  406030:	b	406064 <scols_reset_iter@plt+0x3784>
  406034:	ldr	x0, [sp, #8]
  406038:	ldr	x1, [x0]
  40603c:	ldrsw	x0, [sp, #4]
  406040:	mul	x1, x1, x0
  406044:	ldr	x0, [sp, #8]
  406048:	str	x1, [x0]
  40604c:	ldr	w0, [sp]
  406050:	sub	w1, w0, #0x1
  406054:	str	w1, [sp]
  406058:	cmp	w0, #0x0
  40605c:	b.ne	406000 <scols_reset_iter@plt+0x3720>  // b.any
  406060:	mov	w0, #0x0                   	// #0
  406064:	add	sp, sp, #0x10
  406068:	ret
  40606c:	stp	x29, x30, [sp, #-192]!
  406070:	mov	x29, sp
  406074:	str	x0, [sp, #40]
  406078:	str	x1, [sp, #32]
  40607c:	str	x2, [sp, #24]
  406080:	str	xzr, [sp, #176]
  406084:	mov	w0, #0x400                 	// #1024
  406088:	str	w0, [sp, #172]
  40608c:	str	wzr, [sp, #168]
  406090:	str	wzr, [sp, #164]
  406094:	str	wzr, [sp, #160]
  406098:	ldr	x0, [sp, #32]
  40609c:	str	xzr, [x0]
  4060a0:	ldr	x0, [sp, #40]
  4060a4:	cmp	x0, #0x0
  4060a8:	b.eq	4060bc <scols_reset_iter@plt+0x37dc>  // b.none
  4060ac:	ldr	x0, [sp, #40]
  4060b0:	ldrsb	w0, [x0]
  4060b4:	cmp	w0, #0x0
  4060b8:	b.ne	4060c8 <scols_reset_iter@plt+0x37e8>  // b.any
  4060bc:	mov	w0, #0xffffffea            	// #-22
  4060c0:	str	w0, [sp, #168]
  4060c4:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  4060c8:	ldr	x0, [sp, #40]
  4060cc:	str	x0, [sp, #184]
  4060d0:	b	4060e0 <scols_reset_iter@plt+0x3800>
  4060d4:	ldr	x0, [sp, #184]
  4060d8:	add	x0, x0, #0x1
  4060dc:	str	x0, [sp, #184]
  4060e0:	bl	402660 <__ctype_b_loc@plt>
  4060e4:	ldr	x1, [x0]
  4060e8:	ldr	x0, [sp, #184]
  4060ec:	ldrsb	w0, [x0]
  4060f0:	and	w0, w0, #0xff
  4060f4:	and	x0, x0, #0xff
  4060f8:	lsl	x0, x0, #1
  4060fc:	add	x0, x1, x0
  406100:	ldrh	w0, [x0]
  406104:	and	w0, w0, #0x2000
  406108:	cmp	w0, #0x0
  40610c:	b.ne	4060d4 <scols_reset_iter@plt+0x37f4>  // b.any
  406110:	ldr	x0, [sp, #184]
  406114:	ldrsb	w0, [x0]
  406118:	cmp	w0, #0x2d
  40611c:	b.ne	40612c <scols_reset_iter@plt+0x384c>  // b.any
  406120:	mov	w0, #0xffffffea            	// #-22
  406124:	str	w0, [sp, #168]
  406128:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  40612c:	bl	402840 <__errno_location@plt>
  406130:	str	wzr, [x0]
  406134:	str	xzr, [sp, #72]
  406138:	add	x0, sp, #0x48
  40613c:	mov	w2, #0x0                   	// #0
  406140:	mov	x1, x0
  406144:	ldr	x0, [sp, #40]
  406148:	bl	4025b0 <strtoumax@plt>
  40614c:	str	x0, [sp, #64]
  406150:	ldr	x0, [sp, #72]
  406154:	ldr	x1, [sp, #40]
  406158:	cmp	x1, x0
  40615c:	b.eq	406188 <scols_reset_iter@plt+0x38a8>  // b.none
  406160:	bl	402840 <__errno_location@plt>
  406164:	ldr	w0, [x0]
  406168:	cmp	w0, #0x0
  40616c:	b.eq	4061b4 <scols_reset_iter@plt+0x38d4>  // b.none
  406170:	ldr	x0, [sp, #64]
  406174:	cmn	x0, #0x1
  406178:	b.eq	406188 <scols_reset_iter@plt+0x38a8>  // b.none
  40617c:	ldr	x0, [sp, #64]
  406180:	cmp	x0, #0x0
  406184:	b.ne	4061b4 <scols_reset_iter@plt+0x38d4>  // b.any
  406188:	bl	402840 <__errno_location@plt>
  40618c:	ldr	w0, [x0]
  406190:	cmp	w0, #0x0
  406194:	b.eq	4061a8 <scols_reset_iter@plt+0x38c8>  // b.none
  406198:	bl	402840 <__errno_location@plt>
  40619c:	ldr	w0, [x0]
  4061a0:	neg	w0, w0
  4061a4:	b	4061ac <scols_reset_iter@plt+0x38cc>
  4061a8:	mov	w0, #0xffffffea            	// #-22
  4061ac:	str	w0, [sp, #168]
  4061b0:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  4061b4:	ldr	x0, [sp, #72]
  4061b8:	cmp	x0, #0x0
  4061bc:	b.eq	406698 <scols_reset_iter@plt+0x3db8>  // b.none
  4061c0:	ldr	x0, [sp, #72]
  4061c4:	ldrsb	w0, [x0]
  4061c8:	cmp	w0, #0x0
  4061cc:	b.eq	406698 <scols_reset_iter@plt+0x3db8>  // b.none
  4061d0:	ldr	x0, [sp, #72]
  4061d4:	str	x0, [sp, #184]
  4061d8:	ldr	x0, [sp, #184]
  4061dc:	add	x0, x0, #0x1
  4061e0:	ldrsb	w0, [x0]
  4061e4:	cmp	w0, #0x69
  4061e8:	b.ne	406234 <scols_reset_iter@plt+0x3954>  // b.any
  4061ec:	ldr	x0, [sp, #184]
  4061f0:	add	x0, x0, #0x2
  4061f4:	ldrsb	w0, [x0]
  4061f8:	cmp	w0, #0x42
  4061fc:	b.eq	406214 <scols_reset_iter@plt+0x3934>  // b.none
  406200:	ldr	x0, [sp, #184]
  406204:	add	x0, x0, #0x2
  406208:	ldrsb	w0, [x0]
  40620c:	cmp	w0, #0x62
  406210:	b.ne	406234 <scols_reset_iter@plt+0x3954>  // b.any
  406214:	ldr	x0, [sp, #184]
  406218:	add	x0, x0, #0x3
  40621c:	ldrsb	w0, [x0]
  406220:	cmp	w0, #0x0
  406224:	b.ne	406234 <scols_reset_iter@plt+0x3954>  // b.any
  406228:	mov	w0, #0x400                 	// #1024
  40622c:	str	w0, [sp, #172]
  406230:	b	40646c <scols_reset_iter@plt+0x3b8c>
  406234:	ldr	x0, [sp, #184]
  406238:	add	x0, x0, #0x1
  40623c:	ldrsb	w0, [x0]
  406240:	cmp	w0, #0x42
  406244:	b.eq	40625c <scols_reset_iter@plt+0x397c>  // b.none
  406248:	ldr	x0, [sp, #184]
  40624c:	add	x0, x0, #0x1
  406250:	ldrsb	w0, [x0]
  406254:	cmp	w0, #0x62
  406258:	b.ne	40627c <scols_reset_iter@plt+0x399c>  // b.any
  40625c:	ldr	x0, [sp, #184]
  406260:	add	x0, x0, #0x2
  406264:	ldrsb	w0, [x0]
  406268:	cmp	w0, #0x0
  40626c:	b.ne	40627c <scols_reset_iter@plt+0x399c>  // b.any
  406270:	mov	w0, #0x3e8                 	// #1000
  406274:	str	w0, [sp, #172]
  406278:	b	40646c <scols_reset_iter@plt+0x3b8c>
  40627c:	ldr	x0, [sp, #184]
  406280:	add	x0, x0, #0x1
  406284:	ldrsb	w0, [x0]
  406288:	cmp	w0, #0x0
  40628c:	b.eq	40646c <scols_reset_iter@plt+0x3b8c>  // b.none
  406290:	bl	402410 <localeconv@plt>
  406294:	str	x0, [sp, #128]
  406298:	ldr	x0, [sp, #128]
  40629c:	cmp	x0, #0x0
  4062a0:	b.eq	4062b0 <scols_reset_iter@plt+0x39d0>  // b.none
  4062a4:	ldr	x0, [sp, #128]
  4062a8:	ldr	x0, [x0]
  4062ac:	b	4062b4 <scols_reset_iter@plt+0x39d4>
  4062b0:	mov	x0, #0x0                   	// #0
  4062b4:	str	x0, [sp, #120]
  4062b8:	ldr	x0, [sp, #120]
  4062bc:	cmp	x0, #0x0
  4062c0:	b.eq	4062d0 <scols_reset_iter@plt+0x39f0>  // b.none
  4062c4:	ldr	x0, [sp, #120]
  4062c8:	bl	4022c0 <strlen@plt>
  4062cc:	b	4062d4 <scols_reset_iter@plt+0x39f4>
  4062d0:	mov	x0, #0x0                   	// #0
  4062d4:	str	x0, [sp, #112]
  4062d8:	ldr	x0, [sp, #176]
  4062dc:	cmp	x0, #0x0
  4062e0:	b.ne	406460 <scols_reset_iter@plt+0x3b80>  // b.any
  4062e4:	ldr	x0, [sp, #184]
  4062e8:	ldrsb	w0, [x0]
  4062ec:	cmp	w0, #0x0
  4062f0:	b.eq	406460 <scols_reset_iter@plt+0x3b80>  // b.none
  4062f4:	ldr	x0, [sp, #120]
  4062f8:	cmp	x0, #0x0
  4062fc:	b.eq	406460 <scols_reset_iter@plt+0x3b80>  // b.none
  406300:	ldr	x2, [sp, #112]
  406304:	ldr	x1, [sp, #184]
  406308:	ldr	x0, [sp, #120]
  40630c:	bl	4024a0 <strncmp@plt>
  406310:	cmp	w0, #0x0
  406314:	b.ne	406460 <scols_reset_iter@plt+0x3b80>  // b.any
  406318:	ldr	x1, [sp, #184]
  40631c:	ldr	x0, [sp, #112]
  406320:	add	x0, x1, x0
  406324:	str	x0, [sp, #104]
  406328:	ldr	x0, [sp, #104]
  40632c:	str	x0, [sp, #184]
  406330:	b	40634c <scols_reset_iter@plt+0x3a6c>
  406334:	ldr	w0, [sp, #160]
  406338:	add	w0, w0, #0x1
  40633c:	str	w0, [sp, #160]
  406340:	ldr	x0, [sp, #184]
  406344:	add	x0, x0, #0x1
  406348:	str	x0, [sp, #184]
  40634c:	ldr	x0, [sp, #184]
  406350:	ldrsb	w0, [x0]
  406354:	cmp	w0, #0x30
  406358:	b.eq	406334 <scols_reset_iter@plt+0x3a54>  // b.none
  40635c:	ldr	x0, [sp, #184]
  406360:	str	x0, [sp, #104]
  406364:	bl	402660 <__ctype_b_loc@plt>
  406368:	ldr	x1, [x0]
  40636c:	ldr	x0, [sp, #104]
  406370:	ldrsb	w0, [x0]
  406374:	sxtb	x0, w0
  406378:	lsl	x0, x0, #1
  40637c:	add	x0, x1, x0
  406380:	ldrh	w0, [x0]
  406384:	and	w0, w0, #0x800
  406388:	cmp	w0, #0x0
  40638c:	b.eq	406418 <scols_reset_iter@plt+0x3b38>  // b.none
  406390:	bl	402840 <__errno_location@plt>
  406394:	str	wzr, [x0]
  406398:	str	xzr, [sp, #72]
  40639c:	add	x0, sp, #0x48
  4063a0:	mov	w2, #0x0                   	// #0
  4063a4:	mov	x1, x0
  4063a8:	ldr	x0, [sp, #104]
  4063ac:	bl	4025b0 <strtoumax@plt>
  4063b0:	str	x0, [sp, #176]
  4063b4:	ldr	x0, [sp, #72]
  4063b8:	ldr	x1, [sp, #104]
  4063bc:	cmp	x1, x0
  4063c0:	b.eq	4063ec <scols_reset_iter@plt+0x3b0c>  // b.none
  4063c4:	bl	402840 <__errno_location@plt>
  4063c8:	ldr	w0, [x0]
  4063cc:	cmp	w0, #0x0
  4063d0:	b.eq	406420 <scols_reset_iter@plt+0x3b40>  // b.none
  4063d4:	ldr	x0, [sp, #176]
  4063d8:	cmn	x0, #0x1
  4063dc:	b.eq	4063ec <scols_reset_iter@plt+0x3b0c>  // b.none
  4063e0:	ldr	x0, [sp, #176]
  4063e4:	cmp	x0, #0x0
  4063e8:	b.ne	406420 <scols_reset_iter@plt+0x3b40>  // b.any
  4063ec:	bl	402840 <__errno_location@plt>
  4063f0:	ldr	w0, [x0]
  4063f4:	cmp	w0, #0x0
  4063f8:	b.eq	40640c <scols_reset_iter@plt+0x3b2c>  // b.none
  4063fc:	bl	402840 <__errno_location@plt>
  406400:	ldr	w0, [x0]
  406404:	neg	w0, w0
  406408:	b	406410 <scols_reset_iter@plt+0x3b30>
  40640c:	mov	w0, #0xffffffea            	// #-22
  406410:	str	w0, [sp, #168]
  406414:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  406418:	ldr	x0, [sp, #184]
  40641c:	str	x0, [sp, #72]
  406420:	ldr	x0, [sp, #176]
  406424:	cmp	x0, #0x0
  406428:	b.eq	406454 <scols_reset_iter@plt+0x3b74>  // b.none
  40642c:	ldr	x0, [sp, #72]
  406430:	cmp	x0, #0x0
  406434:	b.eq	406448 <scols_reset_iter@plt+0x3b68>  // b.none
  406438:	ldr	x0, [sp, #72]
  40643c:	ldrsb	w0, [x0]
  406440:	cmp	w0, #0x0
  406444:	b.ne	406454 <scols_reset_iter@plt+0x3b74>  // b.any
  406448:	mov	w0, #0xffffffea            	// #-22
  40644c:	str	w0, [sp, #168]
  406450:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  406454:	ldr	x0, [sp, #72]
  406458:	str	x0, [sp, #184]
  40645c:	b	4061d8 <scols_reset_iter@plt+0x38f8>
  406460:	mov	w0, #0xffffffea            	// #-22
  406464:	str	w0, [sp, #168]
  406468:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  40646c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406470:	add	x0, x0, #0x350
  406474:	ldr	x2, [x0]
  406478:	ldr	x0, [sp, #184]
  40647c:	ldrsb	w0, [x0]
  406480:	mov	w1, w0
  406484:	mov	x0, x2
  406488:	bl	402760 <strchr@plt>
  40648c:	str	x0, [sp, #96]
  406490:	ldr	x0, [sp, #96]
  406494:	cmp	x0, #0x0
  406498:	b.eq	4064bc <scols_reset_iter@plt+0x3bdc>  // b.none
  40649c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4064a0:	add	x0, x0, #0x350
  4064a4:	ldr	x0, [x0]
  4064a8:	ldr	x1, [sp, #96]
  4064ac:	sub	x0, x1, x0
  4064b0:	add	w0, w0, #0x1
  4064b4:	str	w0, [sp, #164]
  4064b8:	b	406518 <scols_reset_iter@plt+0x3c38>
  4064bc:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4064c0:	add	x0, x0, #0x358
  4064c4:	ldr	x2, [x0]
  4064c8:	ldr	x0, [sp, #184]
  4064cc:	ldrsb	w0, [x0]
  4064d0:	mov	w1, w0
  4064d4:	mov	x0, x2
  4064d8:	bl	402760 <strchr@plt>
  4064dc:	str	x0, [sp, #96]
  4064e0:	ldr	x0, [sp, #96]
  4064e4:	cmp	x0, #0x0
  4064e8:	b.eq	40650c <scols_reset_iter@plt+0x3c2c>  // b.none
  4064ec:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4064f0:	add	x0, x0, #0x358
  4064f4:	ldr	x0, [x0]
  4064f8:	ldr	x1, [sp, #96]
  4064fc:	sub	x0, x1, x0
  406500:	add	w0, w0, #0x1
  406504:	str	w0, [sp, #164]
  406508:	b	406518 <scols_reset_iter@plt+0x3c38>
  40650c:	mov	w0, #0xffffffea            	// #-22
  406510:	str	w0, [sp, #168]
  406514:	b	4066b0 <scols_reset_iter@plt+0x3dd0>
  406518:	add	x0, sp, #0x40
  40651c:	ldr	w2, [sp, #164]
  406520:	ldr	w1, [sp, #172]
  406524:	bl	405fec <scols_reset_iter@plt+0x370c>
  406528:	str	w0, [sp, #168]
  40652c:	ldr	x0, [sp, #24]
  406530:	cmp	x0, #0x0
  406534:	b.eq	406544 <scols_reset_iter@plt+0x3c64>  // b.none
  406538:	ldr	x0, [sp, #24]
  40653c:	ldr	w1, [sp, #164]
  406540:	str	w1, [x0]
  406544:	ldr	x0, [sp, #176]
  406548:	cmp	x0, #0x0
  40654c:	b.eq	4066a0 <scols_reset_iter@plt+0x3dc0>  // b.none
  406550:	ldr	w0, [sp, #164]
  406554:	cmp	w0, #0x0
  406558:	b.eq	4066a0 <scols_reset_iter@plt+0x3dc0>  // b.none
  40655c:	mov	x0, #0xa                   	// #10
  406560:	str	x0, [sp, #144]
  406564:	mov	x0, #0x1                   	// #1
  406568:	str	x0, [sp, #136]
  40656c:	mov	x0, #0x1                   	// #1
  406570:	str	x0, [sp, #56]
  406574:	add	x0, sp, #0x38
  406578:	ldr	w2, [sp, #164]
  40657c:	ldr	w1, [sp, #172]
  406580:	bl	405fec <scols_reset_iter@plt+0x370c>
  406584:	b	4065a0 <scols_reset_iter@plt+0x3cc0>
  406588:	ldr	x1, [sp, #144]
  40658c:	mov	x0, x1
  406590:	lsl	x0, x0, #2
  406594:	add	x0, x0, x1
  406598:	lsl	x0, x0, #1
  40659c:	str	x0, [sp, #144]
  4065a0:	ldr	x1, [sp, #144]
  4065a4:	ldr	x0, [sp, #176]
  4065a8:	cmp	x1, x0
  4065ac:	b.cc	406588 <scols_reset_iter@plt+0x3ca8>  // b.lo, b.ul, b.last
  4065b0:	str	wzr, [sp, #156]
  4065b4:	b	4065dc <scols_reset_iter@plt+0x3cfc>
  4065b8:	ldr	x1, [sp, #144]
  4065bc:	mov	x0, x1
  4065c0:	lsl	x0, x0, #2
  4065c4:	add	x0, x0, x1
  4065c8:	lsl	x0, x0, #1
  4065cc:	str	x0, [sp, #144]
  4065d0:	ldr	w0, [sp, #156]
  4065d4:	add	w0, w0, #0x1
  4065d8:	str	w0, [sp, #156]
  4065dc:	ldr	w1, [sp, #156]
  4065e0:	ldr	w0, [sp, #160]
  4065e4:	cmp	w1, w0
  4065e8:	b.lt	4065b8 <scols_reset_iter@plt+0x3cd8>  // b.tstop
  4065ec:	ldr	x2, [sp, #176]
  4065f0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4065f4:	movk	x0, #0xcccd
  4065f8:	umulh	x0, x2, x0
  4065fc:	lsr	x1, x0, #3
  406600:	mov	x0, x1
  406604:	lsl	x0, x0, #2
  406608:	add	x0, x0, x1
  40660c:	lsl	x0, x0, #1
  406610:	sub	x1, x2, x0
  406614:	mov	w0, w1
  406618:	str	w0, [sp, #92]
  40661c:	ldr	x1, [sp, #144]
  406620:	ldr	x0, [sp, #136]
  406624:	udiv	x0, x1, x0
  406628:	str	x0, [sp, #80]
  40662c:	ldr	x1, [sp, #176]
  406630:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406634:	movk	x0, #0xcccd
  406638:	umulh	x0, x1, x0
  40663c:	lsr	x0, x0, #3
  406640:	str	x0, [sp, #176]
  406644:	ldr	x1, [sp, #136]
  406648:	mov	x0, x1
  40664c:	lsl	x0, x0, #2
  406650:	add	x0, x0, x1
  406654:	lsl	x0, x0, #1
  406658:	str	x0, [sp, #136]
  40665c:	ldr	w0, [sp, #92]
  406660:	cmp	w0, #0x0
  406664:	b.eq	406688 <scols_reset_iter@plt+0x3da8>  // b.none
  406668:	ldr	x1, [sp, #56]
  40666c:	ldr	w0, [sp, #92]
  406670:	ldr	x2, [sp, #80]
  406674:	udiv	x0, x2, x0
  406678:	udiv	x1, x1, x0
  40667c:	ldr	x0, [sp, #64]
  406680:	add	x0, x1, x0
  406684:	str	x0, [sp, #64]
  406688:	ldr	x0, [sp, #176]
  40668c:	cmp	x0, #0x0
  406690:	b.ne	4065ec <scols_reset_iter@plt+0x3d0c>  // b.any
  406694:	b	4066a4 <scols_reset_iter@plt+0x3dc4>
  406698:	nop
  40669c:	b	4066a4 <scols_reset_iter@plt+0x3dc4>
  4066a0:	nop
  4066a4:	ldr	x1, [sp, #64]
  4066a8:	ldr	x0, [sp, #32]
  4066ac:	str	x1, [x0]
  4066b0:	ldr	w0, [sp, #168]
  4066b4:	cmp	w0, #0x0
  4066b8:	b.ge	4066d0 <scols_reset_iter@plt+0x3df0>  // b.tcont
  4066bc:	bl	402840 <__errno_location@plt>
  4066c0:	mov	x1, x0
  4066c4:	ldr	w0, [sp, #168]
  4066c8:	neg	w0, w0
  4066cc:	str	w0, [x1]
  4066d0:	ldr	w0, [sp, #168]
  4066d4:	ldp	x29, x30, [sp], #192
  4066d8:	ret
  4066dc:	stp	x29, x30, [sp, #-32]!
  4066e0:	mov	x29, sp
  4066e4:	str	x0, [sp, #24]
  4066e8:	str	x1, [sp, #16]
  4066ec:	mov	x2, #0x0                   	// #0
  4066f0:	ldr	x1, [sp, #16]
  4066f4:	ldr	x0, [sp, #24]
  4066f8:	bl	40606c <scols_reset_iter@plt+0x378c>
  4066fc:	ldp	x29, x30, [sp], #32
  406700:	ret
  406704:	stp	x29, x30, [sp, #-48]!
  406708:	mov	x29, sp
  40670c:	str	x0, [sp, #24]
  406710:	str	x1, [sp, #16]
  406714:	ldr	x0, [sp, #24]
  406718:	str	x0, [sp, #40]
  40671c:	b	40672c <scols_reset_iter@plt+0x3e4c>
  406720:	ldr	x0, [sp, #40]
  406724:	add	x0, x0, #0x1
  406728:	str	x0, [sp, #40]
  40672c:	ldr	x0, [sp, #40]
  406730:	cmp	x0, #0x0
  406734:	b.eq	406778 <scols_reset_iter@plt+0x3e98>  // b.none
  406738:	ldr	x0, [sp, #40]
  40673c:	ldrsb	w0, [x0]
  406740:	cmp	w0, #0x0
  406744:	b.eq	406778 <scols_reset_iter@plt+0x3e98>  // b.none
  406748:	bl	402660 <__ctype_b_loc@plt>
  40674c:	ldr	x1, [x0]
  406750:	ldr	x0, [sp, #40]
  406754:	ldrsb	w0, [x0]
  406758:	and	w0, w0, #0xff
  40675c:	and	x0, x0, #0xff
  406760:	lsl	x0, x0, #1
  406764:	add	x0, x1, x0
  406768:	ldrh	w0, [x0]
  40676c:	and	w0, w0, #0x800
  406770:	cmp	w0, #0x0
  406774:	b.ne	406720 <scols_reset_iter@plt+0x3e40>  // b.any
  406778:	ldr	x0, [sp, #16]
  40677c:	cmp	x0, #0x0
  406780:	b.eq	406790 <scols_reset_iter@plt+0x3eb0>  // b.none
  406784:	ldr	x0, [sp, #16]
  406788:	ldr	x1, [sp, #40]
  40678c:	str	x1, [x0]
  406790:	ldr	x0, [sp, #40]
  406794:	cmp	x0, #0x0
  406798:	b.eq	4067c4 <scols_reset_iter@plt+0x3ee4>  // b.none
  40679c:	ldr	x1, [sp, #40]
  4067a0:	ldr	x0, [sp, #24]
  4067a4:	cmp	x1, x0
  4067a8:	b.ls	4067c4 <scols_reset_iter@plt+0x3ee4>  // b.plast
  4067ac:	ldr	x0, [sp, #40]
  4067b0:	ldrsb	w0, [x0]
  4067b4:	cmp	w0, #0x0
  4067b8:	b.ne	4067c4 <scols_reset_iter@plt+0x3ee4>  // b.any
  4067bc:	mov	w0, #0x1                   	// #1
  4067c0:	b	4067c8 <scols_reset_iter@plt+0x3ee8>
  4067c4:	mov	w0, #0x0                   	// #0
  4067c8:	ldp	x29, x30, [sp], #48
  4067cc:	ret
  4067d0:	stp	x29, x30, [sp, #-48]!
  4067d4:	mov	x29, sp
  4067d8:	str	x0, [sp, #24]
  4067dc:	str	x1, [sp, #16]
  4067e0:	ldr	x0, [sp, #24]
  4067e4:	str	x0, [sp, #40]
  4067e8:	b	4067f8 <scols_reset_iter@plt+0x3f18>
  4067ec:	ldr	x0, [sp, #40]
  4067f0:	add	x0, x0, #0x1
  4067f4:	str	x0, [sp, #40]
  4067f8:	ldr	x0, [sp, #40]
  4067fc:	cmp	x0, #0x0
  406800:	b.eq	406844 <scols_reset_iter@plt+0x3f64>  // b.none
  406804:	ldr	x0, [sp, #40]
  406808:	ldrsb	w0, [x0]
  40680c:	cmp	w0, #0x0
  406810:	b.eq	406844 <scols_reset_iter@plt+0x3f64>  // b.none
  406814:	bl	402660 <__ctype_b_loc@plt>
  406818:	ldr	x1, [x0]
  40681c:	ldr	x0, [sp, #40]
  406820:	ldrsb	w0, [x0]
  406824:	and	w0, w0, #0xff
  406828:	and	x0, x0, #0xff
  40682c:	lsl	x0, x0, #1
  406830:	add	x0, x1, x0
  406834:	ldrh	w0, [x0]
  406838:	and	w0, w0, #0x1000
  40683c:	cmp	w0, #0x0
  406840:	b.ne	4067ec <scols_reset_iter@plt+0x3f0c>  // b.any
  406844:	ldr	x0, [sp, #16]
  406848:	cmp	x0, #0x0
  40684c:	b.eq	40685c <scols_reset_iter@plt+0x3f7c>  // b.none
  406850:	ldr	x0, [sp, #16]
  406854:	ldr	x1, [sp, #40]
  406858:	str	x1, [x0]
  40685c:	ldr	x0, [sp, #40]
  406860:	cmp	x0, #0x0
  406864:	b.eq	406890 <scols_reset_iter@plt+0x3fb0>  // b.none
  406868:	ldr	x1, [sp, #40]
  40686c:	ldr	x0, [sp, #24]
  406870:	cmp	x1, x0
  406874:	b.ls	406890 <scols_reset_iter@plt+0x3fb0>  // b.plast
  406878:	ldr	x0, [sp, #40]
  40687c:	ldrsb	w0, [x0]
  406880:	cmp	w0, #0x0
  406884:	b.ne	406890 <scols_reset_iter@plt+0x3fb0>  // b.any
  406888:	mov	w0, #0x1                   	// #1
  40688c:	b	406894 <scols_reset_iter@plt+0x3fb4>
  406890:	mov	w0, #0x0                   	// #0
  406894:	ldp	x29, x30, [sp], #48
  406898:	ret
  40689c:	stp	x29, x30, [sp, #-256]!
  4068a0:	mov	x29, sp
  4068a4:	str	x0, [sp, #24]
  4068a8:	str	x1, [sp, #16]
  4068ac:	str	x2, [sp, #208]
  4068b0:	str	x3, [sp, #216]
  4068b4:	str	x4, [sp, #224]
  4068b8:	str	x5, [sp, #232]
  4068bc:	str	x6, [sp, #240]
  4068c0:	str	x7, [sp, #248]
  4068c4:	str	q0, [sp, #80]
  4068c8:	str	q1, [sp, #96]
  4068cc:	str	q2, [sp, #112]
  4068d0:	str	q3, [sp, #128]
  4068d4:	str	q4, [sp, #144]
  4068d8:	str	q5, [sp, #160]
  4068dc:	str	q6, [sp, #176]
  4068e0:	str	q7, [sp, #192]
  4068e4:	add	x0, sp, #0x100
  4068e8:	str	x0, [sp, #32]
  4068ec:	add	x0, sp, #0x100
  4068f0:	str	x0, [sp, #40]
  4068f4:	add	x0, sp, #0xd0
  4068f8:	str	x0, [sp, #48]
  4068fc:	mov	w0, #0xffffffd0            	// #-48
  406900:	str	w0, [sp, #56]
  406904:	mov	w0, #0xffffff80            	// #-128
  406908:	str	w0, [sp, #60]
  40690c:	ldr	w1, [sp, #56]
  406910:	ldr	x0, [sp, #32]
  406914:	cmp	w1, #0x0
  406918:	b.lt	40692c <scols_reset_iter@plt+0x404c>  // b.tstop
  40691c:	add	x1, x0, #0xf
  406920:	and	x1, x1, #0xfffffffffffffff8
  406924:	str	x1, [sp, #32]
  406928:	b	40695c <scols_reset_iter@plt+0x407c>
  40692c:	add	w2, w1, #0x8
  406930:	str	w2, [sp, #56]
  406934:	ldr	w2, [sp, #56]
  406938:	cmp	w2, #0x0
  40693c:	b.le	406950 <scols_reset_iter@plt+0x4070>
  406940:	add	x1, x0, #0xf
  406944:	and	x1, x1, #0xfffffffffffffff8
  406948:	str	x1, [sp, #32]
  40694c:	b	40695c <scols_reset_iter@plt+0x407c>
  406950:	ldr	x2, [sp, #40]
  406954:	sxtw	x0, w1
  406958:	add	x0, x2, x0
  40695c:	ldr	x0, [x0]
  406960:	str	x0, [sp, #72]
  406964:	ldr	x0, [sp, #72]
  406968:	cmp	x0, #0x0
  40696c:	b.eq	406a0c <scols_reset_iter@plt+0x412c>  // b.none
  406970:	ldr	w1, [sp, #56]
  406974:	ldr	x0, [sp, #32]
  406978:	cmp	w1, #0x0
  40697c:	b.lt	406990 <scols_reset_iter@plt+0x40b0>  // b.tstop
  406980:	add	x1, x0, #0xf
  406984:	and	x1, x1, #0xfffffffffffffff8
  406988:	str	x1, [sp, #32]
  40698c:	b	4069c0 <scols_reset_iter@plt+0x40e0>
  406990:	add	w2, w1, #0x8
  406994:	str	w2, [sp, #56]
  406998:	ldr	w2, [sp, #56]
  40699c:	cmp	w2, #0x0
  4069a0:	b.le	4069b4 <scols_reset_iter@plt+0x40d4>
  4069a4:	add	x1, x0, #0xf
  4069a8:	and	x1, x1, #0xfffffffffffffff8
  4069ac:	str	x1, [sp, #32]
  4069b0:	b	4069c0 <scols_reset_iter@plt+0x40e0>
  4069b4:	ldr	x2, [sp, #40]
  4069b8:	sxtw	x0, w1
  4069bc:	add	x0, x2, x0
  4069c0:	ldr	x0, [x0]
  4069c4:	str	x0, [sp, #64]
  4069c8:	ldr	x0, [sp, #64]
  4069cc:	cmp	x0, #0x0
  4069d0:	b.eq	406a14 <scols_reset_iter@plt+0x4134>  // b.none
  4069d4:	ldr	x1, [sp, #72]
  4069d8:	ldr	x0, [sp, #24]
  4069dc:	bl	402640 <strcmp@plt>
  4069e0:	cmp	w0, #0x0
  4069e4:	b.ne	4069f0 <scols_reset_iter@plt+0x4110>  // b.any
  4069e8:	mov	w0, #0x1                   	// #1
  4069ec:	b	406a3c <scols_reset_iter@plt+0x415c>
  4069f0:	ldr	x1, [sp, #64]
  4069f4:	ldr	x0, [sp, #24]
  4069f8:	bl	402640 <strcmp@plt>
  4069fc:	cmp	w0, #0x0
  406a00:	b.ne	40690c <scols_reset_iter@plt+0x402c>  // b.any
  406a04:	mov	w0, #0x0                   	// #0
  406a08:	b	406a3c <scols_reset_iter@plt+0x415c>
  406a0c:	nop
  406a10:	b	406a18 <scols_reset_iter@plt+0x4138>
  406a14:	nop
  406a18:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406a1c:	add	x0, x0, #0x348
  406a20:	ldr	w4, [x0]
  406a24:	ldr	x3, [sp, #24]
  406a28:	ldr	x2, [sp, #16]
  406a2c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406a30:	add	x1, x0, #0xfb0
  406a34:	mov	w0, w4
  406a38:	bl	4027f0 <errx@plt>
  406a3c:	ldp	x29, x30, [sp], #256
  406a40:	ret
  406a44:	sub	sp, sp, #0x20
  406a48:	str	x0, [sp, #24]
  406a4c:	str	x1, [sp, #16]
  406a50:	str	w2, [sp, #12]
  406a54:	b	406a84 <scols_reset_iter@plt+0x41a4>
  406a58:	ldr	x0, [sp, #24]
  406a5c:	ldrsb	w1, [x0]
  406a60:	ldr	w0, [sp, #12]
  406a64:	sxtb	w0, w0
  406a68:	cmp	w1, w0
  406a6c:	b.ne	406a78 <scols_reset_iter@plt+0x4198>  // b.any
  406a70:	ldr	x0, [sp, #24]
  406a74:	b	406aac <scols_reset_iter@plt+0x41cc>
  406a78:	ldr	x0, [sp, #24]
  406a7c:	add	x0, x0, #0x1
  406a80:	str	x0, [sp, #24]
  406a84:	ldr	x0, [sp, #16]
  406a88:	sub	x1, x0, #0x1
  406a8c:	str	x1, [sp, #16]
  406a90:	cmp	x0, #0x0
  406a94:	b.eq	406aa8 <scols_reset_iter@plt+0x41c8>  // b.none
  406a98:	ldr	x0, [sp, #24]
  406a9c:	ldrsb	w0, [x0]
  406aa0:	cmp	w0, #0x0
  406aa4:	b.ne	406a58 <scols_reset_iter@plt+0x4178>  // b.any
  406aa8:	mov	x0, #0x0                   	// #0
  406aac:	add	sp, sp, #0x20
  406ab0:	ret
  406ab4:	stp	x29, x30, [sp, #-48]!
  406ab8:	mov	x29, sp
  406abc:	str	x0, [sp, #24]
  406ac0:	str	x1, [sp, #16]
  406ac4:	ldr	x1, [sp, #16]
  406ac8:	ldr	x0, [sp, #24]
  406acc:	bl	406c08 <scols_reset_iter@plt+0x4328>
  406ad0:	str	w0, [sp, #44]
  406ad4:	ldr	w0, [sp, #44]
  406ad8:	cmn	w0, #0x8, lsl #12
  406adc:	b.lt	406af0 <scols_reset_iter@plt+0x4210>  // b.tstop
  406ae0:	ldr	w1, [sp, #44]
  406ae4:	mov	w0, #0x7fff                	// #32767
  406ae8:	cmp	w1, w0
  406aec:	b.le	406b24 <scols_reset_iter@plt+0x4244>
  406af0:	bl	402840 <__errno_location@plt>
  406af4:	mov	x1, x0
  406af8:	mov	w0, #0x22                  	// #34
  406afc:	str	w0, [x1]
  406b00:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406b04:	add	x0, x0, #0x348
  406b08:	ldr	w4, [x0]
  406b0c:	ldr	x3, [sp, #24]
  406b10:	ldr	x2, [sp, #16]
  406b14:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406b18:	add	x1, x0, #0xfb0
  406b1c:	mov	w0, w4
  406b20:	bl	4028a0 <err@plt>
  406b24:	ldr	w0, [sp, #44]
  406b28:	sxth	w0, w0
  406b2c:	ldp	x29, x30, [sp], #48
  406b30:	ret
  406b34:	stp	x29, x30, [sp, #-64]!
  406b38:	mov	x29, sp
  406b3c:	str	x0, [sp, #40]
  406b40:	str	x1, [sp, #32]
  406b44:	str	w2, [sp, #28]
  406b48:	ldr	w2, [sp, #28]
  406b4c:	ldr	x1, [sp, #32]
  406b50:	ldr	x0, [sp, #40]
  406b54:	bl	406c88 <scols_reset_iter@plt+0x43a8>
  406b58:	str	w0, [sp, #60]
  406b5c:	ldr	w1, [sp, #60]
  406b60:	mov	w0, #0xffff                	// #65535
  406b64:	cmp	w1, w0
  406b68:	b.ls	406ba0 <scols_reset_iter@plt+0x42c0>  // b.plast
  406b6c:	bl	402840 <__errno_location@plt>
  406b70:	mov	x1, x0
  406b74:	mov	w0, #0x22                  	// #34
  406b78:	str	w0, [x1]
  406b7c:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406b80:	add	x0, x0, #0x348
  406b84:	ldr	w4, [x0]
  406b88:	ldr	x3, [sp, #40]
  406b8c:	ldr	x2, [sp, #32]
  406b90:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406b94:	add	x1, x0, #0xfb0
  406b98:	mov	w0, w4
  406b9c:	bl	4028a0 <err@plt>
  406ba0:	ldr	w0, [sp, #60]
  406ba4:	and	w0, w0, #0xffff
  406ba8:	ldp	x29, x30, [sp], #64
  406bac:	ret
  406bb0:	stp	x29, x30, [sp, #-32]!
  406bb4:	mov	x29, sp
  406bb8:	str	x0, [sp, #24]
  406bbc:	str	x1, [sp, #16]
  406bc0:	mov	w2, #0xa                   	// #10
  406bc4:	ldr	x1, [sp, #16]
  406bc8:	ldr	x0, [sp, #24]
  406bcc:	bl	406b34 <scols_reset_iter@plt+0x4254>
  406bd0:	and	w0, w0, #0xffff
  406bd4:	ldp	x29, x30, [sp], #32
  406bd8:	ret
  406bdc:	stp	x29, x30, [sp, #-32]!
  406be0:	mov	x29, sp
  406be4:	str	x0, [sp, #24]
  406be8:	str	x1, [sp, #16]
  406bec:	mov	w2, #0x10                  	// #16
  406bf0:	ldr	x1, [sp, #16]
  406bf4:	ldr	x0, [sp, #24]
  406bf8:	bl	406b34 <scols_reset_iter@plt+0x4254>
  406bfc:	and	w0, w0, #0xffff
  406c00:	ldp	x29, x30, [sp], #32
  406c04:	ret
  406c08:	stp	x29, x30, [sp, #-48]!
  406c0c:	mov	x29, sp
  406c10:	str	x0, [sp, #24]
  406c14:	str	x1, [sp, #16]
  406c18:	ldr	x1, [sp, #16]
  406c1c:	ldr	x0, [sp, #24]
  406c20:	bl	406d50 <scols_reset_iter@plt+0x4470>
  406c24:	str	x0, [sp, #40]
  406c28:	ldr	x1, [sp, #40]
  406c2c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406c30:	cmp	x1, x0
  406c34:	b.lt	406c48 <scols_reset_iter@plt+0x4368>  // b.tstop
  406c38:	ldr	x1, [sp, #40]
  406c3c:	mov	x0, #0x7fffffff            	// #2147483647
  406c40:	cmp	x1, x0
  406c44:	b.le	406c7c <scols_reset_iter@plt+0x439c>
  406c48:	bl	402840 <__errno_location@plt>
  406c4c:	mov	x1, x0
  406c50:	mov	w0, #0x22                  	// #34
  406c54:	str	w0, [x1]
  406c58:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406c5c:	add	x0, x0, #0x348
  406c60:	ldr	w4, [x0]
  406c64:	ldr	x3, [sp, #24]
  406c68:	ldr	x2, [sp, #16]
  406c6c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406c70:	add	x1, x0, #0xfb0
  406c74:	mov	w0, w4
  406c78:	bl	4028a0 <err@plt>
  406c7c:	ldr	x0, [sp, #40]
  406c80:	ldp	x29, x30, [sp], #48
  406c84:	ret
  406c88:	stp	x29, x30, [sp, #-64]!
  406c8c:	mov	x29, sp
  406c90:	str	x0, [sp, #40]
  406c94:	str	x1, [sp, #32]
  406c98:	str	w2, [sp, #28]
  406c9c:	ldr	w2, [sp, #28]
  406ca0:	ldr	x1, [sp, #32]
  406ca4:	ldr	x0, [sp, #40]
  406ca8:	bl	406e50 <scols_reset_iter@plt+0x4570>
  406cac:	str	x0, [sp, #56]
  406cb0:	ldr	x1, [sp, #56]
  406cb4:	mov	x0, #0xffffffff            	// #4294967295
  406cb8:	cmp	x1, x0
  406cbc:	b.ls	406cf4 <scols_reset_iter@plt+0x4414>  // b.plast
  406cc0:	bl	402840 <__errno_location@plt>
  406cc4:	mov	x1, x0
  406cc8:	mov	w0, #0x22                  	// #34
  406ccc:	str	w0, [x1]
  406cd0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406cd4:	add	x0, x0, #0x348
  406cd8:	ldr	w4, [x0]
  406cdc:	ldr	x3, [sp, #40]
  406ce0:	ldr	x2, [sp, #32]
  406ce4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406ce8:	add	x1, x0, #0xfb0
  406cec:	mov	w0, w4
  406cf0:	bl	4028a0 <err@plt>
  406cf4:	ldr	x0, [sp, #56]
  406cf8:	ldp	x29, x30, [sp], #64
  406cfc:	ret
  406d00:	stp	x29, x30, [sp, #-32]!
  406d04:	mov	x29, sp
  406d08:	str	x0, [sp, #24]
  406d0c:	str	x1, [sp, #16]
  406d10:	mov	w2, #0xa                   	// #10
  406d14:	ldr	x1, [sp, #16]
  406d18:	ldr	x0, [sp, #24]
  406d1c:	bl	406c88 <scols_reset_iter@plt+0x43a8>
  406d20:	ldp	x29, x30, [sp], #32
  406d24:	ret
  406d28:	stp	x29, x30, [sp, #-32]!
  406d2c:	mov	x29, sp
  406d30:	str	x0, [sp, #24]
  406d34:	str	x1, [sp, #16]
  406d38:	mov	w2, #0x10                  	// #16
  406d3c:	ldr	x1, [sp, #16]
  406d40:	ldr	x0, [sp, #24]
  406d44:	bl	406c88 <scols_reset_iter@plt+0x43a8>
  406d48:	ldp	x29, x30, [sp], #32
  406d4c:	ret
  406d50:	stp	x29, x30, [sp, #-48]!
  406d54:	mov	x29, sp
  406d58:	str	x0, [sp, #24]
  406d5c:	str	x1, [sp, #16]
  406d60:	str	xzr, [sp, #32]
  406d64:	bl	402840 <__errno_location@plt>
  406d68:	str	wzr, [x0]
  406d6c:	ldr	x0, [sp, #24]
  406d70:	cmp	x0, #0x0
  406d74:	b.eq	406de4 <scols_reset_iter@plt+0x4504>  // b.none
  406d78:	ldr	x0, [sp, #24]
  406d7c:	ldrsb	w0, [x0]
  406d80:	cmp	w0, #0x0
  406d84:	b.eq	406de4 <scols_reset_iter@plt+0x4504>  // b.none
  406d88:	add	x0, sp, #0x20
  406d8c:	mov	w2, #0xa                   	// #10
  406d90:	mov	x1, x0
  406d94:	ldr	x0, [sp, #24]
  406d98:	bl	402320 <strtoimax@plt>
  406d9c:	str	x0, [sp, #40]
  406da0:	bl	402840 <__errno_location@plt>
  406da4:	ldr	w0, [x0]
  406da8:	cmp	w0, #0x0
  406dac:	b.ne	406dec <scols_reset_iter@plt+0x450c>  // b.any
  406db0:	ldr	x0, [sp, #32]
  406db4:	ldr	x1, [sp, #24]
  406db8:	cmp	x1, x0
  406dbc:	b.eq	406dec <scols_reset_iter@plt+0x450c>  // b.none
  406dc0:	ldr	x0, [sp, #32]
  406dc4:	cmp	x0, #0x0
  406dc8:	b.eq	406ddc <scols_reset_iter@plt+0x44fc>  // b.none
  406dcc:	ldr	x0, [sp, #32]
  406dd0:	ldrsb	w0, [x0]
  406dd4:	cmp	w0, #0x0
  406dd8:	b.ne	406dec <scols_reset_iter@plt+0x450c>  // b.any
  406ddc:	ldr	x0, [sp, #40]
  406de0:	b	406e48 <scols_reset_iter@plt+0x4568>
  406de4:	nop
  406de8:	b	406df0 <scols_reset_iter@plt+0x4510>
  406dec:	nop
  406df0:	bl	402840 <__errno_location@plt>
  406df4:	ldr	w0, [x0]
  406df8:	cmp	w0, #0x22
  406dfc:	b.ne	406e24 <scols_reset_iter@plt+0x4544>  // b.any
  406e00:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406e04:	add	x0, x0, #0x348
  406e08:	ldr	w4, [x0]
  406e0c:	ldr	x3, [sp, #24]
  406e10:	ldr	x2, [sp, #16]
  406e14:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406e18:	add	x1, x0, #0xfb0
  406e1c:	mov	w0, w4
  406e20:	bl	4028a0 <err@plt>
  406e24:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406e28:	add	x0, x0, #0x348
  406e2c:	ldr	w4, [x0]
  406e30:	ldr	x3, [sp, #24]
  406e34:	ldr	x2, [sp, #16]
  406e38:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406e3c:	add	x1, x0, #0xfb0
  406e40:	mov	w0, w4
  406e44:	bl	4027f0 <errx@plt>
  406e48:	ldp	x29, x30, [sp], #48
  406e4c:	ret
  406e50:	stp	x29, x30, [sp, #-64]!
  406e54:	mov	x29, sp
  406e58:	str	x0, [sp, #40]
  406e5c:	str	x1, [sp, #32]
  406e60:	str	w2, [sp, #28]
  406e64:	str	xzr, [sp, #48]
  406e68:	bl	402840 <__errno_location@plt>
  406e6c:	str	wzr, [x0]
  406e70:	ldr	x0, [sp, #40]
  406e74:	cmp	x0, #0x0
  406e78:	b.eq	406ee8 <scols_reset_iter@plt+0x4608>  // b.none
  406e7c:	ldr	x0, [sp, #40]
  406e80:	ldrsb	w0, [x0]
  406e84:	cmp	w0, #0x0
  406e88:	b.eq	406ee8 <scols_reset_iter@plt+0x4608>  // b.none
  406e8c:	add	x0, sp, #0x30
  406e90:	ldr	w2, [sp, #28]
  406e94:	mov	x1, x0
  406e98:	ldr	x0, [sp, #40]
  406e9c:	bl	4025b0 <strtoumax@plt>
  406ea0:	str	x0, [sp, #56]
  406ea4:	bl	402840 <__errno_location@plt>
  406ea8:	ldr	w0, [x0]
  406eac:	cmp	w0, #0x0
  406eb0:	b.ne	406ef0 <scols_reset_iter@plt+0x4610>  // b.any
  406eb4:	ldr	x0, [sp, #48]
  406eb8:	ldr	x1, [sp, #40]
  406ebc:	cmp	x1, x0
  406ec0:	b.eq	406ef0 <scols_reset_iter@plt+0x4610>  // b.none
  406ec4:	ldr	x0, [sp, #48]
  406ec8:	cmp	x0, #0x0
  406ecc:	b.eq	406ee0 <scols_reset_iter@plt+0x4600>  // b.none
  406ed0:	ldr	x0, [sp, #48]
  406ed4:	ldrsb	w0, [x0]
  406ed8:	cmp	w0, #0x0
  406edc:	b.ne	406ef0 <scols_reset_iter@plt+0x4610>  // b.any
  406ee0:	ldr	x0, [sp, #56]
  406ee4:	b	406f4c <scols_reset_iter@plt+0x466c>
  406ee8:	nop
  406eec:	b	406ef4 <scols_reset_iter@plt+0x4614>
  406ef0:	nop
  406ef4:	bl	402840 <__errno_location@plt>
  406ef8:	ldr	w0, [x0]
  406efc:	cmp	w0, #0x22
  406f00:	b.ne	406f28 <scols_reset_iter@plt+0x4648>  // b.any
  406f04:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406f08:	add	x0, x0, #0x348
  406f0c:	ldr	w4, [x0]
  406f10:	ldr	x3, [sp, #40]
  406f14:	ldr	x2, [sp, #32]
  406f18:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406f1c:	add	x1, x0, #0xfb0
  406f20:	mov	w0, w4
  406f24:	bl	4028a0 <err@plt>
  406f28:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  406f2c:	add	x0, x0, #0x348
  406f30:	ldr	w4, [x0]
  406f34:	ldr	x3, [sp, #40]
  406f38:	ldr	x2, [sp, #32]
  406f3c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  406f40:	add	x1, x0, #0xfb0
  406f44:	mov	w0, w4
  406f48:	bl	4027f0 <errx@plt>
  406f4c:	ldp	x29, x30, [sp], #64
  406f50:	ret
  406f54:	stp	x29, x30, [sp, #-32]!
  406f58:	mov	x29, sp
  406f5c:	str	x0, [sp, #24]
  406f60:	str	x1, [sp, #16]
  406f64:	mov	w2, #0xa                   	// #10
  406f68:	ldr	x1, [sp, #16]
  406f6c:	ldr	x0, [sp, #24]
  406f70:	bl	406e50 <scols_reset_iter@plt+0x4570>
  406f74:	ldp	x29, x30, [sp], #32
  406f78:	ret
  406f7c:	stp	x29, x30, [sp, #-32]!
  406f80:	mov	x29, sp
  406f84:	str	x0, [sp, #24]
  406f88:	str	x1, [sp, #16]
  406f8c:	mov	w2, #0x10                  	// #16
  406f90:	ldr	x1, [sp, #16]
  406f94:	ldr	x0, [sp, #24]
  406f98:	bl	406e50 <scols_reset_iter@plt+0x4570>
  406f9c:	ldp	x29, x30, [sp], #32
  406fa0:	ret
  406fa4:	stp	x29, x30, [sp, #-48]!
  406fa8:	mov	x29, sp
  406fac:	str	x0, [sp, #24]
  406fb0:	str	x1, [sp, #16]
  406fb4:	str	xzr, [sp, #32]
  406fb8:	bl	402840 <__errno_location@plt>
  406fbc:	str	wzr, [x0]
  406fc0:	ldr	x0, [sp, #24]
  406fc4:	cmp	x0, #0x0
  406fc8:	b.eq	407034 <scols_reset_iter@plt+0x4754>  // b.none
  406fcc:	ldr	x0, [sp, #24]
  406fd0:	ldrsb	w0, [x0]
  406fd4:	cmp	w0, #0x0
  406fd8:	b.eq	407034 <scols_reset_iter@plt+0x4754>  // b.none
  406fdc:	add	x0, sp, #0x20
  406fe0:	mov	x1, x0
  406fe4:	ldr	x0, [sp, #24]
  406fe8:	bl	402350 <strtod@plt>
  406fec:	str	d0, [sp, #40]
  406ff0:	bl	402840 <__errno_location@plt>
  406ff4:	ldr	w0, [x0]
  406ff8:	cmp	w0, #0x0
  406ffc:	b.ne	40703c <scols_reset_iter@plt+0x475c>  // b.any
  407000:	ldr	x0, [sp, #32]
  407004:	ldr	x1, [sp, #24]
  407008:	cmp	x1, x0
  40700c:	b.eq	40703c <scols_reset_iter@plt+0x475c>  // b.none
  407010:	ldr	x0, [sp, #32]
  407014:	cmp	x0, #0x0
  407018:	b.eq	40702c <scols_reset_iter@plt+0x474c>  // b.none
  40701c:	ldr	x0, [sp, #32]
  407020:	ldrsb	w0, [x0]
  407024:	cmp	w0, #0x0
  407028:	b.ne	40703c <scols_reset_iter@plt+0x475c>  // b.any
  40702c:	ldr	d0, [sp, #40]
  407030:	b	407098 <scols_reset_iter@plt+0x47b8>
  407034:	nop
  407038:	b	407040 <scols_reset_iter@plt+0x4760>
  40703c:	nop
  407040:	bl	402840 <__errno_location@plt>
  407044:	ldr	w0, [x0]
  407048:	cmp	w0, #0x22
  40704c:	b.ne	407074 <scols_reset_iter@plt+0x4794>  // b.any
  407050:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407054:	add	x0, x0, #0x348
  407058:	ldr	w4, [x0]
  40705c:	ldr	x3, [sp, #24]
  407060:	ldr	x2, [sp, #16]
  407064:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  407068:	add	x1, x0, #0xfb0
  40706c:	mov	w0, w4
  407070:	bl	4028a0 <err@plt>
  407074:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407078:	add	x0, x0, #0x348
  40707c:	ldr	w4, [x0]
  407080:	ldr	x3, [sp, #24]
  407084:	ldr	x2, [sp, #16]
  407088:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40708c:	add	x1, x0, #0xfb0
  407090:	mov	w0, w4
  407094:	bl	4027f0 <errx@plt>
  407098:	ldp	x29, x30, [sp], #48
  40709c:	ret
  4070a0:	stp	x29, x30, [sp, #-48]!
  4070a4:	mov	x29, sp
  4070a8:	str	x0, [sp, #24]
  4070ac:	str	x1, [sp, #16]
  4070b0:	str	xzr, [sp, #32]
  4070b4:	bl	402840 <__errno_location@plt>
  4070b8:	str	wzr, [x0]
  4070bc:	ldr	x0, [sp, #24]
  4070c0:	cmp	x0, #0x0
  4070c4:	b.eq	407134 <scols_reset_iter@plt+0x4854>  // b.none
  4070c8:	ldr	x0, [sp, #24]
  4070cc:	ldrsb	w0, [x0]
  4070d0:	cmp	w0, #0x0
  4070d4:	b.eq	407134 <scols_reset_iter@plt+0x4854>  // b.none
  4070d8:	add	x0, sp, #0x20
  4070dc:	mov	w2, #0xa                   	// #10
  4070e0:	mov	x1, x0
  4070e4:	ldr	x0, [sp, #24]
  4070e8:	bl	402670 <strtol@plt>
  4070ec:	str	x0, [sp, #40]
  4070f0:	bl	402840 <__errno_location@plt>
  4070f4:	ldr	w0, [x0]
  4070f8:	cmp	w0, #0x0
  4070fc:	b.ne	40713c <scols_reset_iter@plt+0x485c>  // b.any
  407100:	ldr	x0, [sp, #32]
  407104:	ldr	x1, [sp, #24]
  407108:	cmp	x1, x0
  40710c:	b.eq	40713c <scols_reset_iter@plt+0x485c>  // b.none
  407110:	ldr	x0, [sp, #32]
  407114:	cmp	x0, #0x0
  407118:	b.eq	40712c <scols_reset_iter@plt+0x484c>  // b.none
  40711c:	ldr	x0, [sp, #32]
  407120:	ldrsb	w0, [x0]
  407124:	cmp	w0, #0x0
  407128:	b.ne	40713c <scols_reset_iter@plt+0x485c>  // b.any
  40712c:	ldr	x0, [sp, #40]
  407130:	b	407198 <scols_reset_iter@plt+0x48b8>
  407134:	nop
  407138:	b	407140 <scols_reset_iter@plt+0x4860>
  40713c:	nop
  407140:	bl	402840 <__errno_location@plt>
  407144:	ldr	w0, [x0]
  407148:	cmp	w0, #0x22
  40714c:	b.ne	407174 <scols_reset_iter@plt+0x4894>  // b.any
  407150:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407154:	add	x0, x0, #0x348
  407158:	ldr	w4, [x0]
  40715c:	ldr	x3, [sp, #24]
  407160:	ldr	x2, [sp, #16]
  407164:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  407168:	add	x1, x0, #0xfb0
  40716c:	mov	w0, w4
  407170:	bl	4028a0 <err@plt>
  407174:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407178:	add	x0, x0, #0x348
  40717c:	ldr	w4, [x0]
  407180:	ldr	x3, [sp, #24]
  407184:	ldr	x2, [sp, #16]
  407188:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40718c:	add	x1, x0, #0xfb0
  407190:	mov	w0, w4
  407194:	bl	4027f0 <errx@plt>
  407198:	ldp	x29, x30, [sp], #48
  40719c:	ret
  4071a0:	stp	x29, x30, [sp, #-48]!
  4071a4:	mov	x29, sp
  4071a8:	str	x0, [sp, #24]
  4071ac:	str	x1, [sp, #16]
  4071b0:	str	xzr, [sp, #32]
  4071b4:	bl	402840 <__errno_location@plt>
  4071b8:	str	wzr, [x0]
  4071bc:	ldr	x0, [sp, #24]
  4071c0:	cmp	x0, #0x0
  4071c4:	b.eq	407234 <scols_reset_iter@plt+0x4954>  // b.none
  4071c8:	ldr	x0, [sp, #24]
  4071cc:	ldrsb	w0, [x0]
  4071d0:	cmp	w0, #0x0
  4071d4:	b.eq	407234 <scols_reset_iter@plt+0x4954>  // b.none
  4071d8:	add	x0, sp, #0x20
  4071dc:	mov	w2, #0xa                   	// #10
  4071e0:	mov	x1, x0
  4071e4:	ldr	x0, [sp, #24]
  4071e8:	bl	4022b0 <strtoul@plt>
  4071ec:	str	x0, [sp, #40]
  4071f0:	bl	402840 <__errno_location@plt>
  4071f4:	ldr	w0, [x0]
  4071f8:	cmp	w0, #0x0
  4071fc:	b.ne	40723c <scols_reset_iter@plt+0x495c>  // b.any
  407200:	ldr	x0, [sp, #32]
  407204:	ldr	x1, [sp, #24]
  407208:	cmp	x1, x0
  40720c:	b.eq	40723c <scols_reset_iter@plt+0x495c>  // b.none
  407210:	ldr	x0, [sp, #32]
  407214:	cmp	x0, #0x0
  407218:	b.eq	40722c <scols_reset_iter@plt+0x494c>  // b.none
  40721c:	ldr	x0, [sp, #32]
  407220:	ldrsb	w0, [x0]
  407224:	cmp	w0, #0x0
  407228:	b.ne	40723c <scols_reset_iter@plt+0x495c>  // b.any
  40722c:	ldr	x0, [sp, #40]
  407230:	b	407298 <scols_reset_iter@plt+0x49b8>
  407234:	nop
  407238:	b	407240 <scols_reset_iter@plt+0x4960>
  40723c:	nop
  407240:	bl	402840 <__errno_location@plt>
  407244:	ldr	w0, [x0]
  407248:	cmp	w0, #0x22
  40724c:	b.ne	407274 <scols_reset_iter@plt+0x4994>  // b.any
  407250:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407254:	add	x0, x0, #0x348
  407258:	ldr	w4, [x0]
  40725c:	ldr	x3, [sp, #24]
  407260:	ldr	x2, [sp, #16]
  407264:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  407268:	add	x1, x0, #0xfb0
  40726c:	mov	w0, w4
  407270:	bl	4028a0 <err@plt>
  407274:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407278:	add	x0, x0, #0x348
  40727c:	ldr	w4, [x0]
  407280:	ldr	x3, [sp, #24]
  407284:	ldr	x2, [sp, #16]
  407288:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40728c:	add	x1, x0, #0xfb0
  407290:	mov	w0, w4
  407294:	bl	4027f0 <errx@plt>
  407298:	ldp	x29, x30, [sp], #48
  40729c:	ret
  4072a0:	stp	x29, x30, [sp, #-48]!
  4072a4:	mov	x29, sp
  4072a8:	str	x0, [sp, #24]
  4072ac:	str	x1, [sp, #16]
  4072b0:	add	x0, sp, #0x28
  4072b4:	mov	x1, x0
  4072b8:	ldr	x0, [sp, #24]
  4072bc:	bl	4066dc <scols_reset_iter@plt+0x3dfc>
  4072c0:	cmp	w0, #0x0
  4072c4:	b.ne	4072d0 <scols_reset_iter@plt+0x49f0>  // b.any
  4072c8:	ldr	x0, [sp, #40]
  4072cc:	b	407328 <scols_reset_iter@plt+0x4a48>
  4072d0:	bl	402840 <__errno_location@plt>
  4072d4:	ldr	w0, [x0]
  4072d8:	cmp	w0, #0x0
  4072dc:	b.eq	407304 <scols_reset_iter@plt+0x4a24>  // b.none
  4072e0:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  4072e4:	add	x0, x0, #0x348
  4072e8:	ldr	w4, [x0]
  4072ec:	ldr	x3, [sp, #24]
  4072f0:	ldr	x2, [sp, #16]
  4072f4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4072f8:	add	x1, x0, #0xfb0
  4072fc:	mov	w0, w4
  407300:	bl	4028a0 <err@plt>
  407304:	adrp	x0, 41d000 <scols_reset_iter@plt+0x1a720>
  407308:	add	x0, x0, #0x348
  40730c:	ldr	w4, [x0]
  407310:	ldr	x3, [sp, #24]
  407314:	ldr	x2, [sp, #16]
  407318:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40731c:	add	x1, x0, #0xfb0
  407320:	mov	w0, w4
  407324:	bl	4027f0 <errx@plt>
  407328:	ldp	x29, x30, [sp], #48
  40732c:	ret
  407330:	stp	x29, x30, [sp, #-64]!
  407334:	mov	x29, sp
  407338:	str	x0, [sp, #40]
  40733c:	str	x1, [sp, #32]
  407340:	str	x2, [sp, #24]
  407344:	ldr	x1, [sp, #24]
  407348:	ldr	x0, [sp, #40]
  40734c:	bl	406fa4 <scols_reset_iter@plt+0x46c4>
  407350:	str	d0, [sp, #56]
  407354:	ldr	d0, [sp, #56]
  407358:	fcvtzs	d0, d0
  40735c:	ldr	x0, [sp, #32]
  407360:	str	d0, [x0]
  407364:	ldr	x0, [sp, #32]
  407368:	ldr	d0, [x0]
  40736c:	scvtf	d0, d0
  407370:	ldr	d1, [sp, #56]
  407374:	fsub	d0, d1, d0
  407378:	mov	x0, #0x848000000000        	// #145685290680320
  40737c:	movk	x0, #0x412e, lsl #48
  407380:	fmov	d1, x0
  407384:	fmul	d0, d0, d1
  407388:	fcvtzs	d0, d0
  40738c:	ldr	x0, [sp, #32]
  407390:	str	d0, [x0, #8]
  407394:	nop
  407398:	ldp	x29, x30, [sp], #64
  40739c:	ret
  4073a0:	sub	sp, sp, #0x20
  4073a4:	str	w0, [sp, #12]
  4073a8:	str	x1, [sp]
  4073ac:	strh	wzr, [sp, #30]
  4073b0:	ldr	w0, [sp, #12]
  4073b4:	and	w0, w0, #0xf000
  4073b8:	cmp	w0, #0x4, lsl #12
  4073bc:	b.ne	4073e4 <scols_reset_iter@plt+0x4b04>  // b.any
  4073c0:	ldrh	w0, [sp, #30]
  4073c4:	add	w1, w0, #0x1
  4073c8:	strh	w1, [sp, #30]
  4073cc:	and	x0, x0, #0xffff
  4073d0:	ldr	x1, [sp]
  4073d4:	add	x0, x1, x0
  4073d8:	mov	w1, #0x64                  	// #100
  4073dc:	strb	w1, [x0]
  4073e0:	b	407518 <scols_reset_iter@plt+0x4c38>
  4073e4:	ldr	w0, [sp, #12]
  4073e8:	and	w0, w0, #0xf000
  4073ec:	cmp	w0, #0xa, lsl #12
  4073f0:	b.ne	407418 <scols_reset_iter@plt+0x4b38>  // b.any
  4073f4:	ldrh	w0, [sp, #30]
  4073f8:	add	w1, w0, #0x1
  4073fc:	strh	w1, [sp, #30]
  407400:	and	x0, x0, #0xffff
  407404:	ldr	x1, [sp]
  407408:	add	x0, x1, x0
  40740c:	mov	w1, #0x6c                  	// #108
  407410:	strb	w1, [x0]
  407414:	b	407518 <scols_reset_iter@plt+0x4c38>
  407418:	ldr	w0, [sp, #12]
  40741c:	and	w0, w0, #0xf000
  407420:	cmp	w0, #0x2, lsl #12
  407424:	b.ne	40744c <scols_reset_iter@plt+0x4b6c>  // b.any
  407428:	ldrh	w0, [sp, #30]
  40742c:	add	w1, w0, #0x1
  407430:	strh	w1, [sp, #30]
  407434:	and	x0, x0, #0xffff
  407438:	ldr	x1, [sp]
  40743c:	add	x0, x1, x0
  407440:	mov	w1, #0x63                  	// #99
  407444:	strb	w1, [x0]
  407448:	b	407518 <scols_reset_iter@plt+0x4c38>
  40744c:	ldr	w0, [sp, #12]
  407450:	and	w0, w0, #0xf000
  407454:	cmp	w0, #0x6, lsl #12
  407458:	b.ne	407480 <scols_reset_iter@plt+0x4ba0>  // b.any
  40745c:	ldrh	w0, [sp, #30]
  407460:	add	w1, w0, #0x1
  407464:	strh	w1, [sp, #30]
  407468:	and	x0, x0, #0xffff
  40746c:	ldr	x1, [sp]
  407470:	add	x0, x1, x0
  407474:	mov	w1, #0x62                  	// #98
  407478:	strb	w1, [x0]
  40747c:	b	407518 <scols_reset_iter@plt+0x4c38>
  407480:	ldr	w0, [sp, #12]
  407484:	and	w0, w0, #0xf000
  407488:	cmp	w0, #0xc, lsl #12
  40748c:	b.ne	4074b4 <scols_reset_iter@plt+0x4bd4>  // b.any
  407490:	ldrh	w0, [sp, #30]
  407494:	add	w1, w0, #0x1
  407498:	strh	w1, [sp, #30]
  40749c:	and	x0, x0, #0xffff
  4074a0:	ldr	x1, [sp]
  4074a4:	add	x0, x1, x0
  4074a8:	mov	w1, #0x73                  	// #115
  4074ac:	strb	w1, [x0]
  4074b0:	b	407518 <scols_reset_iter@plt+0x4c38>
  4074b4:	ldr	w0, [sp, #12]
  4074b8:	and	w0, w0, #0xf000
  4074bc:	cmp	w0, #0x1, lsl #12
  4074c0:	b.ne	4074e8 <scols_reset_iter@plt+0x4c08>  // b.any
  4074c4:	ldrh	w0, [sp, #30]
  4074c8:	add	w1, w0, #0x1
  4074cc:	strh	w1, [sp, #30]
  4074d0:	and	x0, x0, #0xffff
  4074d4:	ldr	x1, [sp]
  4074d8:	add	x0, x1, x0
  4074dc:	mov	w1, #0x70                  	// #112
  4074e0:	strb	w1, [x0]
  4074e4:	b	407518 <scols_reset_iter@plt+0x4c38>
  4074e8:	ldr	w0, [sp, #12]
  4074ec:	and	w0, w0, #0xf000
  4074f0:	cmp	w0, #0x8, lsl #12
  4074f4:	b.ne	407518 <scols_reset_iter@plt+0x4c38>  // b.any
  4074f8:	ldrh	w0, [sp, #30]
  4074fc:	add	w1, w0, #0x1
  407500:	strh	w1, [sp, #30]
  407504:	and	x0, x0, #0xffff
  407508:	ldr	x1, [sp]
  40750c:	add	x0, x1, x0
  407510:	mov	w1, #0x2d                  	// #45
  407514:	strb	w1, [x0]
  407518:	ldr	w0, [sp, #12]
  40751c:	and	w0, w0, #0x100
  407520:	cmp	w0, #0x0
  407524:	b.eq	407530 <scols_reset_iter@plt+0x4c50>  // b.none
  407528:	mov	w0, #0x72                  	// #114
  40752c:	b	407534 <scols_reset_iter@plt+0x4c54>
  407530:	mov	w0, #0x2d                  	// #45
  407534:	ldrh	w1, [sp, #30]
  407538:	add	w2, w1, #0x1
  40753c:	strh	w2, [sp, #30]
  407540:	and	x1, x1, #0xffff
  407544:	ldr	x2, [sp]
  407548:	add	x1, x2, x1
  40754c:	strb	w0, [x1]
  407550:	ldr	w0, [sp, #12]
  407554:	and	w0, w0, #0x80
  407558:	cmp	w0, #0x0
  40755c:	b.eq	407568 <scols_reset_iter@plt+0x4c88>  // b.none
  407560:	mov	w0, #0x77                  	// #119
  407564:	b	40756c <scols_reset_iter@plt+0x4c8c>
  407568:	mov	w0, #0x2d                  	// #45
  40756c:	ldrh	w1, [sp, #30]
  407570:	add	w2, w1, #0x1
  407574:	strh	w2, [sp, #30]
  407578:	and	x1, x1, #0xffff
  40757c:	ldr	x2, [sp]
  407580:	add	x1, x2, x1
  407584:	strb	w0, [x1]
  407588:	ldr	w0, [sp, #12]
  40758c:	and	w0, w0, #0x800
  407590:	cmp	w0, #0x0
  407594:	b.eq	4075b8 <scols_reset_iter@plt+0x4cd8>  // b.none
  407598:	ldr	w0, [sp, #12]
  40759c:	and	w0, w0, #0x40
  4075a0:	cmp	w0, #0x0
  4075a4:	b.eq	4075b0 <scols_reset_iter@plt+0x4cd0>  // b.none
  4075a8:	mov	w0, #0x73                  	// #115
  4075ac:	b	4075d4 <scols_reset_iter@plt+0x4cf4>
  4075b0:	mov	w0, #0x53                  	// #83
  4075b4:	b	4075d4 <scols_reset_iter@plt+0x4cf4>
  4075b8:	ldr	w0, [sp, #12]
  4075bc:	and	w0, w0, #0x40
  4075c0:	cmp	w0, #0x0
  4075c4:	b.eq	4075d0 <scols_reset_iter@plt+0x4cf0>  // b.none
  4075c8:	mov	w0, #0x78                  	// #120
  4075cc:	b	4075d4 <scols_reset_iter@plt+0x4cf4>
  4075d0:	mov	w0, #0x2d                  	// #45
  4075d4:	ldrh	w1, [sp, #30]
  4075d8:	add	w2, w1, #0x1
  4075dc:	strh	w2, [sp, #30]
  4075e0:	and	x1, x1, #0xffff
  4075e4:	ldr	x2, [sp]
  4075e8:	add	x1, x2, x1
  4075ec:	strb	w0, [x1]
  4075f0:	ldr	w0, [sp, #12]
  4075f4:	and	w0, w0, #0x20
  4075f8:	cmp	w0, #0x0
  4075fc:	b.eq	407608 <scols_reset_iter@plt+0x4d28>  // b.none
  407600:	mov	w0, #0x72                  	// #114
  407604:	b	40760c <scols_reset_iter@plt+0x4d2c>
  407608:	mov	w0, #0x2d                  	// #45
  40760c:	ldrh	w1, [sp, #30]
  407610:	add	w2, w1, #0x1
  407614:	strh	w2, [sp, #30]
  407618:	and	x1, x1, #0xffff
  40761c:	ldr	x2, [sp]
  407620:	add	x1, x2, x1
  407624:	strb	w0, [x1]
  407628:	ldr	w0, [sp, #12]
  40762c:	and	w0, w0, #0x10
  407630:	cmp	w0, #0x0
  407634:	b.eq	407640 <scols_reset_iter@plt+0x4d60>  // b.none
  407638:	mov	w0, #0x77                  	// #119
  40763c:	b	407644 <scols_reset_iter@plt+0x4d64>
  407640:	mov	w0, #0x2d                  	// #45
  407644:	ldrh	w1, [sp, #30]
  407648:	add	w2, w1, #0x1
  40764c:	strh	w2, [sp, #30]
  407650:	and	x1, x1, #0xffff
  407654:	ldr	x2, [sp]
  407658:	add	x1, x2, x1
  40765c:	strb	w0, [x1]
  407660:	ldr	w0, [sp, #12]
  407664:	and	w0, w0, #0x400
  407668:	cmp	w0, #0x0
  40766c:	b.eq	407690 <scols_reset_iter@plt+0x4db0>  // b.none
  407670:	ldr	w0, [sp, #12]
  407674:	and	w0, w0, #0x8
  407678:	cmp	w0, #0x0
  40767c:	b.eq	407688 <scols_reset_iter@plt+0x4da8>  // b.none
  407680:	mov	w0, #0x73                  	// #115
  407684:	b	4076ac <scols_reset_iter@plt+0x4dcc>
  407688:	mov	w0, #0x53                  	// #83
  40768c:	b	4076ac <scols_reset_iter@plt+0x4dcc>
  407690:	ldr	w0, [sp, #12]
  407694:	and	w0, w0, #0x8
  407698:	cmp	w0, #0x0
  40769c:	b.eq	4076a8 <scols_reset_iter@plt+0x4dc8>  // b.none
  4076a0:	mov	w0, #0x78                  	// #120
  4076a4:	b	4076ac <scols_reset_iter@plt+0x4dcc>
  4076a8:	mov	w0, #0x2d                  	// #45
  4076ac:	ldrh	w1, [sp, #30]
  4076b0:	add	w2, w1, #0x1
  4076b4:	strh	w2, [sp, #30]
  4076b8:	and	x1, x1, #0xffff
  4076bc:	ldr	x2, [sp]
  4076c0:	add	x1, x2, x1
  4076c4:	strb	w0, [x1]
  4076c8:	ldr	w0, [sp, #12]
  4076cc:	and	w0, w0, #0x4
  4076d0:	cmp	w0, #0x0
  4076d4:	b.eq	4076e0 <scols_reset_iter@plt+0x4e00>  // b.none
  4076d8:	mov	w0, #0x72                  	// #114
  4076dc:	b	4076e4 <scols_reset_iter@plt+0x4e04>
  4076e0:	mov	w0, #0x2d                  	// #45
  4076e4:	ldrh	w1, [sp, #30]
  4076e8:	add	w2, w1, #0x1
  4076ec:	strh	w2, [sp, #30]
  4076f0:	and	x1, x1, #0xffff
  4076f4:	ldr	x2, [sp]
  4076f8:	add	x1, x2, x1
  4076fc:	strb	w0, [x1]
  407700:	ldr	w0, [sp, #12]
  407704:	and	w0, w0, #0x2
  407708:	cmp	w0, #0x0
  40770c:	b.eq	407718 <scols_reset_iter@plt+0x4e38>  // b.none
  407710:	mov	w0, #0x77                  	// #119
  407714:	b	40771c <scols_reset_iter@plt+0x4e3c>
  407718:	mov	w0, #0x2d                  	// #45
  40771c:	ldrh	w1, [sp, #30]
  407720:	add	w2, w1, #0x1
  407724:	strh	w2, [sp, #30]
  407728:	and	x1, x1, #0xffff
  40772c:	ldr	x2, [sp]
  407730:	add	x1, x2, x1
  407734:	strb	w0, [x1]
  407738:	ldr	w0, [sp, #12]
  40773c:	and	w0, w0, #0x200
  407740:	cmp	w0, #0x0
  407744:	b.eq	407768 <scols_reset_iter@plt+0x4e88>  // b.none
  407748:	ldr	w0, [sp, #12]
  40774c:	and	w0, w0, #0x1
  407750:	cmp	w0, #0x0
  407754:	b.eq	407760 <scols_reset_iter@plt+0x4e80>  // b.none
  407758:	mov	w0, #0x74                  	// #116
  40775c:	b	407784 <scols_reset_iter@plt+0x4ea4>
  407760:	mov	w0, #0x54                  	// #84
  407764:	b	407784 <scols_reset_iter@plt+0x4ea4>
  407768:	ldr	w0, [sp, #12]
  40776c:	and	w0, w0, #0x1
  407770:	cmp	w0, #0x0
  407774:	b.eq	407780 <scols_reset_iter@plt+0x4ea0>  // b.none
  407778:	mov	w0, #0x78                  	// #120
  40777c:	b	407784 <scols_reset_iter@plt+0x4ea4>
  407780:	mov	w0, #0x2d                  	// #45
  407784:	ldrh	w1, [sp, #30]
  407788:	add	w2, w1, #0x1
  40778c:	strh	w2, [sp, #30]
  407790:	and	x1, x1, #0xffff
  407794:	ldr	x2, [sp]
  407798:	add	x1, x2, x1
  40779c:	strb	w0, [x1]
  4077a0:	ldrh	w0, [sp, #30]
  4077a4:	ldr	x1, [sp]
  4077a8:	add	x0, x1, x0
  4077ac:	strb	wzr, [x0]
  4077b0:	ldr	x0, [sp]
  4077b4:	add	sp, sp, #0x20
  4077b8:	ret
  4077bc:	sub	sp, sp, #0x20
  4077c0:	str	x0, [sp, #8]
  4077c4:	mov	w0, #0xa                   	// #10
  4077c8:	str	w0, [sp, #28]
  4077cc:	b	4077f4 <scols_reset_iter@plt+0x4f14>
  4077d0:	ldr	w0, [sp, #28]
  4077d4:	mov	x1, #0x1                   	// #1
  4077d8:	lsl	x0, x1, x0
  4077dc:	ldr	x1, [sp, #8]
  4077e0:	cmp	x1, x0
  4077e4:	b.cc	407804 <scols_reset_iter@plt+0x4f24>  // b.lo, b.ul, b.last
  4077e8:	ldr	w0, [sp, #28]
  4077ec:	add	w0, w0, #0xa
  4077f0:	str	w0, [sp, #28]
  4077f4:	ldr	w0, [sp, #28]
  4077f8:	cmp	w0, #0x3c
  4077fc:	b.le	4077d0 <scols_reset_iter@plt+0x4ef0>
  407800:	b	407808 <scols_reset_iter@plt+0x4f28>
  407804:	nop
  407808:	ldr	w0, [sp, #28]
  40780c:	sub	w0, w0, #0xa
  407810:	add	sp, sp, #0x20
  407814:	ret
  407818:	stp	x29, x30, [sp, #-128]!
  40781c:	mov	x29, sp
  407820:	str	w0, [sp, #28]
  407824:	str	x1, [sp, #16]
  407828:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  40782c:	add	x0, x0, #0xfc0
  407830:	str	x0, [sp, #88]
  407834:	add	x0, sp, #0x20
  407838:	str	x0, [sp, #104]
  40783c:	ldr	w0, [sp, #28]
  407840:	and	w0, w0, #0x2
  407844:	cmp	w0, #0x0
  407848:	b.eq	407860 <scols_reset_iter@plt+0x4f80>  // b.none
  40784c:	ldr	x0, [sp, #104]
  407850:	add	x1, x0, #0x1
  407854:	str	x1, [sp, #104]
  407858:	mov	w1, #0x20                  	// #32
  40785c:	strb	w1, [x0]
  407860:	ldr	x0, [sp, #16]
  407864:	bl	4077bc <scols_reset_iter@plt+0x4edc>
  407868:	str	w0, [sp, #84]
  40786c:	ldr	w0, [sp, #84]
  407870:	cmp	w0, #0x0
  407874:	b.eq	4078a0 <scols_reset_iter@plt+0x4fc0>  // b.none
  407878:	ldr	w0, [sp, #84]
  40787c:	mov	w1, #0x6667                	// #26215
  407880:	movk	w1, #0x6666, lsl #16
  407884:	smull	x1, w0, w1
  407888:	lsr	x1, x1, #32
  40788c:	asr	w1, w1, #2
  407890:	asr	w0, w0, #31
  407894:	sub	w0, w1, w0
  407898:	sxtw	x0, w0
  40789c:	b	4078a4 <scols_reset_iter@plt+0x4fc4>
  4078a0:	mov	x0, #0x0                   	// #0
  4078a4:	ldr	x1, [sp, #88]
  4078a8:	add	x0, x1, x0
  4078ac:	ldrb	w0, [x0]
  4078b0:	strb	w0, [sp, #83]
  4078b4:	ldr	w0, [sp, #84]
  4078b8:	cmp	w0, #0x0
  4078bc:	b.eq	4078d0 <scols_reset_iter@plt+0x4ff0>  // b.none
  4078c0:	ldr	w0, [sp, #84]
  4078c4:	ldr	x1, [sp, #16]
  4078c8:	lsr	x0, x1, x0
  4078cc:	b	4078d4 <scols_reset_iter@plt+0x4ff4>
  4078d0:	ldr	x0, [sp, #16]
  4078d4:	str	w0, [sp, #124]
  4078d8:	ldr	w0, [sp, #84]
  4078dc:	cmp	w0, #0x0
  4078e0:	b.eq	407900 <scols_reset_iter@plt+0x5020>  // b.none
  4078e4:	ldr	w0, [sp, #84]
  4078e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4078ec:	lsl	x0, x1, x0
  4078f0:	mvn	x1, x0
  4078f4:	ldr	x0, [sp, #16]
  4078f8:	and	x0, x1, x0
  4078fc:	b	407904 <scols_reset_iter@plt+0x5024>
  407900:	mov	x0, #0x0                   	// #0
  407904:	str	x0, [sp, #112]
  407908:	ldr	x0, [sp, #104]
  40790c:	add	x1, x0, #0x1
  407910:	str	x1, [sp, #104]
  407914:	ldrb	w1, [sp, #83]
  407918:	strb	w1, [x0]
  40791c:	ldr	w0, [sp, #28]
  407920:	and	w0, w0, #0x1
  407924:	cmp	w0, #0x0
  407928:	b.eq	407960 <scols_reset_iter@plt+0x5080>  // b.none
  40792c:	ldrsb	w0, [sp, #83]
  407930:	cmp	w0, #0x42
  407934:	b.eq	407960 <scols_reset_iter@plt+0x5080>  // b.none
  407938:	ldr	x0, [sp, #104]
  40793c:	add	x1, x0, #0x1
  407940:	str	x1, [sp, #104]
  407944:	mov	w1, #0x69                  	// #105
  407948:	strb	w1, [x0]
  40794c:	ldr	x0, [sp, #104]
  407950:	add	x1, x0, #0x1
  407954:	str	x1, [sp, #104]
  407958:	mov	w1, #0x42                  	// #66
  40795c:	strb	w1, [x0]
  407960:	ldr	x0, [sp, #104]
  407964:	strb	wzr, [x0]
  407968:	ldr	x0, [sp, #112]
  40796c:	cmp	x0, #0x0
  407970:	b.eq	407a48 <scols_reset_iter@plt+0x5168>  // b.none
  407974:	ldr	w0, [sp, #28]
  407978:	and	w0, w0, #0x4
  40797c:	cmp	w0, #0x0
  407980:	b.eq	4079f8 <scols_reset_iter@plt+0x5118>  // b.none
  407984:	ldr	w0, [sp, #84]
  407988:	sub	w0, w0, #0xa
  40798c:	ldr	x1, [sp, #112]
  407990:	lsr	x0, x1, x0
  407994:	add	x1, x0, #0x5
  407998:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40799c:	movk	x0, #0xcccd
  4079a0:	umulh	x0, x1, x0
  4079a4:	lsr	x0, x0, #3
  4079a8:	str	x0, [sp, #112]
  4079ac:	ldr	x2, [sp, #112]
  4079b0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4079b4:	movk	x0, #0xcccd
  4079b8:	umulh	x0, x2, x0
  4079bc:	lsr	x1, x0, #3
  4079c0:	mov	x0, x1
  4079c4:	lsl	x0, x0, #2
  4079c8:	add	x0, x0, x1
  4079cc:	lsl	x0, x0, #1
  4079d0:	sub	x1, x2, x0
  4079d4:	cmp	x1, #0x0
  4079d8:	b.ne	407a48 <scols_reset_iter@plt+0x5168>  // b.any
  4079dc:	ldr	x1, [sp, #112]
  4079e0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4079e4:	movk	x0, #0xcccd
  4079e8:	umulh	x0, x1, x0
  4079ec:	lsr	x0, x0, #3
  4079f0:	str	x0, [sp, #112]
  4079f4:	b	407a48 <scols_reset_iter@plt+0x5168>
  4079f8:	ldr	w0, [sp, #84]
  4079fc:	sub	w0, w0, #0xa
  407a00:	ldr	x1, [sp, #112]
  407a04:	lsr	x0, x1, x0
  407a08:	add	x0, x0, #0x32
  407a0c:	lsr	x1, x0, #2
  407a10:	mov	x0, #0xf5c3                	// #62915
  407a14:	movk	x0, #0x5c28, lsl #16
  407a18:	movk	x0, #0xc28f, lsl #32
  407a1c:	movk	x0, #0x28f5, lsl #48
  407a20:	umulh	x0, x1, x0
  407a24:	lsr	x0, x0, #2
  407a28:	str	x0, [sp, #112]
  407a2c:	ldr	x0, [sp, #112]
  407a30:	cmp	x0, #0xa
  407a34:	b.ne	407a48 <scols_reset_iter@plt+0x5168>  // b.any
  407a38:	ldr	w0, [sp, #124]
  407a3c:	add	w0, w0, #0x1
  407a40:	str	w0, [sp, #124]
  407a44:	str	xzr, [sp, #112]
  407a48:	ldr	x0, [sp, #112]
  407a4c:	cmp	x0, #0x0
  407a50:	b.eq	407ad4 <scols_reset_iter@plt+0x51f4>  // b.none
  407a54:	bl	402410 <localeconv@plt>
  407a58:	str	x0, [sp, #72]
  407a5c:	ldr	x0, [sp, #72]
  407a60:	cmp	x0, #0x0
  407a64:	b.eq	407a74 <scols_reset_iter@plt+0x5194>  // b.none
  407a68:	ldr	x0, [sp, #72]
  407a6c:	ldr	x0, [x0]
  407a70:	b	407a78 <scols_reset_iter@plt+0x5198>
  407a74:	mov	x0, #0x0                   	// #0
  407a78:	str	x0, [sp, #96]
  407a7c:	ldr	x0, [sp, #96]
  407a80:	cmp	x0, #0x0
  407a84:	b.eq	407a98 <scols_reset_iter@plt+0x51b8>  // b.none
  407a88:	ldr	x0, [sp, #96]
  407a8c:	ldrsb	w0, [x0]
  407a90:	cmp	w0, #0x0
  407a94:	b.ne	407aa4 <scols_reset_iter@plt+0x51c4>  // b.any
  407a98:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  407a9c:	add	x0, x0, #0xfc8
  407aa0:	str	x0, [sp, #96]
  407aa4:	add	x0, sp, #0x20
  407aa8:	add	x7, sp, #0x28
  407aac:	mov	x6, x0
  407ab0:	ldr	x5, [sp, #112]
  407ab4:	ldr	x4, [sp, #96]
  407ab8:	ldr	w3, [sp, #124]
  407abc:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  407ac0:	add	x2, x0, #0xfd0
  407ac4:	mov	x1, #0x20                  	// #32
  407ac8:	mov	x0, x7
  407acc:	bl	402400 <snprintf@plt>
  407ad0:	b	407af8 <scols_reset_iter@plt+0x5218>
  407ad4:	add	x0, sp, #0x20
  407ad8:	add	x5, sp, #0x28
  407adc:	mov	x4, x0
  407ae0:	ldr	w3, [sp, #124]
  407ae4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  407ae8:	add	x2, x0, #0xfe0
  407aec:	mov	x1, #0x20                  	// #32
  407af0:	mov	x0, x5
  407af4:	bl	402400 <snprintf@plt>
  407af8:	add	x0, sp, #0x28
  407afc:	bl	402550 <strdup@plt>
  407b00:	ldp	x29, x30, [sp], #128
  407b04:	ret
  407b08:	stp	x29, x30, [sp, #-96]!
  407b0c:	mov	x29, sp
  407b10:	str	x0, [sp, #40]
  407b14:	str	x1, [sp, #32]
  407b18:	str	x2, [sp, #24]
  407b1c:	str	x3, [sp, #16]
  407b20:	str	xzr, [sp, #88]
  407b24:	str	xzr, [sp, #72]
  407b28:	ldr	x0, [sp, #40]
  407b2c:	cmp	x0, #0x0
  407b30:	b.eq	407b68 <scols_reset_iter@plt+0x5288>  // b.none
  407b34:	ldr	x0, [sp, #40]
  407b38:	ldrsb	w0, [x0]
  407b3c:	cmp	w0, #0x0
  407b40:	b.eq	407b68 <scols_reset_iter@plt+0x5288>  // b.none
  407b44:	ldr	x0, [sp, #32]
  407b48:	cmp	x0, #0x0
  407b4c:	b.eq	407b68 <scols_reset_iter@plt+0x5288>  // b.none
  407b50:	ldr	x0, [sp, #24]
  407b54:	cmp	x0, #0x0
  407b58:	b.eq	407b68 <scols_reset_iter@plt+0x5288>  // b.none
  407b5c:	ldr	x0, [sp, #16]
  407b60:	cmp	x0, #0x0
  407b64:	b.ne	407b70 <scols_reset_iter@plt+0x5290>  // b.any
  407b68:	mov	w0, #0xffffffff            	// #-1
  407b6c:	b	407cc4 <scols_reset_iter@plt+0x53e4>
  407b70:	ldr	x0, [sp, #40]
  407b74:	str	x0, [sp, #80]
  407b78:	b	407c9c <scols_reset_iter@plt+0x53bc>
  407b7c:	str	xzr, [sp, #64]
  407b80:	ldr	x1, [sp, #72]
  407b84:	ldr	x0, [sp, #24]
  407b88:	cmp	x1, x0
  407b8c:	b.cc	407b98 <scols_reset_iter@plt+0x52b8>  // b.lo, b.ul, b.last
  407b90:	mov	w0, #0xfffffffe            	// #-2
  407b94:	b	407cc4 <scols_reset_iter@plt+0x53e4>
  407b98:	ldr	x0, [sp, #88]
  407b9c:	cmp	x0, #0x0
  407ba0:	b.ne	407bac <scols_reset_iter@plt+0x52cc>  // b.any
  407ba4:	ldr	x0, [sp, #80]
  407ba8:	str	x0, [sp, #88]
  407bac:	ldr	x0, [sp, #80]
  407bb0:	ldrsb	w0, [x0]
  407bb4:	cmp	w0, #0x2c
  407bb8:	b.ne	407bc4 <scols_reset_iter@plt+0x52e4>  // b.any
  407bbc:	ldr	x0, [sp, #80]
  407bc0:	str	x0, [sp, #64]
  407bc4:	ldr	x0, [sp, #80]
  407bc8:	add	x0, x0, #0x1
  407bcc:	ldrsb	w0, [x0]
  407bd0:	cmp	w0, #0x0
  407bd4:	b.ne	407be4 <scols_reset_iter@plt+0x5304>  // b.any
  407bd8:	ldr	x0, [sp, #80]
  407bdc:	add	x0, x0, #0x1
  407be0:	str	x0, [sp, #64]
  407be4:	ldr	x0, [sp, #88]
  407be8:	cmp	x0, #0x0
  407bec:	b.eq	407c8c <scols_reset_iter@plt+0x53ac>  // b.none
  407bf0:	ldr	x0, [sp, #64]
  407bf4:	cmp	x0, #0x0
  407bf8:	b.eq	407c8c <scols_reset_iter@plt+0x53ac>  // b.none
  407bfc:	ldr	x1, [sp, #64]
  407c00:	ldr	x0, [sp, #88]
  407c04:	cmp	x1, x0
  407c08:	b.hi	407c14 <scols_reset_iter@plt+0x5334>  // b.pmore
  407c0c:	mov	w0, #0xffffffff            	// #-1
  407c10:	b	407cc4 <scols_reset_iter@plt+0x53e4>
  407c14:	ldr	x1, [sp, #64]
  407c18:	ldr	x0, [sp, #88]
  407c1c:	sub	x0, x1, x0
  407c20:	ldr	x2, [sp, #16]
  407c24:	mov	x1, x0
  407c28:	ldr	x0, [sp, #88]
  407c2c:	blr	x2
  407c30:	str	w0, [sp, #60]
  407c34:	ldr	w0, [sp, #60]
  407c38:	cmn	w0, #0x1
  407c3c:	b.ne	407c48 <scols_reset_iter@plt+0x5368>  // b.any
  407c40:	mov	w0, #0xffffffff            	// #-1
  407c44:	b	407cc4 <scols_reset_iter@plt+0x53e4>
  407c48:	ldr	x0, [sp, #72]
  407c4c:	add	x1, x0, #0x1
  407c50:	str	x1, [sp, #72]
  407c54:	lsl	x0, x0, #2
  407c58:	ldr	x1, [sp, #32]
  407c5c:	add	x0, x1, x0
  407c60:	ldr	w1, [sp, #60]
  407c64:	str	w1, [x0]
  407c68:	str	xzr, [sp, #88]
  407c6c:	ldr	x0, [sp, #64]
  407c70:	cmp	x0, #0x0
  407c74:	b.eq	407c90 <scols_reset_iter@plt+0x53b0>  // b.none
  407c78:	ldr	x0, [sp, #64]
  407c7c:	ldrsb	w0, [x0]
  407c80:	cmp	w0, #0x0
  407c84:	b.eq	407cbc <scols_reset_iter@plt+0x53dc>  // b.none
  407c88:	b	407c90 <scols_reset_iter@plt+0x53b0>
  407c8c:	nop
  407c90:	ldr	x0, [sp, #80]
  407c94:	add	x0, x0, #0x1
  407c98:	str	x0, [sp, #80]
  407c9c:	ldr	x0, [sp, #80]
  407ca0:	cmp	x0, #0x0
  407ca4:	b.eq	407cc0 <scols_reset_iter@plt+0x53e0>  // b.none
  407ca8:	ldr	x0, [sp, #80]
  407cac:	ldrsb	w0, [x0]
  407cb0:	cmp	w0, #0x0
  407cb4:	b.ne	407b7c <scols_reset_iter@plt+0x529c>  // b.any
  407cb8:	b	407cc0 <scols_reset_iter@plt+0x53e0>
  407cbc:	nop
  407cc0:	ldr	x0, [sp, #72]
  407cc4:	ldp	x29, x30, [sp], #96
  407cc8:	ret
  407ccc:	stp	x29, x30, [sp, #-80]!
  407cd0:	mov	x29, sp
  407cd4:	str	x0, [sp, #56]
  407cd8:	str	x1, [sp, #48]
  407cdc:	str	x2, [sp, #40]
  407ce0:	str	x3, [sp, #32]
  407ce4:	str	x4, [sp, #24]
  407ce8:	ldr	x0, [sp, #56]
  407cec:	cmp	x0, #0x0
  407cf0:	b.eq	407d24 <scols_reset_iter@plt+0x5444>  // b.none
  407cf4:	ldr	x0, [sp, #56]
  407cf8:	ldrsb	w0, [x0]
  407cfc:	cmp	w0, #0x0
  407d00:	b.eq	407d24 <scols_reset_iter@plt+0x5444>  // b.none
  407d04:	ldr	x0, [sp, #32]
  407d08:	cmp	x0, #0x0
  407d0c:	b.eq	407d24 <scols_reset_iter@plt+0x5444>  // b.none
  407d10:	ldr	x0, [sp, #32]
  407d14:	ldr	x0, [x0]
  407d18:	ldr	x1, [sp, #40]
  407d1c:	cmp	x1, x0
  407d20:	b.cs	407d2c <scols_reset_iter@plt+0x544c>  // b.hs, b.nlast
  407d24:	mov	w0, #0xffffffff            	// #-1
  407d28:	b	407dc0 <scols_reset_iter@plt+0x54e0>
  407d2c:	ldr	x0, [sp, #56]
  407d30:	ldrsb	w0, [x0]
  407d34:	cmp	w0, #0x2b
  407d38:	b.ne	407d4c <scols_reset_iter@plt+0x546c>  // b.any
  407d3c:	ldr	x0, [sp, #56]
  407d40:	add	x0, x0, #0x1
  407d44:	str	x0, [sp, #72]
  407d48:	b	407d5c <scols_reset_iter@plt+0x547c>
  407d4c:	ldr	x0, [sp, #56]
  407d50:	str	x0, [sp, #72]
  407d54:	ldr	x0, [sp, #32]
  407d58:	str	xzr, [x0]
  407d5c:	ldr	x0, [sp, #32]
  407d60:	ldr	x0, [x0]
  407d64:	lsl	x0, x0, #2
  407d68:	ldr	x1, [sp, #48]
  407d6c:	add	x4, x1, x0
  407d70:	ldr	x0, [sp, #32]
  407d74:	ldr	x0, [x0]
  407d78:	ldr	x1, [sp, #40]
  407d7c:	sub	x0, x1, x0
  407d80:	ldr	x3, [sp, #24]
  407d84:	mov	x2, x0
  407d88:	mov	x1, x4
  407d8c:	ldr	x0, [sp, #72]
  407d90:	bl	407b08 <scols_reset_iter@plt+0x5228>
  407d94:	str	w0, [sp, #68]
  407d98:	ldr	w0, [sp, #68]
  407d9c:	cmp	w0, #0x0
  407da0:	b.le	407dbc <scols_reset_iter@plt+0x54dc>
  407da4:	ldr	x0, [sp, #32]
  407da8:	ldr	x1, [x0]
  407dac:	ldrsw	x0, [sp, #68]
  407db0:	add	x1, x1, x0
  407db4:	ldr	x0, [sp, #32]
  407db8:	str	x1, [x0]
  407dbc:	ldr	w0, [sp, #68]
  407dc0:	ldp	x29, x30, [sp], #80
  407dc4:	ret
  407dc8:	stp	x29, x30, [sp, #-80]!
  407dcc:	mov	x29, sp
  407dd0:	str	x0, [sp, #40]
  407dd4:	str	x1, [sp, #32]
  407dd8:	str	x2, [sp, #24]
  407ddc:	str	xzr, [sp, #72]
  407de0:	ldr	x0, [sp, #40]
  407de4:	cmp	x0, #0x0
  407de8:	b.eq	407e04 <scols_reset_iter@plt+0x5524>  // b.none
  407dec:	ldr	x0, [sp, #24]
  407df0:	cmp	x0, #0x0
  407df4:	b.eq	407e04 <scols_reset_iter@plt+0x5524>  // b.none
  407df8:	ldr	x0, [sp, #32]
  407dfc:	cmp	x0, #0x0
  407e00:	b.ne	407e0c <scols_reset_iter@plt+0x552c>  // b.any
  407e04:	mov	w0, #0xffffffea            	// #-22
  407e08:	b	407f88 <scols_reset_iter@plt+0x56a8>
  407e0c:	ldr	x0, [sp, #40]
  407e10:	str	x0, [sp, #64]
  407e14:	b	407f60 <scols_reset_iter@plt+0x5680>
  407e18:	str	xzr, [sp, #56]
  407e1c:	ldr	x0, [sp, #72]
  407e20:	cmp	x0, #0x0
  407e24:	b.ne	407e30 <scols_reset_iter@plt+0x5550>  // b.any
  407e28:	ldr	x0, [sp, #64]
  407e2c:	str	x0, [sp, #72]
  407e30:	ldr	x0, [sp, #64]
  407e34:	ldrsb	w0, [x0]
  407e38:	cmp	w0, #0x2c
  407e3c:	b.ne	407e48 <scols_reset_iter@plt+0x5568>  // b.any
  407e40:	ldr	x0, [sp, #64]
  407e44:	str	x0, [sp, #56]
  407e48:	ldr	x0, [sp, #64]
  407e4c:	add	x0, x0, #0x1
  407e50:	ldrsb	w0, [x0]
  407e54:	cmp	w0, #0x0
  407e58:	b.ne	407e68 <scols_reset_iter@plt+0x5588>  // b.any
  407e5c:	ldr	x0, [sp, #64]
  407e60:	add	x0, x0, #0x1
  407e64:	str	x0, [sp, #56]
  407e68:	ldr	x0, [sp, #72]
  407e6c:	cmp	x0, #0x0
  407e70:	b.eq	407f50 <scols_reset_iter@plt+0x5670>  // b.none
  407e74:	ldr	x0, [sp, #56]
  407e78:	cmp	x0, #0x0
  407e7c:	b.eq	407f50 <scols_reset_iter@plt+0x5670>  // b.none
  407e80:	ldr	x1, [sp, #56]
  407e84:	ldr	x0, [sp, #72]
  407e88:	cmp	x1, x0
  407e8c:	b.hi	407e98 <scols_reset_iter@plt+0x55b8>  // b.pmore
  407e90:	mov	w0, #0xffffffff            	// #-1
  407e94:	b	407f88 <scols_reset_iter@plt+0x56a8>
  407e98:	ldr	x1, [sp, #56]
  407e9c:	ldr	x0, [sp, #72]
  407ea0:	sub	x0, x1, x0
  407ea4:	ldr	x2, [sp, #24]
  407ea8:	mov	x1, x0
  407eac:	ldr	x0, [sp, #72]
  407eb0:	blr	x2
  407eb4:	str	w0, [sp, #52]
  407eb8:	ldr	w0, [sp, #52]
  407ebc:	cmp	w0, #0x0
  407ec0:	b.ge	407ecc <scols_reset_iter@plt+0x55ec>  // b.tcont
  407ec4:	ldr	w0, [sp, #52]
  407ec8:	b	407f88 <scols_reset_iter@plt+0x56a8>
  407ecc:	ldr	w0, [sp, #52]
  407ed0:	add	w1, w0, #0x7
  407ed4:	cmp	w0, #0x0
  407ed8:	csel	w0, w1, w0, lt  // lt = tstop
  407edc:	asr	w0, w0, #3
  407ee0:	mov	w3, w0
  407ee4:	sxtw	x0, w3
  407ee8:	ldr	x1, [sp, #32]
  407eec:	add	x0, x1, x0
  407ef0:	ldrsb	w2, [x0]
  407ef4:	ldr	w0, [sp, #52]
  407ef8:	negs	w1, w0
  407efc:	and	w0, w0, #0x7
  407f00:	and	w1, w1, #0x7
  407f04:	csneg	w0, w0, w1, mi  // mi = first
  407f08:	mov	w1, #0x1                   	// #1
  407f0c:	lsl	w0, w1, w0
  407f10:	sxtb	w1, w0
  407f14:	sxtw	x0, w3
  407f18:	ldr	x3, [sp, #32]
  407f1c:	add	x0, x3, x0
  407f20:	orr	w1, w2, w1
  407f24:	sxtb	w1, w1
  407f28:	strb	w1, [x0]
  407f2c:	str	xzr, [sp, #72]
  407f30:	ldr	x0, [sp, #56]
  407f34:	cmp	x0, #0x0
  407f38:	b.eq	407f54 <scols_reset_iter@plt+0x5674>  // b.none
  407f3c:	ldr	x0, [sp, #56]
  407f40:	ldrsb	w0, [x0]
  407f44:	cmp	w0, #0x0
  407f48:	b.eq	407f80 <scols_reset_iter@plt+0x56a0>  // b.none
  407f4c:	b	407f54 <scols_reset_iter@plt+0x5674>
  407f50:	nop
  407f54:	ldr	x0, [sp, #64]
  407f58:	add	x0, x0, #0x1
  407f5c:	str	x0, [sp, #64]
  407f60:	ldr	x0, [sp, #64]
  407f64:	cmp	x0, #0x0
  407f68:	b.eq	407f84 <scols_reset_iter@plt+0x56a4>  // b.none
  407f6c:	ldr	x0, [sp, #64]
  407f70:	ldrsb	w0, [x0]
  407f74:	cmp	w0, #0x0
  407f78:	b.ne	407e18 <scols_reset_iter@plt+0x5538>  // b.any
  407f7c:	b	407f84 <scols_reset_iter@plt+0x56a4>
  407f80:	nop
  407f84:	mov	w0, #0x0                   	// #0
  407f88:	ldp	x29, x30, [sp], #80
  407f8c:	ret
  407f90:	stp	x29, x30, [sp, #-80]!
  407f94:	mov	x29, sp
  407f98:	str	x0, [sp, #40]
  407f9c:	str	x1, [sp, #32]
  407fa0:	str	x2, [sp, #24]
  407fa4:	str	xzr, [sp, #72]
  407fa8:	ldr	x0, [sp, #40]
  407fac:	cmp	x0, #0x0
  407fb0:	b.eq	407fcc <scols_reset_iter@plt+0x56ec>  // b.none
  407fb4:	ldr	x0, [sp, #24]
  407fb8:	cmp	x0, #0x0
  407fbc:	b.eq	407fcc <scols_reset_iter@plt+0x56ec>  // b.none
  407fc0:	ldr	x0, [sp, #32]
  407fc4:	cmp	x0, #0x0
  407fc8:	b.ne	407fd4 <scols_reset_iter@plt+0x56f4>  // b.any
  407fcc:	mov	w0, #0xffffffea            	// #-22
  407fd0:	b	408108 <scols_reset_iter@plt+0x5828>
  407fd4:	ldr	x0, [sp, #40]
  407fd8:	str	x0, [sp, #64]
  407fdc:	b	4080e0 <scols_reset_iter@plt+0x5800>
  407fe0:	str	xzr, [sp, #56]
  407fe4:	ldr	x0, [sp, #72]
  407fe8:	cmp	x0, #0x0
  407fec:	b.ne	407ff8 <scols_reset_iter@plt+0x5718>  // b.any
  407ff0:	ldr	x0, [sp, #64]
  407ff4:	str	x0, [sp, #72]
  407ff8:	ldr	x0, [sp, #64]
  407ffc:	ldrsb	w0, [x0]
  408000:	cmp	w0, #0x2c
  408004:	b.ne	408010 <scols_reset_iter@plt+0x5730>  // b.any
  408008:	ldr	x0, [sp, #64]
  40800c:	str	x0, [sp, #56]
  408010:	ldr	x0, [sp, #64]
  408014:	add	x0, x0, #0x1
  408018:	ldrsb	w0, [x0]
  40801c:	cmp	w0, #0x0
  408020:	b.ne	408030 <scols_reset_iter@plt+0x5750>  // b.any
  408024:	ldr	x0, [sp, #64]
  408028:	add	x0, x0, #0x1
  40802c:	str	x0, [sp, #56]
  408030:	ldr	x0, [sp, #72]
  408034:	cmp	x0, #0x0
  408038:	b.eq	4080d0 <scols_reset_iter@plt+0x57f0>  // b.none
  40803c:	ldr	x0, [sp, #56]
  408040:	cmp	x0, #0x0
  408044:	b.eq	4080d0 <scols_reset_iter@plt+0x57f0>  // b.none
  408048:	ldr	x1, [sp, #56]
  40804c:	ldr	x0, [sp, #72]
  408050:	cmp	x1, x0
  408054:	b.hi	408060 <scols_reset_iter@plt+0x5780>  // b.pmore
  408058:	mov	w0, #0xffffffff            	// #-1
  40805c:	b	408108 <scols_reset_iter@plt+0x5828>
  408060:	ldr	x1, [sp, #56]
  408064:	ldr	x0, [sp, #72]
  408068:	sub	x0, x1, x0
  40806c:	ldr	x2, [sp, #24]
  408070:	mov	x1, x0
  408074:	ldr	x0, [sp, #72]
  408078:	blr	x2
  40807c:	str	x0, [sp, #48]
  408080:	ldr	x0, [sp, #48]
  408084:	cmp	x0, #0x0
  408088:	b.ge	408094 <scols_reset_iter@plt+0x57b4>  // b.tcont
  40808c:	ldr	x0, [sp, #48]
  408090:	b	408108 <scols_reset_iter@plt+0x5828>
  408094:	ldr	x0, [sp, #32]
  408098:	ldr	x1, [x0]
  40809c:	ldr	x0, [sp, #48]
  4080a0:	orr	x1, x1, x0
  4080a4:	ldr	x0, [sp, #32]
  4080a8:	str	x1, [x0]
  4080ac:	str	xzr, [sp, #72]
  4080b0:	ldr	x0, [sp, #56]
  4080b4:	cmp	x0, #0x0
  4080b8:	b.eq	4080d4 <scols_reset_iter@plt+0x57f4>  // b.none
  4080bc:	ldr	x0, [sp, #56]
  4080c0:	ldrsb	w0, [x0]
  4080c4:	cmp	w0, #0x0
  4080c8:	b.eq	408100 <scols_reset_iter@plt+0x5820>  // b.none
  4080cc:	b	4080d4 <scols_reset_iter@plt+0x57f4>
  4080d0:	nop
  4080d4:	ldr	x0, [sp, #64]
  4080d8:	add	x0, x0, #0x1
  4080dc:	str	x0, [sp, #64]
  4080e0:	ldr	x0, [sp, #64]
  4080e4:	cmp	x0, #0x0
  4080e8:	b.eq	408104 <scols_reset_iter@plt+0x5824>  // b.none
  4080ec:	ldr	x0, [sp, #64]
  4080f0:	ldrsb	w0, [x0]
  4080f4:	cmp	w0, #0x0
  4080f8:	b.ne	407fe0 <scols_reset_iter@plt+0x5700>  // b.any
  4080fc:	b	408104 <scols_reset_iter@plt+0x5824>
  408100:	nop
  408104:	mov	w0, #0x0                   	// #0
  408108:	ldp	x29, x30, [sp], #80
  40810c:	ret
  408110:	stp	x29, x30, [sp, #-64]!
  408114:	mov	x29, sp
  408118:	str	x0, [sp, #40]
  40811c:	str	x1, [sp, #32]
  408120:	str	x2, [sp, #24]
  408124:	str	w3, [sp, #20]
  408128:	str	xzr, [sp, #56]
  40812c:	ldr	x0, [sp, #40]
  408130:	cmp	x0, #0x0
  408134:	b.ne	408140 <scols_reset_iter@plt+0x5860>  // b.any
  408138:	mov	w0, #0x0                   	// #0
  40813c:	b	40831c <scols_reset_iter@plt+0x5a3c>
  408140:	ldr	x0, [sp, #32]
  408144:	ldr	w1, [sp, #20]
  408148:	str	w1, [x0]
  40814c:	ldr	x0, [sp, #32]
  408150:	ldr	w1, [x0]
  408154:	ldr	x0, [sp, #24]
  408158:	str	w1, [x0]
  40815c:	bl	402840 <__errno_location@plt>
  408160:	str	wzr, [x0]
  408164:	ldr	x0, [sp, #40]
  408168:	ldrsb	w0, [x0]
  40816c:	cmp	w0, #0x3a
  408170:	b.ne	4081e4 <scols_reset_iter@plt+0x5904>  // b.any
  408174:	ldr	x0, [sp, #40]
  408178:	add	x0, x0, #0x1
  40817c:	str	x0, [sp, #40]
  408180:	add	x0, sp, #0x38
  408184:	mov	w2, #0xa                   	// #10
  408188:	mov	x1, x0
  40818c:	ldr	x0, [sp, #40]
  408190:	bl	402670 <strtol@plt>
  408194:	mov	w1, w0
  408198:	ldr	x0, [sp, #24]
  40819c:	str	w1, [x0]
  4081a0:	bl	402840 <__errno_location@plt>
  4081a4:	ldr	w0, [x0]
  4081a8:	cmp	w0, #0x0
  4081ac:	b.ne	4081dc <scols_reset_iter@plt+0x58fc>  // b.any
  4081b0:	ldr	x0, [sp, #56]
  4081b4:	cmp	x0, #0x0
  4081b8:	b.eq	4081dc <scols_reset_iter@plt+0x58fc>  // b.none
  4081bc:	ldr	x0, [sp, #56]
  4081c0:	ldrsb	w0, [x0]
  4081c4:	cmp	w0, #0x0
  4081c8:	b.ne	4081dc <scols_reset_iter@plt+0x58fc>  // b.any
  4081cc:	ldr	x0, [sp, #56]
  4081d0:	ldr	x1, [sp, #40]
  4081d4:	cmp	x1, x0
  4081d8:	b.ne	408318 <scols_reset_iter@plt+0x5a38>  // b.any
  4081dc:	mov	w0, #0xffffffff            	// #-1
  4081e0:	b	40831c <scols_reset_iter@plt+0x5a3c>
  4081e4:	add	x0, sp, #0x38
  4081e8:	mov	w2, #0xa                   	// #10
  4081ec:	mov	x1, x0
  4081f0:	ldr	x0, [sp, #40]
  4081f4:	bl	402670 <strtol@plt>
  4081f8:	mov	w1, w0
  4081fc:	ldr	x0, [sp, #32]
  408200:	str	w1, [x0]
  408204:	ldr	x0, [sp, #32]
  408208:	ldr	w1, [x0]
  40820c:	ldr	x0, [sp, #24]
  408210:	str	w1, [x0]
  408214:	bl	402840 <__errno_location@plt>
  408218:	ldr	w0, [x0]
  40821c:	cmp	w0, #0x0
  408220:	b.ne	408240 <scols_reset_iter@plt+0x5960>  // b.any
  408224:	ldr	x0, [sp, #56]
  408228:	cmp	x0, #0x0
  40822c:	b.eq	408240 <scols_reset_iter@plt+0x5960>  // b.none
  408230:	ldr	x0, [sp, #56]
  408234:	ldr	x1, [sp, #40]
  408238:	cmp	x1, x0
  40823c:	b.ne	408248 <scols_reset_iter@plt+0x5968>  // b.any
  408240:	mov	w0, #0xffffffff            	// #-1
  408244:	b	40831c <scols_reset_iter@plt+0x5a3c>
  408248:	ldr	x0, [sp, #56]
  40824c:	ldrsb	w0, [x0]
  408250:	cmp	w0, #0x3a
  408254:	b.ne	40827c <scols_reset_iter@plt+0x599c>  // b.any
  408258:	ldr	x0, [sp, #56]
  40825c:	add	x0, x0, #0x1
  408260:	ldrsb	w0, [x0]
  408264:	cmp	w0, #0x0
  408268:	b.ne	40827c <scols_reset_iter@plt+0x599c>  // b.any
  40826c:	ldr	x0, [sp, #24]
  408270:	ldr	w1, [sp, #20]
  408274:	str	w1, [x0]
  408278:	b	408318 <scols_reset_iter@plt+0x5a38>
  40827c:	ldr	x0, [sp, #56]
  408280:	ldrsb	w0, [x0]
  408284:	cmp	w0, #0x2d
  408288:	b.eq	40829c <scols_reset_iter@plt+0x59bc>  // b.none
  40828c:	ldr	x0, [sp, #56]
  408290:	ldrsb	w0, [x0]
  408294:	cmp	w0, #0x3a
  408298:	b.ne	408318 <scols_reset_iter@plt+0x5a38>  // b.any
  40829c:	ldr	x0, [sp, #56]
  4082a0:	add	x0, x0, #0x1
  4082a4:	str	x0, [sp, #40]
  4082a8:	str	xzr, [sp, #56]
  4082ac:	bl	402840 <__errno_location@plt>
  4082b0:	str	wzr, [x0]
  4082b4:	add	x0, sp, #0x38
  4082b8:	mov	w2, #0xa                   	// #10
  4082bc:	mov	x1, x0
  4082c0:	ldr	x0, [sp, #40]
  4082c4:	bl	402670 <strtol@plt>
  4082c8:	mov	w1, w0
  4082cc:	ldr	x0, [sp, #24]
  4082d0:	str	w1, [x0]
  4082d4:	bl	402840 <__errno_location@plt>
  4082d8:	ldr	w0, [x0]
  4082dc:	cmp	w0, #0x0
  4082e0:	b.ne	408310 <scols_reset_iter@plt+0x5a30>  // b.any
  4082e4:	ldr	x0, [sp, #56]
  4082e8:	cmp	x0, #0x0
  4082ec:	b.eq	408310 <scols_reset_iter@plt+0x5a30>  // b.none
  4082f0:	ldr	x0, [sp, #56]
  4082f4:	ldrsb	w0, [x0]
  4082f8:	cmp	w0, #0x0
  4082fc:	b.ne	408310 <scols_reset_iter@plt+0x5a30>  // b.any
  408300:	ldr	x0, [sp, #56]
  408304:	ldr	x1, [sp, #40]
  408308:	cmp	x1, x0
  40830c:	b.ne	408318 <scols_reset_iter@plt+0x5a38>  // b.any
  408310:	mov	w0, #0xffffffff            	// #-1
  408314:	b	40831c <scols_reset_iter@plt+0x5a3c>
  408318:	mov	w0, #0x0                   	// #0
  40831c:	ldp	x29, x30, [sp], #64
  408320:	ret
  408324:	sub	sp, sp, #0x20
  408328:	str	x0, [sp, #8]
  40832c:	str	x1, [sp]
  408330:	ldr	x0, [sp, #8]
  408334:	str	x0, [sp, #24]
  408338:	ldr	x0, [sp]
  40833c:	str	xzr, [x0]
  408340:	b	408350 <scols_reset_iter@plt+0x5a70>
  408344:	ldr	x0, [sp, #24]
  408348:	add	x0, x0, #0x1
  40834c:	str	x0, [sp, #24]
  408350:	ldr	x0, [sp, #24]
  408354:	cmp	x0, #0x0
  408358:	b.eq	408380 <scols_reset_iter@plt+0x5aa0>  // b.none
  40835c:	ldr	x0, [sp, #24]
  408360:	ldrsb	w0, [x0]
  408364:	cmp	w0, #0x2f
  408368:	b.ne	408380 <scols_reset_iter@plt+0x5aa0>  // b.any
  40836c:	ldr	x0, [sp, #24]
  408370:	add	x0, x0, #0x1
  408374:	ldrsb	w0, [x0]
  408378:	cmp	w0, #0x2f
  40837c:	b.eq	408344 <scols_reset_iter@plt+0x5a64>  // b.none
  408380:	ldr	x0, [sp, #24]
  408384:	cmp	x0, #0x0
  408388:	b.eq	40839c <scols_reset_iter@plt+0x5abc>  // b.none
  40838c:	ldr	x0, [sp, #24]
  408390:	ldrsb	w0, [x0]
  408394:	cmp	w0, #0x0
  408398:	b.ne	4083a4 <scols_reset_iter@plt+0x5ac4>  // b.any
  40839c:	mov	x0, #0x0                   	// #0
  4083a0:	b	408404 <scols_reset_iter@plt+0x5b24>
  4083a4:	ldr	x0, [sp]
  4083a8:	mov	x1, #0x1                   	// #1
  4083ac:	str	x1, [x0]
  4083b0:	ldr	x0, [sp, #24]
  4083b4:	add	x0, x0, #0x1
  4083b8:	str	x0, [sp, #16]
  4083bc:	b	4083e0 <scols_reset_iter@plt+0x5b00>
  4083c0:	ldr	x0, [sp]
  4083c4:	ldr	x0, [x0]
  4083c8:	add	x1, x0, #0x1
  4083cc:	ldr	x0, [sp]
  4083d0:	str	x1, [x0]
  4083d4:	ldr	x0, [sp, #16]
  4083d8:	add	x0, x0, #0x1
  4083dc:	str	x0, [sp, #16]
  4083e0:	ldr	x0, [sp, #16]
  4083e4:	ldrsb	w0, [x0]
  4083e8:	cmp	w0, #0x0
  4083ec:	b.eq	408400 <scols_reset_iter@plt+0x5b20>  // b.none
  4083f0:	ldr	x0, [sp, #16]
  4083f4:	ldrsb	w0, [x0]
  4083f8:	cmp	w0, #0x2f
  4083fc:	b.ne	4083c0 <scols_reset_iter@plt+0x5ae0>  // b.any
  408400:	ldr	x0, [sp, #24]
  408404:	add	sp, sp, #0x20
  408408:	ret
  40840c:	stp	x29, x30, [sp, #-64]!
  408410:	mov	x29, sp
  408414:	str	x0, [sp, #24]
  408418:	str	x1, [sp, #16]
  40841c:	b	40851c <scols_reset_iter@plt+0x5c3c>
  408420:	add	x0, sp, #0x28
  408424:	mov	x1, x0
  408428:	ldr	x0, [sp, #24]
  40842c:	bl	408324 <scols_reset_iter@plt+0x5a44>
  408430:	str	x0, [sp, #56]
  408434:	add	x0, sp, #0x20
  408438:	mov	x1, x0
  40843c:	ldr	x0, [sp, #16]
  408440:	bl	408324 <scols_reset_iter@plt+0x5a44>
  408444:	str	x0, [sp, #48]
  408448:	ldr	x1, [sp, #40]
  40844c:	ldr	x0, [sp, #32]
  408450:	add	x0, x1, x0
  408454:	cmp	x0, #0x0
  408458:	b.ne	408464 <scols_reset_iter@plt+0x5b84>  // b.any
  40845c:	mov	w0, #0x1                   	// #1
  408460:	b	408538 <scols_reset_iter@plt+0x5c58>
  408464:	ldr	x1, [sp, #40]
  408468:	ldr	x0, [sp, #32]
  40846c:	add	x0, x1, x0
  408470:	cmp	x0, #0x1
  408474:	b.ne	4084b8 <scols_reset_iter@plt+0x5bd8>  // b.any
  408478:	ldr	x0, [sp, #56]
  40847c:	cmp	x0, #0x0
  408480:	b.eq	408494 <scols_reset_iter@plt+0x5bb4>  // b.none
  408484:	ldr	x0, [sp, #56]
  408488:	ldrsb	w0, [x0]
  40848c:	cmp	w0, #0x2f
  408490:	b.eq	4084b0 <scols_reset_iter@plt+0x5bd0>  // b.none
  408494:	ldr	x0, [sp, #48]
  408498:	cmp	x0, #0x0
  40849c:	b.eq	4084b8 <scols_reset_iter@plt+0x5bd8>  // b.none
  4084a0:	ldr	x0, [sp, #48]
  4084a4:	ldrsb	w0, [x0]
  4084a8:	cmp	w0, #0x2f
  4084ac:	b.ne	4084b8 <scols_reset_iter@plt+0x5bd8>  // b.any
  4084b0:	mov	w0, #0x1                   	// #1
  4084b4:	b	408538 <scols_reset_iter@plt+0x5c58>
  4084b8:	ldr	x0, [sp, #56]
  4084bc:	cmp	x0, #0x0
  4084c0:	b.eq	408534 <scols_reset_iter@plt+0x5c54>  // b.none
  4084c4:	ldr	x0, [sp, #48]
  4084c8:	cmp	x0, #0x0
  4084cc:	b.eq	408534 <scols_reset_iter@plt+0x5c54>  // b.none
  4084d0:	ldr	x1, [sp, #40]
  4084d4:	ldr	x0, [sp, #32]
  4084d8:	cmp	x1, x0
  4084dc:	b.ne	408534 <scols_reset_iter@plt+0x5c54>  // b.any
  4084e0:	ldr	x0, [sp, #40]
  4084e4:	mov	x2, x0
  4084e8:	ldr	x1, [sp, #48]
  4084ec:	ldr	x0, [sp, #56]
  4084f0:	bl	4024a0 <strncmp@plt>
  4084f4:	cmp	w0, #0x0
  4084f8:	b.ne	408534 <scols_reset_iter@plt+0x5c54>  // b.any
  4084fc:	ldr	x0, [sp, #40]
  408500:	ldr	x1, [sp, #56]
  408504:	add	x0, x1, x0
  408508:	str	x0, [sp, #24]
  40850c:	ldr	x0, [sp, #32]
  408510:	ldr	x1, [sp, #48]
  408514:	add	x0, x1, x0
  408518:	str	x0, [sp, #16]
  40851c:	ldr	x0, [sp, #24]
  408520:	cmp	x0, #0x0
  408524:	b.eq	408534 <scols_reset_iter@plt+0x5c54>  // b.none
  408528:	ldr	x0, [sp, #16]
  40852c:	cmp	x0, #0x0
  408530:	b.ne	408420 <scols_reset_iter@plt+0x5b40>  // b.any
  408534:	mov	w0, #0x0                   	// #0
  408538:	ldp	x29, x30, [sp], #64
  40853c:	ret
  408540:	stp	x29, x30, [sp, #-64]!
  408544:	mov	x29, sp
  408548:	str	x0, [sp, #40]
  40854c:	str	x1, [sp, #32]
  408550:	str	x2, [sp, #24]
  408554:	ldr	x0, [sp, #40]
  408558:	cmp	x0, #0x0
  40855c:	b.ne	40857c <scols_reset_iter@plt+0x5c9c>  // b.any
  408560:	ldr	x0, [sp, #32]
  408564:	cmp	x0, #0x0
  408568:	b.ne	40857c <scols_reset_iter@plt+0x5c9c>  // b.any
  40856c:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  408570:	add	x0, x0, #0xfe8
  408574:	bl	402550 <strdup@plt>
  408578:	b	4086a0 <scols_reset_iter@plt+0x5dc0>
  40857c:	ldr	x0, [sp, #40]
  408580:	cmp	x0, #0x0
  408584:	b.ne	408598 <scols_reset_iter@plt+0x5cb8>  // b.any
  408588:	ldr	x1, [sp, #24]
  40858c:	ldr	x0, [sp, #32]
  408590:	bl	402740 <strndup@plt>
  408594:	b	4086a0 <scols_reset_iter@plt+0x5dc0>
  408598:	ldr	x0, [sp, #32]
  40859c:	cmp	x0, #0x0
  4085a0:	b.ne	4085b0 <scols_reset_iter@plt+0x5cd0>  // b.any
  4085a4:	ldr	x0, [sp, #40]
  4085a8:	bl	402550 <strdup@plt>
  4085ac:	b	4086a0 <scols_reset_iter@plt+0x5dc0>
  4085b0:	ldr	x0, [sp, #40]
  4085b4:	cmp	x0, #0x0
  4085b8:	b.ne	4085dc <scols_reset_iter@plt+0x5cfc>  // b.any
  4085bc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  4085c0:	add	x3, x0, #0x48
  4085c4:	mov	w2, #0x383                 	// #899
  4085c8:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4085cc:	add	x1, x0, #0xff0
  4085d0:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  4085d4:	add	x0, x0, #0x0
  4085d8:	bl	402830 <__assert_fail@plt>
  4085dc:	ldr	x0, [sp, #32]
  4085e0:	cmp	x0, #0x0
  4085e4:	b.ne	408608 <scols_reset_iter@plt+0x5d28>  // b.any
  4085e8:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  4085ec:	add	x3, x0, #0x48
  4085f0:	mov	w2, #0x384                 	// #900
  4085f4:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4085f8:	add	x1, x0, #0xff0
  4085fc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  408600:	add	x0, x0, #0x8
  408604:	bl	402830 <__assert_fail@plt>
  408608:	ldr	x0, [sp, #40]
  40860c:	bl	4022c0 <strlen@plt>
  408610:	str	x0, [sp, #56]
  408614:	ldr	x0, [sp, #56]
  408618:	mvn	x0, x0
  40861c:	ldr	x1, [sp, #24]
  408620:	cmp	x1, x0
  408624:	b.ls	408630 <scols_reset_iter@plt+0x5d50>  // b.plast
  408628:	mov	x0, #0x0                   	// #0
  40862c:	b	4086a0 <scols_reset_iter@plt+0x5dc0>
  408630:	ldr	x1, [sp, #56]
  408634:	ldr	x0, [sp, #24]
  408638:	add	x0, x1, x0
  40863c:	add	x0, x0, #0x1
  408640:	bl	402470 <malloc@plt>
  408644:	str	x0, [sp, #48]
  408648:	ldr	x0, [sp, #48]
  40864c:	cmp	x0, #0x0
  408650:	b.ne	40865c <scols_reset_iter@plt+0x5d7c>  // b.any
  408654:	mov	x0, #0x0                   	// #0
  408658:	b	4086a0 <scols_reset_iter@plt+0x5dc0>
  40865c:	ldr	x2, [sp, #56]
  408660:	ldr	x1, [sp, #40]
  408664:	ldr	x0, [sp, #48]
  408668:	bl	402290 <memcpy@plt>
  40866c:	ldr	x1, [sp, #48]
  408670:	ldr	x0, [sp, #56]
  408674:	add	x0, x1, x0
  408678:	ldr	x2, [sp, #24]
  40867c:	ldr	x1, [sp, #32]
  408680:	bl	402290 <memcpy@plt>
  408684:	ldr	x1, [sp, #56]
  408688:	ldr	x0, [sp, #24]
  40868c:	add	x0, x1, x0
  408690:	ldr	x1, [sp, #48]
  408694:	add	x0, x1, x0
  408698:	strb	wzr, [x0]
  40869c:	ldr	x0, [sp, #48]
  4086a0:	ldp	x29, x30, [sp], #64
  4086a4:	ret
  4086a8:	stp	x29, x30, [sp, #-32]!
  4086ac:	mov	x29, sp
  4086b0:	str	x0, [sp, #24]
  4086b4:	str	x1, [sp, #16]
  4086b8:	ldr	x0, [sp, #16]
  4086bc:	cmp	x0, #0x0
  4086c0:	b.eq	4086d0 <scols_reset_iter@plt+0x5df0>  // b.none
  4086c4:	ldr	x0, [sp, #16]
  4086c8:	bl	4022c0 <strlen@plt>
  4086cc:	b	4086d4 <scols_reset_iter@plt+0x5df4>
  4086d0:	mov	x0, #0x0                   	// #0
  4086d4:	mov	x2, x0
  4086d8:	ldr	x1, [sp, #16]
  4086dc:	ldr	x0, [sp, #24]
  4086e0:	bl	408540 <scols_reset_iter@plt+0x5c60>
  4086e4:	ldp	x29, x30, [sp], #32
  4086e8:	ret
  4086ec:	stp	x29, x30, [sp, #-304]!
  4086f0:	mov	x29, sp
  4086f4:	str	x0, [sp, #56]
  4086f8:	str	x1, [sp, #48]
  4086fc:	str	x2, [sp, #256]
  408700:	str	x3, [sp, #264]
  408704:	str	x4, [sp, #272]
  408708:	str	x5, [sp, #280]
  40870c:	str	x6, [sp, #288]
  408710:	str	x7, [sp, #296]
  408714:	str	q0, [sp, #128]
  408718:	str	q1, [sp, #144]
  40871c:	str	q2, [sp, #160]
  408720:	str	q3, [sp, #176]
  408724:	str	q4, [sp, #192]
  408728:	str	q5, [sp, #208]
  40872c:	str	q6, [sp, #224]
  408730:	str	q7, [sp, #240]
  408734:	add	x0, sp, #0x130
  408738:	str	x0, [sp, #80]
  40873c:	add	x0, sp, #0x130
  408740:	str	x0, [sp, #88]
  408744:	add	x0, sp, #0x100
  408748:	str	x0, [sp, #96]
  40874c:	mov	w0, #0xffffffd0            	// #-48
  408750:	str	w0, [sp, #104]
  408754:	mov	w0, #0xffffff80            	// #-128
  408758:	str	w0, [sp, #108]
  40875c:	add	x2, sp, #0x10
  408760:	add	x3, sp, #0x50
  408764:	ldp	x0, x1, [x3]
  408768:	stp	x0, x1, [x2]
  40876c:	ldp	x0, x1, [x3, #16]
  408770:	stp	x0, x1, [x2, #16]
  408774:	add	x1, sp, #0x10
  408778:	add	x0, sp, #0x48
  40877c:	mov	x2, x1
  408780:	ldr	x1, [sp, #48]
  408784:	bl	402710 <vasprintf@plt>
  408788:	str	w0, [sp, #124]
  40878c:	ldr	w0, [sp, #124]
  408790:	cmp	w0, #0x0
  408794:	b.ge	4087a0 <scols_reset_iter@plt+0x5ec0>  // b.tcont
  408798:	mov	x0, #0x0                   	// #0
  40879c:	b	4087c8 <scols_reset_iter@plt+0x5ee8>
  4087a0:	ldr	x0, [sp, #72]
  4087a4:	ldrsw	x1, [sp, #124]
  4087a8:	mov	x2, x1
  4087ac:	mov	x1, x0
  4087b0:	ldr	x0, [sp, #56]
  4087b4:	bl	408540 <scols_reset_iter@plt+0x5c60>
  4087b8:	str	x0, [sp, #112]
  4087bc:	ldr	x0, [sp, #72]
  4087c0:	bl	4026b0 <free@plt>
  4087c4:	ldr	x0, [sp, #112]
  4087c8:	ldp	x29, x30, [sp], #304
  4087cc:	ret
  4087d0:	stp	x29, x30, [sp, #-48]!
  4087d4:	mov	x29, sp
  4087d8:	str	x0, [sp, #24]
  4087dc:	str	x1, [sp, #16]
  4087e0:	str	wzr, [sp, #44]
  4087e4:	str	wzr, [sp, #40]
  4087e8:	b	408854 <scols_reset_iter@plt+0x5f74>
  4087ec:	ldr	w0, [sp, #44]
  4087f0:	cmp	w0, #0x0
  4087f4:	b.eq	408800 <scols_reset_iter@plt+0x5f20>  // b.none
  4087f8:	str	wzr, [sp, #44]
  4087fc:	b	408848 <scols_reset_iter@plt+0x5f68>
  408800:	ldrsw	x0, [sp, #40]
  408804:	ldr	x1, [sp, #24]
  408808:	add	x0, x1, x0
  40880c:	ldrsb	w0, [x0]
  408810:	cmp	w0, #0x5c
  408814:	b.ne	408824 <scols_reset_iter@plt+0x5f44>  // b.any
  408818:	mov	w0, #0x1                   	// #1
  40881c:	str	w0, [sp, #44]
  408820:	b	408848 <scols_reset_iter@plt+0x5f68>
  408824:	ldrsw	x0, [sp, #40]
  408828:	ldr	x1, [sp, #24]
  40882c:	add	x0, x1, x0
  408830:	ldrsb	w0, [x0]
  408834:	mov	w1, w0
  408838:	ldr	x0, [sp, #16]
  40883c:	bl	402760 <strchr@plt>
  408840:	cmp	x0, #0x0
  408844:	b.ne	408870 <scols_reset_iter@plt+0x5f90>  // b.any
  408848:	ldr	w0, [sp, #40]
  40884c:	add	w0, w0, #0x1
  408850:	str	w0, [sp, #40]
  408854:	ldrsw	x0, [sp, #40]
  408858:	ldr	x1, [sp, #24]
  40885c:	add	x0, x1, x0
  408860:	ldrsb	w0, [x0]
  408864:	cmp	w0, #0x0
  408868:	b.ne	4087ec <scols_reset_iter@plt+0x5f0c>  // b.any
  40886c:	b	408874 <scols_reset_iter@plt+0x5f94>
  408870:	nop
  408874:	ldr	w1, [sp, #40]
  408878:	ldr	w0, [sp, #44]
  40887c:	sub	w0, w1, w0
  408880:	sxtw	x0, w0
  408884:	ldp	x29, x30, [sp], #48
  408888:	ret
  40888c:	stp	x29, x30, [sp, #-64]!
  408890:	mov	x29, sp
  408894:	str	x0, [sp, #40]
  408898:	str	x1, [sp, #32]
  40889c:	str	x2, [sp, #24]
  4088a0:	str	w3, [sp, #20]
  4088a4:	ldr	x0, [sp, #40]
  4088a8:	ldr	x0, [x0]
  4088ac:	str	x0, [sp, #56]
  4088b0:	ldr	x0, [sp, #56]
  4088b4:	ldrsb	w0, [x0]
  4088b8:	cmp	w0, #0x0
  4088bc:	b.ne	4088fc <scols_reset_iter@plt+0x601c>  // b.any
  4088c0:	ldr	x0, [sp, #40]
  4088c4:	ldr	x0, [x0]
  4088c8:	ldrsb	w0, [x0]
  4088cc:	cmp	w0, #0x0
  4088d0:	b.eq	4088f4 <scols_reset_iter@plt+0x6014>  // b.none
  4088d4:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  4088d8:	add	x3, x0, #0x58
  4088dc:	mov	w2, #0x3c6                 	// #966
  4088e0:	adrp	x0, 40a000 <scols_reset_iter@plt+0x7720>
  4088e4:	add	x1, x0, #0xff0
  4088e8:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  4088ec:	add	x0, x0, #0x10
  4088f0:	bl	402830 <__assert_fail@plt>
  4088f4:	mov	x0, #0x0                   	// #0
  4088f8:	b	408b2c <scols_reset_iter@plt+0x624c>
  4088fc:	ldr	x1, [sp, #24]
  408900:	ldr	x0, [sp, #56]
  408904:	bl	402750 <strspn@plt>
  408908:	mov	x1, x0
  40890c:	ldr	x0, [sp, #56]
  408910:	add	x0, x0, x1
  408914:	str	x0, [sp, #56]
  408918:	ldr	x0, [sp, #56]
  40891c:	ldrsb	w0, [x0]
  408920:	cmp	w0, #0x0
  408924:	b.ne	40893c <scols_reset_iter@plt+0x605c>  // b.any
  408928:	ldr	x0, [sp, #40]
  40892c:	ldr	x1, [sp, #56]
  408930:	str	x1, [x0]
  408934:	mov	x0, #0x0                   	// #0
  408938:	b	408b2c <scols_reset_iter@plt+0x624c>
  40893c:	ldr	w0, [sp, #20]
  408940:	cmp	w0, #0x0
  408944:	b.eq	408a60 <scols_reset_iter@plt+0x6180>  // b.none
  408948:	ldr	x0, [sp, #56]
  40894c:	ldrsb	w0, [x0]
  408950:	mov	w1, w0
  408954:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  408958:	add	x0, x0, #0x20
  40895c:	bl	402760 <strchr@plt>
  408960:	cmp	x0, #0x0
  408964:	b.eq	408a60 <scols_reset_iter@plt+0x6180>  // b.none
  408968:	ldr	x0, [sp, #56]
  40896c:	ldrsb	w0, [x0]
  408970:	strb	w0, [sp, #48]
  408974:	strb	wzr, [sp, #49]
  408978:	ldr	x0, [sp, #56]
  40897c:	add	x0, x0, #0x1
  408980:	add	x1, sp, #0x30
  408984:	bl	4087d0 <scols_reset_iter@plt+0x5ef0>
  408988:	mov	x1, x0
  40898c:	ldr	x0, [sp, #32]
  408990:	str	x1, [x0]
  408994:	ldr	x0, [sp, #32]
  408998:	ldr	x0, [x0]
  40899c:	add	x0, x0, #0x1
  4089a0:	ldr	x1, [sp, #56]
  4089a4:	add	x0, x1, x0
  4089a8:	ldrsb	w0, [x0]
  4089ac:	cmp	w0, #0x0
  4089b0:	b.eq	408a24 <scols_reset_iter@plt+0x6144>  // b.none
  4089b4:	ldr	x0, [sp, #32]
  4089b8:	ldr	x0, [x0]
  4089bc:	add	x0, x0, #0x1
  4089c0:	ldr	x1, [sp, #56]
  4089c4:	add	x0, x1, x0
  4089c8:	ldrsb	w1, [x0]
  4089cc:	ldrsb	w0, [sp, #48]
  4089d0:	cmp	w1, w0
  4089d4:	b.ne	408a24 <scols_reset_iter@plt+0x6144>  // b.any
  4089d8:	ldr	x0, [sp, #32]
  4089dc:	ldr	x0, [x0]
  4089e0:	add	x0, x0, #0x2
  4089e4:	ldr	x1, [sp, #56]
  4089e8:	add	x0, x1, x0
  4089ec:	ldrsb	w0, [x0]
  4089f0:	cmp	w0, #0x0
  4089f4:	b.eq	408a38 <scols_reset_iter@plt+0x6158>  // b.none
  4089f8:	ldr	x0, [sp, #32]
  4089fc:	ldr	x0, [x0]
  408a00:	add	x0, x0, #0x2
  408a04:	ldr	x1, [sp, #56]
  408a08:	add	x0, x1, x0
  408a0c:	ldrsb	w0, [x0]
  408a10:	mov	w1, w0
  408a14:	ldr	x0, [sp, #24]
  408a18:	bl	402760 <strchr@plt>
  408a1c:	cmp	x0, #0x0
  408a20:	b.ne	408a38 <scols_reset_iter@plt+0x6158>  // b.any
  408a24:	ldr	x0, [sp, #40]
  408a28:	ldr	x1, [sp, #56]
  408a2c:	str	x1, [x0]
  408a30:	mov	x0, #0x0                   	// #0
  408a34:	b	408b2c <scols_reset_iter@plt+0x624c>
  408a38:	ldr	x0, [sp, #56]
  408a3c:	add	x1, x0, #0x1
  408a40:	str	x1, [sp, #56]
  408a44:	ldr	x1, [sp, #32]
  408a48:	ldr	x1, [x1]
  408a4c:	add	x1, x1, #0x2
  408a50:	add	x1, x0, x1
  408a54:	ldr	x0, [sp, #40]
  408a58:	str	x1, [x0]
  408a5c:	b	408b28 <scols_reset_iter@plt+0x6248>
  408a60:	ldr	w0, [sp, #20]
  408a64:	cmp	w0, #0x0
  408a68:	b.eq	408af8 <scols_reset_iter@plt+0x6218>  // b.none
  408a6c:	ldr	x1, [sp, #24]
  408a70:	ldr	x0, [sp, #56]
  408a74:	bl	4087d0 <scols_reset_iter@plt+0x5ef0>
  408a78:	mov	x1, x0
  408a7c:	ldr	x0, [sp, #32]
  408a80:	str	x1, [x0]
  408a84:	ldr	x0, [sp, #32]
  408a88:	ldr	x0, [x0]
  408a8c:	ldr	x1, [sp, #56]
  408a90:	add	x0, x1, x0
  408a94:	ldrsb	w0, [x0]
  408a98:	cmp	w0, #0x0
  408a9c:	b.eq	408adc <scols_reset_iter@plt+0x61fc>  // b.none
  408aa0:	ldr	x0, [sp, #32]
  408aa4:	ldr	x0, [x0]
  408aa8:	ldr	x1, [sp, #56]
  408aac:	add	x0, x1, x0
  408ab0:	ldrsb	w0, [x0]
  408ab4:	mov	w1, w0
  408ab8:	ldr	x0, [sp, #24]
  408abc:	bl	402760 <strchr@plt>
  408ac0:	cmp	x0, #0x0
  408ac4:	b.ne	408adc <scols_reset_iter@plt+0x61fc>  // b.any
  408ac8:	ldr	x0, [sp, #40]
  408acc:	ldr	x1, [sp, #56]
  408ad0:	str	x1, [x0]
  408ad4:	mov	x0, #0x0                   	// #0
  408ad8:	b	408b2c <scols_reset_iter@plt+0x624c>
  408adc:	ldr	x0, [sp, #32]
  408ae0:	ldr	x0, [x0]
  408ae4:	ldr	x1, [sp, #56]
  408ae8:	add	x1, x1, x0
  408aec:	ldr	x0, [sp, #40]
  408af0:	str	x1, [x0]
  408af4:	b	408b28 <scols_reset_iter@plt+0x6248>
  408af8:	ldr	x1, [sp, #24]
  408afc:	ldr	x0, [sp, #56]
  408b00:	bl	402810 <strcspn@plt>
  408b04:	mov	x1, x0
  408b08:	ldr	x0, [sp, #32]
  408b0c:	str	x1, [x0]
  408b10:	ldr	x0, [sp, #32]
  408b14:	ldr	x0, [x0]
  408b18:	ldr	x1, [sp, #56]
  408b1c:	add	x1, x1, x0
  408b20:	ldr	x0, [sp, #40]
  408b24:	str	x1, [x0]
  408b28:	ldr	x0, [sp, #56]
  408b2c:	ldp	x29, x30, [sp], #64
  408b30:	ret
  408b34:	stp	x29, x30, [sp, #-48]!
  408b38:	mov	x29, sp
  408b3c:	str	x0, [sp, #24]
  408b40:	ldr	x0, [sp, #24]
  408b44:	bl	4024d0 <fgetc@plt>
  408b48:	str	w0, [sp, #44]
  408b4c:	ldr	w0, [sp, #44]
  408b50:	cmn	w0, #0x1
  408b54:	b.ne	408b60 <scols_reset_iter@plt+0x6280>  // b.any
  408b58:	mov	w0, #0x1                   	// #1
  408b5c:	b	408b70 <scols_reset_iter@plt+0x6290>
  408b60:	ldr	w0, [sp, #44]
  408b64:	cmp	w0, #0xa
  408b68:	b.ne	408b40 <scols_reset_iter@plt+0x6260>  // b.any
  408b6c:	mov	w0, #0x0                   	// #0
  408b70:	ldp	x29, x30, [sp], #48
  408b74:	ret
  408b78:	stp	x29, x30, [sp, #-64]!
  408b7c:	mov	x29, sp
  408b80:	str	x0, [sp, #24]
  408b84:	ldr	x0, [sp, #24]
  408b88:	bl	402850 <getenv@plt>
  408b8c:	str	x0, [sp, #56]
  408b90:	ldr	x0, [sp, #56]
  408b94:	cmp	x0, #0x0
  408b98:	b.eq	408c20 <scols_reset_iter@plt+0x6340>  // b.none
  408b9c:	str	xzr, [sp, #40]
  408ba0:	bl	402840 <__errno_location@plt>
  408ba4:	str	wzr, [x0]
  408ba8:	add	x0, sp, #0x28
  408bac:	mov	w2, #0xa                   	// #10
  408bb0:	mov	x1, x0
  408bb4:	ldr	x0, [sp, #56]
  408bb8:	bl	402670 <strtol@plt>
  408bbc:	str	x0, [sp, #48]
  408bc0:	bl	402840 <__errno_location@plt>
  408bc4:	ldr	w0, [x0]
  408bc8:	cmp	w0, #0x0
  408bcc:	b.ne	408c20 <scols_reset_iter@plt+0x6340>  // b.any
  408bd0:	ldr	x0, [sp, #40]
  408bd4:	cmp	x0, #0x0
  408bd8:	b.eq	408c20 <scols_reset_iter@plt+0x6340>  // b.none
  408bdc:	ldr	x0, [sp, #40]
  408be0:	ldrsb	w0, [x0]
  408be4:	cmp	w0, #0x0
  408be8:	b.ne	408c20 <scols_reset_iter@plt+0x6340>  // b.any
  408bec:	ldr	x0, [sp, #40]
  408bf0:	ldr	x1, [sp, #56]
  408bf4:	cmp	x1, x0
  408bf8:	b.cs	408c20 <scols_reset_iter@plt+0x6340>  // b.hs, b.nlast
  408bfc:	ldr	x0, [sp, #48]
  408c00:	cmp	x0, #0x0
  408c04:	b.le	408c20 <scols_reset_iter@plt+0x6340>
  408c08:	ldr	x1, [sp, #48]
  408c0c:	mov	x0, #0x7fffffff            	// #2147483647
  408c10:	cmp	x1, x0
  408c14:	b.gt	408c20 <scols_reset_iter@plt+0x6340>
  408c18:	ldr	x0, [sp, #48]
  408c1c:	b	408c24 <scols_reset_iter@plt+0x6344>
  408c20:	mov	w0, #0xffffffff            	// #-1
  408c24:	ldp	x29, x30, [sp], #64
  408c28:	ret
  408c2c:	stp	x29, x30, [sp, #-48]!
  408c30:	mov	x29, sp
  408c34:	str	x0, [sp, #24]
  408c38:	str	x1, [sp, #16]
  408c3c:	str	wzr, [sp, #44]
  408c40:	str	wzr, [sp, #40]
  408c44:	add	x0, sp, #0x20
  408c48:	mov	x2, x0
  408c4c:	mov	x1, #0x5413                	// #21523
  408c50:	mov	w0, #0x1                   	// #1
  408c54:	bl	4028b0 <ioctl@plt>
  408c58:	cmp	w0, #0x0
  408c5c:	b.ne	408c70 <scols_reset_iter@plt+0x6390>  // b.any
  408c60:	ldrh	w0, [sp, #34]
  408c64:	str	w0, [sp, #44]
  408c68:	ldrh	w0, [sp, #32]
  408c6c:	str	w0, [sp, #40]
  408c70:	ldr	x0, [sp, #24]
  408c74:	cmp	x0, #0x0
  408c78:	b.eq	408ca4 <scols_reset_iter@plt+0x63c4>  // b.none
  408c7c:	ldr	w0, [sp, #44]
  408c80:	cmp	w0, #0x0
  408c84:	b.gt	408c98 <scols_reset_iter@plt+0x63b8>
  408c88:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  408c8c:	add	x0, x0, #0x60
  408c90:	bl	408b78 <scols_reset_iter@plt+0x6298>
  408c94:	str	w0, [sp, #44]
  408c98:	ldr	x0, [sp, #24]
  408c9c:	ldr	w1, [sp, #44]
  408ca0:	str	w1, [x0]
  408ca4:	ldr	x0, [sp, #16]
  408ca8:	cmp	x0, #0x0
  408cac:	b.eq	408cd8 <scols_reset_iter@plt+0x63f8>  // b.none
  408cb0:	ldr	w0, [sp, #40]
  408cb4:	cmp	w0, #0x0
  408cb8:	b.gt	408ccc <scols_reset_iter@plt+0x63ec>
  408cbc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  408cc0:	add	x0, x0, #0x68
  408cc4:	bl	408b78 <scols_reset_iter@plt+0x6298>
  408cc8:	str	w0, [sp, #40]
  408ccc:	ldr	x0, [sp, #16]
  408cd0:	ldr	w1, [sp, #40]
  408cd4:	str	w1, [x0]
  408cd8:	mov	w0, #0x0                   	// #0
  408cdc:	ldp	x29, x30, [sp], #48
  408ce0:	ret
  408ce4:	stp	x29, x30, [sp, #-48]!
  408ce8:	mov	x29, sp
  408cec:	str	w0, [sp, #28]
  408cf0:	str	wzr, [sp, #44]
  408cf4:	add	x0, sp, #0x2c
  408cf8:	mov	x1, #0x0                   	// #0
  408cfc:	bl	408c2c <scols_reset_iter@plt+0x634c>
  408d00:	ldr	w0, [sp, #44]
  408d04:	cmp	w0, #0x0
  408d08:	b.le	408d14 <scols_reset_iter@plt+0x6434>
  408d0c:	ldr	w0, [sp, #44]
  408d10:	b	408d18 <scols_reset_iter@plt+0x6438>
  408d14:	ldr	w0, [sp, #28]
  408d18:	ldp	x29, x30, [sp], #48
  408d1c:	ret
  408d20:	stp	x29, x30, [sp, #-16]!
  408d24:	mov	x29, sp
  408d28:	mov	w0, #0x0                   	// #0
  408d2c:	bl	4027a0 <isatty@plt>
  408d30:	cmp	w0, #0x0
  408d34:	b.eq	408d40 <scols_reset_iter@plt+0x6460>  // b.none
  408d38:	mov	w0, #0x0                   	// #0
  408d3c:	b	408d74 <scols_reset_iter@plt+0x6494>
  408d40:	mov	w0, #0x1                   	// #1
  408d44:	bl	4027a0 <isatty@plt>
  408d48:	cmp	w0, #0x0
  408d4c:	b.eq	408d58 <scols_reset_iter@plt+0x6478>  // b.none
  408d50:	mov	w0, #0x1                   	// #1
  408d54:	b	408d74 <scols_reset_iter@plt+0x6494>
  408d58:	mov	w0, #0x2                   	// #2
  408d5c:	bl	4027a0 <isatty@plt>
  408d60:	cmp	w0, #0x0
  408d64:	b.eq	408d70 <scols_reset_iter@plt+0x6490>  // b.none
  408d68:	mov	w0, #0x2                   	// #2
  408d6c:	b	408d74 <scols_reset_iter@plt+0x6494>
  408d70:	mov	w0, #0xffffffea            	// #-22
  408d74:	ldp	x29, x30, [sp], #16
  408d78:	ret
  408d7c:	stp	x29, x30, [sp, #-80]!
  408d80:	mov	x29, sp
  408d84:	str	x0, [sp, #40]
  408d88:	str	x1, [sp, #32]
  408d8c:	str	x2, [sp, #24]
  408d90:	ldr	x0, [sp, #32]
  408d94:	cmp	x0, #0x0
  408d98:	b.eq	408da4 <scols_reset_iter@plt+0x64c4>  // b.none
  408d9c:	ldr	x0, [sp, #32]
  408da0:	str	xzr, [x0]
  408da4:	ldr	x0, [sp, #40]
  408da8:	cmp	x0, #0x0
  408dac:	b.eq	408db8 <scols_reset_iter@plt+0x64d8>  // b.none
  408db0:	ldr	x0, [sp, #40]
  408db4:	str	xzr, [x0]
  408db8:	ldr	x0, [sp, #24]
  408dbc:	cmp	x0, #0x0
  408dc0:	b.eq	408dcc <scols_reset_iter@plt+0x64ec>  // b.none
  408dc4:	ldr	x0, [sp, #24]
  408dc8:	str	xzr, [x0]
  408dcc:	bl	408d20 <scols_reset_iter@plt+0x6440>
  408dd0:	str	w0, [sp, #60]
  408dd4:	ldr	w0, [sp, #60]
  408dd8:	cmp	w0, #0x0
  408ddc:	b.ge	408de8 <scols_reset_iter@plt+0x6508>  // b.tcont
  408de0:	ldr	w0, [sp, #60]
  408de4:	b	408f00 <scols_reset_iter@plt+0x6620>
  408de8:	ldr	w0, [sp, #60]
  408dec:	bl	4023a0 <ttyname@plt>
  408df0:	str	x0, [sp, #72]
  408df4:	ldr	x0, [sp, #72]
  408df8:	cmp	x0, #0x0
  408dfc:	b.ne	408e08 <scols_reset_iter@plt+0x6528>  // b.any
  408e00:	mov	w0, #0xffffffff            	// #-1
  408e04:	b	408f00 <scols_reset_iter@plt+0x6620>
  408e08:	ldr	x0, [sp, #40]
  408e0c:	cmp	x0, #0x0
  408e10:	b.eq	408e20 <scols_reset_iter@plt+0x6540>  // b.none
  408e14:	ldr	x0, [sp, #40]
  408e18:	ldr	x1, [sp, #72]
  408e1c:	str	x1, [x0]
  408e20:	ldr	x0, [sp, #32]
  408e24:	cmp	x0, #0x0
  408e28:	b.ne	408e38 <scols_reset_iter@plt+0x6558>  // b.any
  408e2c:	ldr	x0, [sp, #24]
  408e30:	cmp	x0, #0x0
  408e34:	b.eq	408e68 <scols_reset_iter@plt+0x6588>  // b.none
  408e38:	mov	x2, #0x5                   	// #5
  408e3c:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  408e40:	add	x1, x0, #0x70
  408e44:	ldr	x0, [sp, #72]
  408e48:	bl	4024a0 <strncmp@plt>
  408e4c:	cmp	w0, #0x0
  408e50:	b.ne	408e60 <scols_reset_iter@plt+0x6580>  // b.any
  408e54:	ldr	x0, [sp, #72]
  408e58:	add	x0, x0, #0x5
  408e5c:	b	408e64 <scols_reset_iter@plt+0x6584>
  408e60:	ldr	x0, [sp, #72]
  408e64:	str	x0, [sp, #72]
  408e68:	ldr	x0, [sp, #32]
  408e6c:	cmp	x0, #0x0
  408e70:	b.eq	408e80 <scols_reset_iter@plt+0x65a0>  // b.none
  408e74:	ldr	x0, [sp, #32]
  408e78:	ldr	x1, [sp, #72]
  408e7c:	str	x1, [x0]
  408e80:	ldr	x0, [sp, #24]
  408e84:	cmp	x0, #0x0
  408e88:	b.eq	408efc <scols_reset_iter@plt+0x661c>  // b.none
  408e8c:	ldr	x0, [sp, #72]
  408e90:	str	x0, [sp, #64]
  408e94:	b	408ee0 <scols_reset_iter@plt+0x6600>
  408e98:	bl	402660 <__ctype_b_loc@plt>
  408e9c:	ldr	x1, [x0]
  408ea0:	ldr	x0, [sp, #64]
  408ea4:	ldrsb	w0, [x0]
  408ea8:	sxtb	x0, w0
  408eac:	lsl	x0, x0, #1
  408eb0:	add	x0, x1, x0
  408eb4:	ldrh	w0, [x0]
  408eb8:	and	w0, w0, #0x800
  408ebc:	cmp	w0, #0x0
  408ec0:	b.eq	408ed4 <scols_reset_iter@plt+0x65f4>  // b.none
  408ec4:	ldr	x0, [sp, #24]
  408ec8:	ldr	x1, [sp, #64]
  408ecc:	str	x1, [x0]
  408ed0:	b	408efc <scols_reset_iter@plt+0x661c>
  408ed4:	ldr	x0, [sp, #64]
  408ed8:	add	x0, x0, #0x1
  408edc:	str	x0, [sp, #64]
  408ee0:	ldr	x0, [sp, #64]
  408ee4:	cmp	x0, #0x0
  408ee8:	b.eq	408efc <scols_reset_iter@plt+0x661c>  // b.none
  408eec:	ldr	x0, [sp, #64]
  408ef0:	ldrsb	w0, [x0]
  408ef4:	cmp	w0, #0x0
  408ef8:	b.ne	408e98 <scols_reset_iter@plt+0x65b8>  // b.any
  408efc:	mov	w0, #0x0                   	// #0
  408f00:	ldp	x29, x30, [sp], #80
  408f04:	ret
  408f08:	stp	x29, x30, [sp, #-32]!
  408f0c:	mov	x29, sp
  408f10:	str	x0, [sp, #24]
  408f14:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  408f18:	add	x0, x0, #0x78
  408f1c:	bl	402850 <getenv@plt>
  408f20:	mov	x1, x0
  408f24:	ldr	x0, [sp, #24]
  408f28:	str	x1, [x0]
  408f2c:	ldr	x0, [sp, #24]
  408f30:	ldr	x0, [x0]
  408f34:	cmp	x0, #0x0
  408f38:	b.eq	408f44 <scols_reset_iter@plt+0x6664>  // b.none
  408f3c:	mov	w0, #0xffffffea            	// #-22
  408f40:	b	408f48 <scols_reset_iter@plt+0x6668>
  408f44:	mov	w0, #0x0                   	// #0
  408f48:	ldp	x29, x30, [sp], #32
  408f4c:	ret
  408f50:	stp	x29, x30, [sp, #-48]!
  408f54:	mov	x29, sp
  408f58:	str	x0, [sp, #24]
  408f5c:	ldr	x0, [sp, #24]
  408f60:	cmp	x0, #0x0
  408f64:	b.eq	408fa8 <scols_reset_iter@plt+0x66c8>  // b.none
  408f68:	ldr	x0, [sp, #24]
  408f6c:	str	x0, [sp, #40]
  408f70:	b	408f8c <scols_reset_iter@plt+0x66ac>
  408f74:	ldr	x0, [sp, #40]
  408f78:	ldr	x0, [x0]
  408f7c:	bl	4026b0 <free@plt>
  408f80:	ldr	x0, [sp, #40]
  408f84:	add	x0, x0, #0x8
  408f88:	str	x0, [sp, #40]
  408f8c:	ldr	x0, [sp, #40]
  408f90:	ldr	x0, [x0]
  408f94:	cmp	x0, #0x0
  408f98:	b.ne	408f74 <scols_reset_iter@plt+0x6694>  // b.any
  408f9c:	ldr	x0, [sp, #24]
  408fa0:	str	xzr, [x0]
  408fa4:	b	408fac <scols_reset_iter@plt+0x66cc>
  408fa8:	nop
  408fac:	ldp	x29, x30, [sp], #48
  408fb0:	ret
  408fb4:	stp	x29, x30, [sp, #-32]!
  408fb8:	mov	x29, sp
  408fbc:	str	x0, [sp, #24]
  408fc0:	ldr	x0, [sp, #24]
  408fc4:	bl	408f50 <scols_reset_iter@plt+0x6670>
  408fc8:	ldr	x0, [sp, #24]
  408fcc:	bl	4026b0 <free@plt>
  408fd0:	mov	x0, #0x0                   	// #0
  408fd4:	ldp	x29, x30, [sp], #32
  408fd8:	ret
  408fdc:	stp	x29, x30, [sp, #-48]!
  408fe0:	mov	x29, sp
  408fe4:	str	x0, [sp, #24]
  408fe8:	ldr	x0, [sp, #24]
  408fec:	bl	4090a4 <scols_reset_iter@plt+0x67c4>
  408ff0:	add	w0, w0, #0x1
  408ff4:	mov	w0, w0
  408ff8:	lsl	x0, x0, #3
  408ffc:	bl	402470 <malloc@plt>
  409000:	str	x0, [sp, #32]
  409004:	ldr	x0, [sp, #32]
  409008:	str	x0, [sp, #40]
  40900c:	ldr	x0, [sp, #32]
  409010:	cmp	x0, #0x0
  409014:	b.ne	409020 <scols_reset_iter@plt+0x6740>  // b.any
  409018:	mov	x0, #0x0                   	// #0
  40901c:	b	40909c <scols_reset_iter@plt+0x67bc>
  409020:	ldr	x0, [sp, #24]
  409024:	cmp	x0, #0x0
  409028:	b.eq	409090 <scols_reset_iter@plt+0x67b0>  // b.none
  40902c:	b	409080 <scols_reset_iter@plt+0x67a0>
  409030:	ldr	x0, [sp, #24]
  409034:	ldr	x0, [x0]
  409038:	bl	402550 <strdup@plt>
  40903c:	mov	x1, x0
  409040:	ldr	x0, [sp, #40]
  409044:	str	x1, [x0]
  409048:	ldr	x0, [sp, #40]
  40904c:	ldr	x0, [x0]
  409050:	cmp	x0, #0x0
  409054:	b.ne	409068 <scols_reset_iter@plt+0x6788>  // b.any
  409058:	ldr	x0, [sp, #32]
  40905c:	bl	408fb4 <scols_reset_iter@plt+0x66d4>
  409060:	mov	x0, #0x0                   	// #0
  409064:	b	40909c <scols_reset_iter@plt+0x67bc>
  409068:	ldr	x0, [sp, #40]
  40906c:	add	x0, x0, #0x8
  409070:	str	x0, [sp, #40]
  409074:	ldr	x0, [sp, #24]
  409078:	add	x0, x0, #0x8
  40907c:	str	x0, [sp, #24]
  409080:	ldr	x0, [sp, #24]
  409084:	ldr	x0, [x0]
  409088:	cmp	x0, #0x0
  40908c:	b.ne	409030 <scols_reset_iter@plt+0x6750>  // b.any
  409090:	ldr	x0, [sp, #40]
  409094:	str	xzr, [x0]
  409098:	ldr	x0, [sp, #32]
  40909c:	ldp	x29, x30, [sp], #48
  4090a0:	ret
  4090a4:	sub	sp, sp, #0x20
  4090a8:	str	x0, [sp, #8]
  4090ac:	str	wzr, [sp, #28]
  4090b0:	ldr	x0, [sp, #8]
  4090b4:	cmp	x0, #0x0
  4090b8:	b.ne	4090dc <scols_reset_iter@plt+0x67fc>  // b.any
  4090bc:	mov	w0, #0x0                   	// #0
  4090c0:	b	4090f0 <scols_reset_iter@plt+0x6810>
  4090c4:	ldr	w0, [sp, #28]
  4090c8:	add	w0, w0, #0x1
  4090cc:	str	w0, [sp, #28]
  4090d0:	ldr	x0, [sp, #8]
  4090d4:	add	x0, x0, #0x8
  4090d8:	str	x0, [sp, #8]
  4090dc:	ldr	x0, [sp, #8]
  4090e0:	ldr	x0, [x0]
  4090e4:	cmp	x0, #0x0
  4090e8:	b.ne	4090c4 <scols_reset_iter@plt+0x67e4>  // b.any
  4090ec:	ldr	w0, [sp, #28]
  4090f0:	add	sp, sp, #0x20
  4090f4:	ret
  4090f8:	stp	x29, x30, [sp, #-112]!
  4090fc:	mov	x29, sp
  409100:	stp	x19, x20, [sp, #16]
  409104:	str	x0, [sp, #40]
  409108:	mov	x19, x1
  40910c:	str	wzr, [sp, #108]
  409110:	str	wzr, [sp, #104]
  409114:	ldr	x0, [sp, #40]
  409118:	cmp	x0, #0x0
  40911c:	b.eq	4091d0 <scols_reset_iter@plt+0x68f0>  // b.none
  409120:	ldr	x0, [sp, #40]
  409124:	cmn	x0, #0x1
  409128:	cset	w0, ne  // ne = any
  40912c:	and	w0, w0, #0xff
  409130:	str	w0, [sp, #108]
  409134:	add	x2, sp, #0x38
  409138:	mov	x3, x19
  40913c:	ldp	x0, x1, [x3]
  409140:	stp	x0, x1, [x2]
  409144:	ldp	x0, x1, [x3, #16]
  409148:	stp	x0, x1, [x2, #16]
  40914c:	b	40916c <scols_reset_iter@plt+0x688c>
  409150:	ldr	x0, [sp, #96]
  409154:	cmn	x0, #0x1
  409158:	b.ne	409160 <scols_reset_iter@plt+0x6880>  // b.any
  40915c:	b	40916c <scols_reset_iter@plt+0x688c>
  409160:	ldr	w0, [sp, #108]
  409164:	add	w0, w0, #0x1
  409168:	str	w0, [sp, #108]
  40916c:	ldr	w1, [sp, #80]
  409170:	ldr	x0, [sp, #56]
  409174:	cmp	w1, #0x0
  409178:	b.lt	40918c <scols_reset_iter@plt+0x68ac>  // b.tstop
  40917c:	add	x1, x0, #0xf
  409180:	and	x1, x1, #0xfffffffffffffff8
  409184:	str	x1, [sp, #56]
  409188:	b	4091bc <scols_reset_iter@plt+0x68dc>
  40918c:	add	w2, w1, #0x8
  409190:	str	w2, [sp, #80]
  409194:	ldr	w2, [sp, #80]
  409198:	cmp	w2, #0x0
  40919c:	b.le	4091b0 <scols_reset_iter@plt+0x68d0>
  4091a0:	add	x1, x0, #0xf
  4091a4:	and	x1, x1, #0xfffffffffffffff8
  4091a8:	str	x1, [sp, #56]
  4091ac:	b	4091bc <scols_reset_iter@plt+0x68dc>
  4091b0:	ldr	x2, [sp, #64]
  4091b4:	sxtw	x0, w1
  4091b8:	add	x0, x2, x0
  4091bc:	ldr	x0, [x0]
  4091c0:	str	x0, [sp, #96]
  4091c4:	ldr	x0, [sp, #96]
  4091c8:	cmp	x0, #0x0
  4091cc:	b.ne	409150 <scols_reset_iter@plt+0x6870>  // b.any
  4091d0:	ldr	w0, [sp, #108]
  4091d4:	add	w0, w0, #0x1
  4091d8:	mov	w0, w0
  4091dc:	lsl	x0, x0, #3
  4091e0:	bl	402470 <malloc@plt>
  4091e4:	str	x0, [sp, #88]
  4091e8:	ldr	x0, [sp, #88]
  4091ec:	cmp	x0, #0x0
  4091f0:	b.ne	4091fc <scols_reset_iter@plt+0x691c>  // b.any
  4091f4:	mov	x0, #0x0                   	// #0
  4091f8:	b	409348 <scols_reset_iter@plt+0x6a68>
  4091fc:	ldr	x0, [sp, #40]
  409200:	cmp	x0, #0x0
  409204:	b.eq	409314 <scols_reset_iter@plt+0x6a34>  // b.none
  409208:	ldr	x0, [sp, #40]
  40920c:	cmn	x0, #0x1
  409210:	b.eq	4092b0 <scols_reset_iter@plt+0x69d0>  // b.none
  409214:	ldr	w0, [sp, #104]
  409218:	lsl	x0, x0, #3
  40921c:	ldr	x1, [sp, #88]
  409220:	add	x20, x1, x0
  409224:	ldr	x0, [sp, #40]
  409228:	bl	402550 <strdup@plt>
  40922c:	str	x0, [x20]
  409230:	ldr	w0, [sp, #104]
  409234:	lsl	x0, x0, #3
  409238:	ldr	x1, [sp, #88]
  40923c:	add	x0, x1, x0
  409240:	ldr	x0, [x0]
  409244:	cmp	x0, #0x0
  409248:	b.eq	409330 <scols_reset_iter@plt+0x6a50>  // b.none
  40924c:	ldr	w0, [sp, #104]
  409250:	add	w0, w0, #0x1
  409254:	str	w0, [sp, #104]
  409258:	b	4092b0 <scols_reset_iter@plt+0x69d0>
  40925c:	ldr	x0, [sp, #96]
  409260:	cmn	x0, #0x1
  409264:	b.ne	40926c <scols_reset_iter@plt+0x698c>  // b.any
  409268:	b	4092b0 <scols_reset_iter@plt+0x69d0>
  40926c:	ldr	w0, [sp, #104]
  409270:	lsl	x0, x0, #3
  409274:	ldr	x1, [sp, #88]
  409278:	add	x20, x1, x0
  40927c:	ldr	x0, [sp, #96]
  409280:	bl	402550 <strdup@plt>
  409284:	str	x0, [x20]
  409288:	ldr	w0, [sp, #104]
  40928c:	lsl	x0, x0, #3
  409290:	ldr	x1, [sp, #88]
  409294:	add	x0, x1, x0
  409298:	ldr	x0, [x0]
  40929c:	cmp	x0, #0x0
  4092a0:	b.eq	409338 <scols_reset_iter@plt+0x6a58>  // b.none
  4092a4:	ldr	w0, [sp, #104]
  4092a8:	add	w0, w0, #0x1
  4092ac:	str	w0, [sp, #104]
  4092b0:	ldr	w1, [x19, #24]
  4092b4:	ldr	x0, [x19]
  4092b8:	cmp	w1, #0x0
  4092bc:	b.lt	4092d0 <scols_reset_iter@plt+0x69f0>  // b.tstop
  4092c0:	add	x1, x0, #0xf
  4092c4:	and	x1, x1, #0xfffffffffffffff8
  4092c8:	str	x1, [x19]
  4092cc:	b	409300 <scols_reset_iter@plt+0x6a20>
  4092d0:	add	w2, w1, #0x8
  4092d4:	str	w2, [x19, #24]
  4092d8:	ldr	w2, [x19, #24]
  4092dc:	cmp	w2, #0x0
  4092e0:	b.le	4092f4 <scols_reset_iter@plt+0x6a14>
  4092e4:	add	x1, x0, #0xf
  4092e8:	and	x1, x1, #0xfffffffffffffff8
  4092ec:	str	x1, [x19]
  4092f0:	b	409300 <scols_reset_iter@plt+0x6a20>
  4092f4:	ldr	x2, [x19, #8]
  4092f8:	sxtw	x0, w1
  4092fc:	add	x0, x2, x0
  409300:	ldr	x0, [x0]
  409304:	str	x0, [sp, #96]
  409308:	ldr	x0, [sp, #96]
  40930c:	cmp	x0, #0x0
  409310:	b.ne	40925c <scols_reset_iter@plt+0x697c>  // b.any
  409314:	ldr	w0, [sp, #104]
  409318:	lsl	x0, x0, #3
  40931c:	ldr	x1, [sp, #88]
  409320:	add	x0, x1, x0
  409324:	str	xzr, [x0]
  409328:	ldr	x0, [sp, #88]
  40932c:	b	409348 <scols_reset_iter@plt+0x6a68>
  409330:	nop
  409334:	b	40933c <scols_reset_iter@plt+0x6a5c>
  409338:	nop
  40933c:	ldr	x0, [sp, #88]
  409340:	bl	408fb4 <scols_reset_iter@plt+0x66d4>
  409344:	mov	x0, #0x0                   	// #0
  409348:	ldp	x19, x20, [sp, #16]
  40934c:	ldp	x29, x30, [sp], #112
  409350:	ret
  409354:	stp	x29, x30, [sp, #-304]!
  409358:	mov	x29, sp
  40935c:	str	x0, [sp, #56]
  409360:	str	x1, [sp, #248]
  409364:	str	x2, [sp, #256]
  409368:	str	x3, [sp, #264]
  40936c:	str	x4, [sp, #272]
  409370:	str	x5, [sp, #280]
  409374:	str	x6, [sp, #288]
  409378:	str	x7, [sp, #296]
  40937c:	str	q0, [sp, #112]
  409380:	str	q1, [sp, #128]
  409384:	str	q2, [sp, #144]
  409388:	str	q3, [sp, #160]
  40938c:	str	q4, [sp, #176]
  409390:	str	q5, [sp, #192]
  409394:	str	q6, [sp, #208]
  409398:	str	q7, [sp, #224]
  40939c:	add	x0, sp, #0x130
  4093a0:	str	x0, [sp, #72]
  4093a4:	add	x0, sp, #0x130
  4093a8:	str	x0, [sp, #80]
  4093ac:	add	x0, sp, #0xf0
  4093b0:	str	x0, [sp, #88]
  4093b4:	mov	w0, #0xffffffc8            	// #-56
  4093b8:	str	w0, [sp, #96]
  4093bc:	mov	w0, #0xffffff80            	// #-128
  4093c0:	str	w0, [sp, #100]
  4093c4:	add	x2, sp, #0x10
  4093c8:	add	x3, sp, #0x48
  4093cc:	ldp	x0, x1, [x3]
  4093d0:	stp	x0, x1, [x2]
  4093d4:	ldp	x0, x1, [x3, #16]
  4093d8:	stp	x0, x1, [x2, #16]
  4093dc:	add	x0, sp, #0x10
  4093e0:	mov	x1, x0
  4093e4:	ldr	x0, [sp, #56]
  4093e8:	bl	4090f8 <scols_reset_iter@plt+0x6818>
  4093ec:	str	x0, [sp, #104]
  4093f0:	ldr	x0, [sp, #104]
  4093f4:	ldp	x29, x30, [sp], #304
  4093f8:	ret
  4093fc:	stp	x29, x30, [sp, #-48]!
  409400:	mov	x29, sp
  409404:	str	x0, [sp, #24]
  409408:	str	x1, [sp, #16]
  40940c:	ldr	x0, [sp, #16]
  409410:	str	x0, [sp, #40]
  409414:	b	409450 <scols_reset_iter@plt+0x6b70>
  409418:	ldr	x0, [sp, #40]
  40941c:	ldr	x0, [x0]
  409420:	mov	x1, x0
  409424:	ldr	x0, [sp, #24]
  409428:	bl	409a78 <scols_reset_iter@plt+0x7198>
  40942c:	str	w0, [sp, #36]
  409430:	ldr	w0, [sp, #36]
  409434:	cmp	w0, #0x0
  409438:	b.ge	409444 <scols_reset_iter@plt+0x6b64>  // b.tcont
  40943c:	ldr	w0, [sp, #36]
  409440:	b	409470 <scols_reset_iter@plt+0x6b90>
  409444:	ldr	x0, [sp, #40]
  409448:	add	x0, x0, #0x8
  40944c:	str	x0, [sp, #40]
  409450:	ldr	x0, [sp, #40]
  409454:	cmp	x0, #0x0
  409458:	b.eq	40946c <scols_reset_iter@plt+0x6b8c>  // b.none
  40945c:	ldr	x0, [sp, #40]
  409460:	ldr	x0, [x0]
  409464:	cmp	x0, #0x0
  409468:	b.ne	409418 <scols_reset_iter@plt+0x6b38>  // b.any
  40946c:	mov	w0, #0x0                   	// #0
  409470:	ldp	x29, x30, [sp], #48
  409474:	ret
  409478:	stp	x29, x30, [sp, #-80]!
  40947c:	mov	x29, sp
  409480:	str	x0, [sp, #40]
  409484:	str	x1, [sp, #32]
  409488:	str	x2, [sp, #24]
  40948c:	ldr	x0, [sp, #32]
  409490:	str	x0, [sp, #72]
  409494:	b	4094f8 <scols_reset_iter@plt+0x6c18>
  409498:	ldr	x0, [sp, #72]
  40949c:	ldr	x0, [x0]
  4094a0:	ldr	x1, [sp, #24]
  4094a4:	bl	4086a8 <scols_reset_iter@plt+0x5dc8>
  4094a8:	str	x0, [sp, #64]
  4094ac:	ldr	x0, [sp, #64]
  4094b0:	cmp	x0, #0x0
  4094b4:	b.ne	4094c0 <scols_reset_iter@plt+0x6be0>  // b.any
  4094b8:	mov	w0, #0xfffffff4            	// #-12
  4094bc:	b	409518 <scols_reset_iter@plt+0x6c38>
  4094c0:	ldr	x1, [sp, #64]
  4094c4:	ldr	x0, [sp, #40]
  4094c8:	bl	409800 <scols_reset_iter@plt+0x6f20>
  4094cc:	str	w0, [sp, #60]
  4094d0:	ldr	w0, [sp, #60]
  4094d4:	cmp	w0, #0x0
  4094d8:	b.ge	4094ec <scols_reset_iter@plt+0x6c0c>  // b.tcont
  4094dc:	ldr	x0, [sp, #64]
  4094e0:	bl	4026b0 <free@plt>
  4094e4:	ldr	w0, [sp, #60]
  4094e8:	b	409518 <scols_reset_iter@plt+0x6c38>
  4094ec:	ldr	x0, [sp, #72]
  4094f0:	add	x0, x0, #0x8
  4094f4:	str	x0, [sp, #72]
  4094f8:	ldr	x0, [sp, #72]
  4094fc:	cmp	x0, #0x0
  409500:	b.eq	409514 <scols_reset_iter@plt+0x6c34>  // b.none
  409504:	ldr	x0, [sp, #72]
  409508:	ldr	x0, [x0]
  40950c:	cmp	x0, #0x0
  409510:	b.ne	409498 <scols_reset_iter@plt+0x6bb8>  // b.any
  409514:	mov	w0, #0x0                   	// #0
  409518:	ldp	x29, x30, [sp], #80
  40951c:	ret
  409520:	stp	x29, x30, [sp, #-96]!
  409524:	mov	x29, sp
  409528:	str	x19, [sp, #16]
  40952c:	str	x0, [sp, #40]
  409530:	str	x1, [sp, #32]
  409534:	ldr	x0, [sp, #40]
  409538:	cmp	x0, #0x0
  40953c:	b.ne	409560 <scols_reset_iter@plt+0x6c80>  // b.any
  409540:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  409544:	add	x3, x0, #0xa0
  409548:	mov	w2, #0xc1                  	// #193
  40954c:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  409550:	add	x1, x0, #0x80
  409554:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  409558:	add	x0, x0, #0x90
  40955c:	bl	402830 <__assert_fail@plt>
  409560:	str	wzr, [sp, #84]
  409564:	ldr	x0, [sp, #40]
  409568:	str	x0, [sp, #64]
  40956c:	add	x1, sp, #0x38
  409570:	add	x0, sp, #0x40
  409574:	mov	w3, #0x0                   	// #0
  409578:	ldr	x2, [sp, #32]
  40957c:	bl	40888c <scols_reset_iter@plt+0x5fac>
  409580:	str	x0, [sp, #88]
  409584:	b	4095ac <scols_reset_iter@plt+0x6ccc>
  409588:	ldr	w0, [sp, #84]
  40958c:	add	w0, w0, #0x1
  409590:	str	w0, [sp, #84]
  409594:	add	x1, sp, #0x38
  409598:	add	x0, sp, #0x40
  40959c:	mov	w3, #0x0                   	// #0
  4095a0:	ldr	x2, [sp, #32]
  4095a4:	bl	40888c <scols_reset_iter@plt+0x5fac>
  4095a8:	str	x0, [sp, #88]
  4095ac:	ldr	x0, [sp, #88]
  4095b0:	cmp	x0, #0x0
  4095b4:	b.ne	409588 <scols_reset_iter@plt+0x6ca8>  // b.any
  4095b8:	ldr	w0, [sp, #84]
  4095bc:	add	w0, w0, #0x1
  4095c0:	mov	w0, w0
  4095c4:	lsl	x0, x0, #3
  4095c8:	bl	402470 <malloc@plt>
  4095cc:	str	x0, [sp, #72]
  4095d0:	ldr	x0, [sp, #72]
  4095d4:	cmp	x0, #0x0
  4095d8:	b.ne	4095e4 <scols_reset_iter@plt+0x6d04>  // b.any
  4095dc:	mov	x0, #0x0                   	// #0
  4095e0:	b	4096a4 <scols_reset_iter@plt+0x6dc4>
  4095e4:	str	wzr, [sp, #80]
  4095e8:	ldr	x0, [sp, #40]
  4095ec:	str	x0, [sp, #64]
  4095f0:	add	x1, sp, #0x38
  4095f4:	add	x0, sp, #0x40
  4095f8:	mov	w3, #0x0                   	// #0
  4095fc:	ldr	x2, [sp, #32]
  409600:	bl	40888c <scols_reset_iter@plt+0x5fac>
  409604:	str	x0, [sp, #88]
  409608:	b	409680 <scols_reset_iter@plt+0x6da0>
  40960c:	ldr	x2, [sp, #56]
  409610:	ldr	w0, [sp, #80]
  409614:	lsl	x0, x0, #3
  409618:	ldr	x1, [sp, #72]
  40961c:	add	x19, x1, x0
  409620:	mov	x1, x2
  409624:	ldr	x0, [sp, #88]
  409628:	bl	402740 <strndup@plt>
  40962c:	str	x0, [x19]
  409630:	ldr	w0, [sp, #80]
  409634:	lsl	x0, x0, #3
  409638:	ldr	x1, [sp, #72]
  40963c:	add	x0, x1, x0
  409640:	ldr	x0, [x0]
  409644:	cmp	x0, #0x0
  409648:	b.ne	40965c <scols_reset_iter@plt+0x6d7c>  // b.any
  40964c:	ldr	x0, [sp, #72]
  409650:	bl	408fb4 <scols_reset_iter@plt+0x66d4>
  409654:	mov	x0, #0x0                   	// #0
  409658:	b	4096a4 <scols_reset_iter@plt+0x6dc4>
  40965c:	ldr	w0, [sp, #80]
  409660:	add	w0, w0, #0x1
  409664:	str	w0, [sp, #80]
  409668:	add	x1, sp, #0x38
  40966c:	add	x0, sp, #0x40
  409670:	mov	w3, #0x0                   	// #0
  409674:	ldr	x2, [sp, #32]
  409678:	bl	40888c <scols_reset_iter@plt+0x5fac>
  40967c:	str	x0, [sp, #88]
  409680:	ldr	x0, [sp, #88]
  409684:	cmp	x0, #0x0
  409688:	b.ne	40960c <scols_reset_iter@plt+0x6d2c>  // b.any
  40968c:	ldr	w0, [sp, #80]
  409690:	lsl	x0, x0, #3
  409694:	ldr	x1, [sp, #72]
  409698:	add	x0, x1, x0
  40969c:	str	xzr, [x0]
  4096a0:	ldr	x0, [sp, #72]
  4096a4:	ldr	x19, [sp, #16]
  4096a8:	ldp	x29, x30, [sp], #96
  4096ac:	ret
  4096b0:	stp	x29, x30, [sp, #-80]!
  4096b4:	mov	x29, sp
  4096b8:	str	x0, [sp, #24]
  4096bc:	str	x1, [sp, #16]
  4096c0:	ldr	x0, [sp, #16]
  4096c4:	cmp	x0, #0x0
  4096c8:	b.ne	4096d8 <scols_reset_iter@plt+0x6df8>  // b.any
  4096cc:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  4096d0:	add	x0, x0, #0x98
  4096d4:	str	x0, [sp, #16]
  4096d8:	ldr	x0, [sp, #16]
  4096dc:	bl	4022c0 <strlen@plt>
  4096e0:	str	x0, [sp, #48]
  4096e4:	str	xzr, [sp, #56]
  4096e8:	ldr	x0, [sp, #24]
  4096ec:	str	x0, [sp, #64]
  4096f0:	b	409738 <scols_reset_iter@plt+0x6e58>
  4096f4:	ldr	x0, [sp, #56]
  4096f8:	cmp	x0, #0x0
  4096fc:	b.eq	409710 <scols_reset_iter@plt+0x6e30>  // b.none
  409700:	ldr	x1, [sp, #56]
  409704:	ldr	x0, [sp, #48]
  409708:	add	x0, x1, x0
  40970c:	str	x0, [sp, #56]
  409710:	ldr	x0, [sp, #64]
  409714:	ldr	x0, [x0]
  409718:	bl	4022c0 <strlen@plt>
  40971c:	mov	x1, x0
  409720:	ldr	x0, [sp, #56]
  409724:	add	x0, x0, x1
  409728:	str	x0, [sp, #56]
  40972c:	ldr	x0, [sp, #64]
  409730:	add	x0, x0, #0x8
  409734:	str	x0, [sp, #64]
  409738:	ldr	x0, [sp, #64]
  40973c:	cmp	x0, #0x0
  409740:	b.eq	409754 <scols_reset_iter@plt+0x6e74>  // b.none
  409744:	ldr	x0, [sp, #64]
  409748:	ldr	x0, [x0]
  40974c:	cmp	x0, #0x0
  409750:	b.ne	4096f4 <scols_reset_iter@plt+0x6e14>  // b.any
  409754:	ldr	x0, [sp, #56]
  409758:	add	x0, x0, #0x1
  40975c:	bl	402470 <malloc@plt>
  409760:	str	x0, [sp, #40]
  409764:	ldr	x0, [sp, #40]
  409768:	cmp	x0, #0x0
  40976c:	b.ne	409778 <scols_reset_iter@plt+0x6e98>  // b.any
  409770:	mov	x0, #0x0                   	// #0
  409774:	b	4097f8 <scols_reset_iter@plt+0x6f18>
  409778:	ldr	x0, [sp, #40]
  40977c:	str	x0, [sp, #72]
  409780:	ldr	x0, [sp, #24]
  409784:	str	x0, [sp, #64]
  409788:	b	4097d0 <scols_reset_iter@plt+0x6ef0>
  40978c:	ldr	x1, [sp, #72]
  409790:	ldr	x0, [sp, #40]
  409794:	cmp	x1, x0
  409798:	b.eq	4097ac <scols_reset_iter@plt+0x6ecc>  // b.none
  40979c:	ldr	x1, [sp, #16]
  4097a0:	ldr	x0, [sp, #72]
  4097a4:	bl	402420 <stpcpy@plt>
  4097a8:	str	x0, [sp, #72]
  4097ac:	ldr	x0, [sp, #64]
  4097b0:	ldr	x0, [x0]
  4097b4:	mov	x1, x0
  4097b8:	ldr	x0, [sp, #72]
  4097bc:	bl	402420 <stpcpy@plt>
  4097c0:	str	x0, [sp, #72]
  4097c4:	ldr	x0, [sp, #64]
  4097c8:	add	x0, x0, #0x8
  4097cc:	str	x0, [sp, #64]
  4097d0:	ldr	x0, [sp, #64]
  4097d4:	cmp	x0, #0x0
  4097d8:	b.eq	4097ec <scols_reset_iter@plt+0x6f0c>  // b.none
  4097dc:	ldr	x0, [sp, #64]
  4097e0:	ldr	x0, [x0]
  4097e4:	cmp	x0, #0x0
  4097e8:	b.ne	40978c <scols_reset_iter@plt+0x6eac>  // b.any
  4097ec:	ldr	x0, [sp, #72]
  4097f0:	strb	wzr, [x0]
  4097f4:	ldr	x0, [sp, #40]
  4097f8:	ldp	x29, x30, [sp], #80
  4097fc:	ret
  409800:	stp	x29, x30, [sp, #-48]!
  409804:	mov	x29, sp
  409808:	str	x0, [sp, #24]
  40980c:	str	x1, [sp, #16]
  409810:	ldr	x0, [sp, #16]
  409814:	cmp	x0, #0x0
  409818:	b.ne	409824 <scols_reset_iter@plt+0x6f44>  // b.any
  40981c:	mov	w0, #0x0                   	// #0
  409820:	b	4098d0 <scols_reset_iter@plt+0x6ff0>
  409824:	ldr	x0, [sp, #24]
  409828:	ldr	x0, [x0]
  40982c:	bl	4090a4 <scols_reset_iter@plt+0x67c4>
  409830:	str	w0, [sp, #44]
  409834:	ldr	w0, [sp, #44]
  409838:	add	w0, w0, #0x2
  40983c:	str	w0, [sp, #40]
  409840:	ldr	w1, [sp, #40]
  409844:	ldr	w0, [sp, #44]
  409848:	cmp	w1, w0
  40984c:	b.cs	409858 <scols_reset_iter@plt+0x6f78>  // b.hs, b.nlast
  409850:	mov	w0, #0xfffffff4            	// #-12
  409854:	b	4098d0 <scols_reset_iter@plt+0x6ff0>
  409858:	ldr	x0, [sp, #24]
  40985c:	ldr	x2, [x0]
  409860:	ldr	w0, [sp, #40]
  409864:	lsl	x0, x0, #3
  409868:	mov	x1, x0
  40986c:	mov	x0, x2
  409870:	bl	402540 <realloc@plt>
  409874:	str	x0, [sp, #32]
  409878:	ldr	x0, [sp, #32]
  40987c:	cmp	x0, #0x0
  409880:	b.ne	40988c <scols_reset_iter@plt+0x6fac>  // b.any
  409884:	mov	w0, #0xfffffff4            	// #-12
  409888:	b	4098d0 <scols_reset_iter@plt+0x6ff0>
  40988c:	ldr	w0, [sp, #44]
  409890:	lsl	x0, x0, #3
  409894:	ldr	x1, [sp, #32]
  409898:	add	x0, x1, x0
  40989c:	ldr	x1, [sp, #16]
  4098a0:	str	x1, [x0]
  4098a4:	ldr	w0, [sp, #44]
  4098a8:	add	w0, w0, #0x1
  4098ac:	mov	w0, w0
  4098b0:	lsl	x0, x0, #3
  4098b4:	ldr	x1, [sp, #32]
  4098b8:	add	x0, x1, x0
  4098bc:	str	xzr, [x0]
  4098c0:	ldr	x0, [sp, #24]
  4098c4:	ldr	x1, [sp, #32]
  4098c8:	str	x1, [x0]
  4098cc:	mov	w0, #0x0                   	// #0
  4098d0:	ldp	x29, x30, [sp], #48
  4098d4:	ret
  4098d8:	stp	x29, x30, [sp, #-64]!
  4098dc:	mov	x29, sp
  4098e0:	str	x0, [sp, #24]
  4098e4:	str	x1, [sp, #16]
  4098e8:	ldr	x0, [sp, #16]
  4098ec:	cmp	x0, #0x0
  4098f0:	b.ne	4098fc <scols_reset_iter@plt+0x701c>  // b.any
  4098f4:	mov	w0, #0x0                   	// #0
  4098f8:	b	4099f0 <scols_reset_iter@plt+0x7110>
  4098fc:	ldr	x0, [sp, #24]
  409900:	ldr	x0, [x0]
  409904:	bl	4090a4 <scols_reset_iter@plt+0x67c4>
  409908:	str	w0, [sp, #56]
  40990c:	ldr	w0, [sp, #56]
  409910:	add	w0, w0, #0x2
  409914:	str	w0, [sp, #52]
  409918:	ldr	w1, [sp, #52]
  40991c:	ldr	w0, [sp, #56]
  409920:	cmp	w1, w0
  409924:	b.cs	409930 <scols_reset_iter@plt+0x7050>  // b.hs, b.nlast
  409928:	mov	w0, #0xfffffff4            	// #-12
  40992c:	b	4099f0 <scols_reset_iter@plt+0x7110>
  409930:	ldr	w0, [sp, #52]
  409934:	lsl	x0, x0, #3
  409938:	bl	402470 <malloc@plt>
  40993c:	str	x0, [sp, #40]
  409940:	ldr	x0, [sp, #40]
  409944:	cmp	x0, #0x0
  409948:	b.ne	409954 <scols_reset_iter@plt+0x7074>  // b.any
  40994c:	mov	w0, #0xfffffff4            	// #-12
  409950:	b	4099f0 <scols_reset_iter@plt+0x7110>
  409954:	str	wzr, [sp, #60]
  409958:	b	40999c <scols_reset_iter@plt+0x70bc>
  40995c:	ldr	x0, [sp, #24]
  409960:	ldr	x1, [x0]
  409964:	ldr	w0, [sp, #60]
  409968:	lsl	x0, x0, #3
  40996c:	add	x1, x1, x0
  409970:	ldr	w0, [sp, #60]
  409974:	add	w0, w0, #0x1
  409978:	mov	w0, w0
  40997c:	lsl	x0, x0, #3
  409980:	ldr	x2, [sp, #40]
  409984:	add	x0, x2, x0
  409988:	ldr	x1, [x1]
  40998c:	str	x1, [x0]
  409990:	ldr	w0, [sp, #60]
  409994:	add	w0, w0, #0x1
  409998:	str	w0, [sp, #60]
  40999c:	ldr	w1, [sp, #60]
  4099a0:	ldr	w0, [sp, #56]
  4099a4:	cmp	w1, w0
  4099a8:	b.cc	40995c <scols_reset_iter@plt+0x707c>  // b.lo, b.ul, b.last
  4099ac:	ldr	x0, [sp, #40]
  4099b0:	ldr	x1, [sp, #16]
  4099b4:	str	x1, [x0]
  4099b8:	ldr	w0, [sp, #56]
  4099bc:	add	w0, w0, #0x1
  4099c0:	mov	w0, w0
  4099c4:	lsl	x0, x0, #3
  4099c8:	ldr	x1, [sp, #40]
  4099cc:	add	x0, x1, x0
  4099d0:	str	xzr, [x0]
  4099d4:	ldr	x0, [sp, #24]
  4099d8:	ldr	x0, [x0]
  4099dc:	bl	4026b0 <free@plt>
  4099e0:	ldr	x0, [sp, #24]
  4099e4:	ldr	x1, [sp, #40]
  4099e8:	str	x1, [x0]
  4099ec:	mov	w0, #0x0                   	// #0
  4099f0:	ldp	x29, x30, [sp], #64
  4099f4:	ret
  4099f8:	stp	x29, x30, [sp, #-48]!
  4099fc:	mov	x29, sp
  409a00:	str	x0, [sp, #24]
  409a04:	str	x1, [sp, #16]
  409a08:	ldr	x1, [sp, #16]
  409a0c:	ldr	x0, [sp, #24]
  409a10:	bl	409800 <scols_reset_iter@plt+0x6f20>
  409a14:	str	w0, [sp, #44]
  409a18:	ldr	w0, [sp, #44]
  409a1c:	cmp	w0, #0x0
  409a20:	b.ge	409a2c <scols_reset_iter@plt+0x714c>  // b.tcont
  409a24:	ldr	x0, [sp, #16]
  409a28:	bl	4026b0 <free@plt>
  409a2c:	ldr	w0, [sp, #44]
  409a30:	ldp	x29, x30, [sp], #48
  409a34:	ret
  409a38:	stp	x29, x30, [sp, #-48]!
  409a3c:	mov	x29, sp
  409a40:	str	x0, [sp, #24]
  409a44:	str	x1, [sp, #16]
  409a48:	ldr	x1, [sp, #16]
  409a4c:	ldr	x0, [sp, #24]
  409a50:	bl	4098d8 <scols_reset_iter@plt+0x6ff8>
  409a54:	str	w0, [sp, #44]
  409a58:	ldr	w0, [sp, #44]
  409a5c:	cmp	w0, #0x0
  409a60:	b.ge	409a6c <scols_reset_iter@plt+0x718c>  // b.tcont
  409a64:	ldr	x0, [sp, #16]
  409a68:	bl	4026b0 <free@plt>
  409a6c:	ldr	w0, [sp, #44]
  409a70:	ldp	x29, x30, [sp], #48
  409a74:	ret
  409a78:	stp	x29, x30, [sp, #-48]!
  409a7c:	mov	x29, sp
  409a80:	str	x0, [sp, #24]
  409a84:	str	x1, [sp, #16]
  409a88:	ldr	x0, [sp, #16]
  409a8c:	cmp	x0, #0x0
  409a90:	b.ne	409a9c <scols_reset_iter@plt+0x71bc>  // b.any
  409a94:	mov	w0, #0x0                   	// #0
  409a98:	b	409ac8 <scols_reset_iter@plt+0x71e8>
  409a9c:	ldr	x0, [sp, #16]
  409aa0:	bl	402550 <strdup@plt>
  409aa4:	str	x0, [sp, #40]
  409aa8:	ldr	x0, [sp, #40]
  409aac:	cmp	x0, #0x0
  409ab0:	b.ne	409abc <scols_reset_iter@plt+0x71dc>  // b.any
  409ab4:	mov	w0, #0xfffffff4            	// #-12
  409ab8:	b	409ac8 <scols_reset_iter@plt+0x71e8>
  409abc:	ldr	x1, [sp, #40]
  409ac0:	ldr	x0, [sp, #24]
  409ac4:	bl	4099f8 <scols_reset_iter@plt+0x7118>
  409ac8:	ldp	x29, x30, [sp], #48
  409acc:	ret
  409ad0:	stp	x29, x30, [sp, #-48]!
  409ad4:	mov	x29, sp
  409ad8:	str	x0, [sp, #24]
  409adc:	str	x1, [sp, #16]
  409ae0:	ldr	x0, [sp, #24]
  409ae4:	cmp	x0, #0x0
  409ae8:	b.ne	409af4 <scols_reset_iter@plt+0x7214>  // b.any
  409aec:	mov	x0, #0x0                   	// #0
  409af0:	b	409b9c <scols_reset_iter@plt+0x72bc>
  409af4:	ldr	x0, [sp, #16]
  409af8:	cmp	x0, #0x0
  409afc:	b.ne	409b20 <scols_reset_iter@plt+0x7240>  // b.any
  409b00:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  409b04:	add	x3, x0, #0xb0
  409b08:	mov	w2, #0x15a                 	// #346
  409b0c:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  409b10:	add	x1, x0, #0x80
  409b14:	adrp	x0, 40b000 <scols_reset_iter@plt+0x8720>
  409b18:	add	x0, x0, #0x90
  409b1c:	bl	402830 <__assert_fail@plt>
  409b20:	ldr	x0, [sp, #24]
  409b24:	str	x0, [sp, #32]
  409b28:	ldr	x0, [sp, #32]
  409b2c:	str	x0, [sp, #40]
  409b30:	b	409b80 <scols_reset_iter@plt+0x72a0>
  409b34:	ldr	x0, [sp, #40]
  409b38:	ldr	x0, [x0]
  409b3c:	ldr	x1, [sp, #16]
  409b40:	bl	402640 <strcmp@plt>
  409b44:	cmp	w0, #0x0
  409b48:	b.ne	409b5c <scols_reset_iter@plt+0x727c>  // b.any
  409b4c:	ldr	x0, [sp, #40]
  409b50:	ldr	x0, [x0]
  409b54:	bl	4026b0 <free@plt>
  409b58:	b	409b74 <scols_reset_iter@plt+0x7294>
  409b5c:	ldr	x0, [sp, #32]
  409b60:	add	x1, x0, #0x8
  409b64:	str	x1, [sp, #32]
  409b68:	ldr	x1, [sp, #40]
  409b6c:	ldr	x1, [x1]
  409b70:	str	x1, [x0]
  409b74:	ldr	x0, [sp, #40]
  409b78:	add	x0, x0, #0x8
  409b7c:	str	x0, [sp, #40]
  409b80:	ldr	x0, [sp, #40]
  409b84:	ldr	x0, [x0]
  409b88:	cmp	x0, #0x0
  409b8c:	b.ne	409b34 <scols_reset_iter@plt+0x7254>  // b.any
  409b90:	ldr	x0, [sp, #32]
  409b94:	str	xzr, [x0]
  409b98:	ldr	x0, [sp, #24]
  409b9c:	ldp	x29, x30, [sp], #48
  409ba0:	ret
  409ba4:	stp	x29, x30, [sp, #-288]!
  409ba8:	mov	x29, sp
  409bac:	str	x0, [sp, #56]
  409bb0:	str	x1, [sp, #48]
  409bb4:	str	x2, [sp, #240]
  409bb8:	str	x3, [sp, #248]
  409bbc:	str	x4, [sp, #256]
  409bc0:	str	x5, [sp, #264]
  409bc4:	str	x6, [sp, #272]
  409bc8:	str	x7, [sp, #280]
  409bcc:	str	q0, [sp, #112]
  409bd0:	str	q1, [sp, #128]
  409bd4:	str	q2, [sp, #144]
  409bd8:	str	q3, [sp, #160]
  409bdc:	str	q4, [sp, #176]
  409be0:	str	q5, [sp, #192]
  409be4:	str	q6, [sp, #208]
  409be8:	str	q7, [sp, #224]
  409bec:	add	x0, sp, #0x120
  409bf0:	str	x0, [sp, #72]
  409bf4:	add	x0, sp, #0x120
  409bf8:	str	x0, [sp, #80]
  409bfc:	add	x0, sp, #0xf0
  409c00:	str	x0, [sp, #88]
  409c04:	mov	w0, #0xffffffd0            	// #-48
  409c08:	str	w0, [sp, #96]
  409c0c:	mov	w0, #0xffffff80            	// #-128
  409c10:	str	w0, [sp, #100]
  409c14:	add	x2, sp, #0x10
  409c18:	add	x3, sp, #0x48
  409c1c:	ldp	x0, x1, [x3]
  409c20:	stp	x0, x1, [x2]
  409c24:	ldp	x0, x1, [x3, #16]
  409c28:	stp	x0, x1, [x2, #16]
  409c2c:	add	x1, sp, #0x10
  409c30:	add	x0, sp, #0x40
  409c34:	mov	x2, x1
  409c38:	ldr	x1, [sp, #48]
  409c3c:	bl	402710 <vasprintf@plt>
  409c40:	str	w0, [sp, #108]
  409c44:	ldr	w0, [sp, #108]
  409c48:	cmp	w0, #0x0
  409c4c:	b.ge	409c58 <scols_reset_iter@plt+0x7378>  // b.tcont
  409c50:	mov	w0, #0xfffffff4            	// #-12
  409c54:	b	409c68 <scols_reset_iter@plt+0x7388>
  409c58:	ldr	x0, [sp, #64]
  409c5c:	mov	x1, x0
  409c60:	ldr	x0, [sp, #56]
  409c64:	bl	4099f8 <scols_reset_iter@plt+0x7118>
  409c68:	ldp	x29, x30, [sp], #288
  409c6c:	ret
  409c70:	stp	x29, x30, [sp, #-96]!
  409c74:	mov	x29, sp
  409c78:	str	x19, [sp, #16]
  409c7c:	str	x0, [sp, #72]
  409c80:	str	x1, [sp, #64]
  409c84:	mov	x19, x2
  409c88:	add	x2, sp, #0x20
  409c8c:	mov	x3, x19
  409c90:	ldp	x0, x1, [x3]
  409c94:	stp	x0, x1, [x2]
  409c98:	ldp	x0, x1, [x3, #16]
  409c9c:	stp	x0, x1, [x2, #16]
  409ca0:	add	x1, sp, #0x20
  409ca4:	add	x0, sp, #0x50
  409ca8:	mov	x2, x1
  409cac:	ldr	x1, [sp, #64]
  409cb0:	bl	402710 <vasprintf@plt>
  409cb4:	str	w0, [sp, #92]
  409cb8:	ldr	w0, [sp, #92]
  409cbc:	cmp	w0, #0x0
  409cc0:	b.ge	409ccc <scols_reset_iter@plt+0x73ec>  // b.tcont
  409cc4:	mov	w0, #0xfffffff4            	// #-12
  409cc8:	b	409cdc <scols_reset_iter@plt+0x73fc>
  409ccc:	ldr	x0, [sp, #80]
  409cd0:	mov	x1, x0
  409cd4:	ldr	x0, [sp, #72]
  409cd8:	bl	4099f8 <scols_reset_iter@plt+0x7118>
  409cdc:	ldr	x19, [sp, #16]
  409ce0:	ldp	x29, x30, [sp], #96
  409ce4:	ret
  409ce8:	stp	x29, x30, [sp, #-48]!
  409cec:	mov	x29, sp
  409cf0:	str	x0, [sp, #24]
  409cf4:	ldr	x0, [sp, #24]
  409cf8:	bl	4090a4 <scols_reset_iter@plt+0x67c4>
  409cfc:	str	w0, [sp, #40]
  409d00:	ldr	w0, [sp, #40]
  409d04:	cmp	w0, #0x1
  409d08:	b.hi	409d14 <scols_reset_iter@plt+0x7434>  // b.pmore
  409d0c:	ldr	x0, [sp, #24]
  409d10:	b	409db8 <scols_reset_iter@plt+0x74d8>
  409d14:	str	wzr, [sp, #44]
  409d18:	b	409da0 <scols_reset_iter@plt+0x74c0>
  409d1c:	ldr	w0, [sp, #44]
  409d20:	lsl	x0, x0, #3
  409d24:	ldr	x1, [sp, #24]
  409d28:	add	x0, x1, x0
  409d2c:	ldr	x0, [x0]
  409d30:	str	x0, [sp, #32]
  409d34:	ldr	w1, [sp, #40]
  409d38:	ldr	w0, [sp, #44]
  409d3c:	sub	w0, w1, w0
  409d40:	sub	w0, w0, #0x1
  409d44:	mov	w0, w0
  409d48:	lsl	x0, x0, #3
  409d4c:	ldr	x1, [sp, #24]
  409d50:	add	x1, x1, x0
  409d54:	ldr	w0, [sp, #44]
  409d58:	lsl	x0, x0, #3
  409d5c:	ldr	x2, [sp, #24]
  409d60:	add	x0, x2, x0
  409d64:	ldr	x1, [x1]
  409d68:	str	x1, [x0]
  409d6c:	ldr	w1, [sp, #40]
  409d70:	ldr	w0, [sp, #44]
  409d74:	sub	w0, w1, w0
  409d78:	sub	w0, w0, #0x1
  409d7c:	mov	w0, w0
  409d80:	lsl	x0, x0, #3
  409d84:	ldr	x1, [sp, #24]
  409d88:	add	x0, x1, x0
  409d8c:	ldr	x1, [sp, #32]
  409d90:	str	x1, [x0]
  409d94:	ldr	w0, [sp, #44]
  409d98:	add	w0, w0, #0x1
  409d9c:	str	w0, [sp, #44]
  409da0:	ldr	w0, [sp, #40]
  409da4:	lsr	w0, w0, #1
  409da8:	ldr	w1, [sp, #44]
  409dac:	cmp	w1, w0
  409db0:	b.cc	409d1c <scols_reset_iter@plt+0x743c>  // b.lo, b.ul, b.last
  409db4:	ldr	x0, [sp, #24]
  409db8:	ldp	x29, x30, [sp], #48
  409dbc:	ret
  409dc0:	stp	x29, x30, [sp, #-64]!
  409dc4:	mov	x29, sp
  409dc8:	stp	x19, x20, [sp, #16]
  409dcc:	adrp	x20, 41c000 <scols_reset_iter@plt+0x19720>
  409dd0:	add	x20, x20, #0xde0
  409dd4:	stp	x21, x22, [sp, #32]
  409dd8:	adrp	x21, 41c000 <scols_reset_iter@plt+0x19720>
  409ddc:	add	x21, x21, #0xdd8
  409de0:	sub	x20, x20, x21
  409de4:	mov	w22, w0
  409de8:	stp	x23, x24, [sp, #48]
  409dec:	mov	x23, x1
  409df0:	mov	x24, x2
  409df4:	bl	402240 <mbrtowc@plt-0x40>
  409df8:	cmp	xzr, x20, asr #3
  409dfc:	b.eq	409e28 <scols_reset_iter@plt+0x7548>  // b.none
  409e00:	asr	x20, x20, #3
  409e04:	mov	x19, #0x0                   	// #0
  409e08:	ldr	x3, [x21, x19, lsl #3]
  409e0c:	mov	x2, x24
  409e10:	add	x19, x19, #0x1
  409e14:	mov	x1, x23
  409e18:	mov	w0, w22
  409e1c:	blr	x3
  409e20:	cmp	x20, x19
  409e24:	b.ne	409e08 <scols_reset_iter@plt+0x7528>  // b.any
  409e28:	ldp	x19, x20, [sp, #16]
  409e2c:	ldp	x21, x22, [sp, #32]
  409e30:	ldp	x23, x24, [sp, #48]
  409e34:	ldp	x29, x30, [sp], #64
  409e38:	ret
  409e3c:	nop
  409e40:	ret
  409e44:	nop
  409e48:	adrp	x2, 41d000 <scols_reset_iter@plt+0x1a720>
  409e4c:	mov	x1, #0x0                   	// #0
  409e50:	ldr	x2, [x2, #832]
  409e54:	b	4023c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409e58 <.fini>:
  409e58:	stp	x29, x30, [sp, #-16]!
  409e5c:	mov	x29, sp
  409e60:	ldp	x29, x30, [sp], #16
  409e64:	ret
