#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  9 15:00:55 2019
# Process ID: 26204
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent736 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\project_1\project_1.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 946.375 ; gain = 206.523
update_compile_order -fileset sources_1
create_bd_design "vanilla"
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1053.805 ; gain = 95.859
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/nekha/onedrive/github/td4 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'n_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/users/nekha/onedrive/github/td4/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug  9 15:03:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug  9 15:04:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TD4_vanilla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TD4_vanilla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-311] analyzing module inc_reg
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vanilla_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_vanilla
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1409.609 ; gain = 0.281
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1409.609 ; gain = 0.281
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1503.582 ; gain = 418.461
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ipx::package_project -root_dir c:/users/nekha/onedrive/github/td4 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'n_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/nekha/onedrive/github/td4 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/nekha/onedrive/github/td4'.
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd}
ipx::unload_core c:/users/nekha/onedrive/github/td4/component.xml
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TD4_vanilla:1.0 TD4_vanilla_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins TD4_vanilla_0/clk]
set_property location {1.5 333 -42} [get_bd_cells TD4_vanilla_0]
set_property location {0.5 -197 -74} [get_bd_cells clk_wiz]
set_property location {1.5 119 -61} [get_bd_cells TD4_vanilla_0]
set_property location {2 122 -105} [get_bd_cells TD4_vanilla_0]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins TD4_vanilla_0/n_reset]
create_bd_port -dir IO -type data IO
connect_bd_net [get_bd_pins TD4_vanilla_0/In] [get_bd_pins TD4_vanilla_0/Out]
delete_bd_objs [get_bd_nets TD4_vanilla_0_Out]
ipx::create_abstraction_definition xilinx.com user ROM_Input_rtl 1.0
ipx::create_bus_definition xilinx.com user ROM_Input 1.0
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/ROM_Input_rtl.xml [ipx::current_busabs]
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/ROM_Input.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:ROM_Input:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
ipx::add_bus_abstraction_port INSTR [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
ipx::add_bus_abstraction_port IMM [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
ipx::save_bus_definition [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:ROM_Input:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
create_bd_intf_port -mode Master -vlnv xilinx.com:user:ROM_Input_rtl:1.0 ROM_In
set_property location {-287 -241} [get_bd_intf_ports ROM_In]
delete_bd_objs [get_bd_intf_ports ROM_In]
create_bd_intf_port -mode Slave -vlnv xilinx.com:user:ROM_Input_rtl:1.0 ROM_In
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells TD4_vanilla_0]
ipx::package_project -root_dir c:/users/nekha/onedrive/github/td4 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5151] The Range '3:0' is present in all ports of the interface 'user_ROM_Input'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_ROM_Input_0' of definition 'xilinx.com:user:ROM_Input:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_ROM_Input_1' of definition 'xilinx.com:user:ROM_Input:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_ROM_Input_2' of definition 'xilinx.com:user:ROM_Input:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_ROM_Input_3' of definition 'xilinx.com:user:ROM_Input:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'n_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-1965] Bus Interface 'user_ROM_Input_0': A port map to the required logical port "IMM" of the bus abstraction "xilinx.com:user:ROM_Input_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'user_ROM_Input_1': A port map to the required logical port "IMM" of the bus abstraction "xilinx.com:user:ROM_Input_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'user_ROM_Input_2': A port map to the required logical port "IMM" of the bus abstraction "xilinx.com:user:ROM_Input_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'user_ROM_Input_3': A port map to the required logical port "IMM" of the bus abstraction "xilinx.com:user:ROM_Input_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::add_bus_interface ROM_IN [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:user:ROM_Input_rtl:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:user:ROM_Input:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_port_map IMM [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Im [ipx::get_port_maps IMM -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::add_port_map INSTR [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Instr [ipx::get_port_maps INSTR -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::create_abstraction_definition xilinx.com user IO_rtl 1.0
ipx::create_bus_definition xilinx.com user IO 1.0
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/IO_rtl.xml [ipx::current_busabs]
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/IO.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:IO:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
ipx::add_bus_abstraction_port In [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
ipx::add_bus_abstraction_port Out [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_direction out [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
ipx::save_bus_definition [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:IO:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
ipx::add_bus_interface IO [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:user:IO_rtl:1.0 [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:user:IO:1.0 [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
ipx::add_port_map In [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property physical_name In [ipx::get_port_maps In -of_objects [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]]
ipx::add_port_map Out [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property physical_name Out [ipx::get_port_maps Out -of_objects [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]]
ipx::remove_bus_interface user_ROM_Input_0 [ipx::current_core]
ipx::remove_bus_interface user_ROM_Input_1 [ipx::current_core]
ipx::remove_bus_interface user_ROM_Input_2 [ipx::current_core]
ipx::remove_bus_interface user_ROM_Input_3 [ipx::current_core]
ipx::add_bus_abstraction_port Adr [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]
set_property default_value 0 [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_presence required [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_direction in [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_width 4 [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property slave_presence required [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property is_address true [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_direction out [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
ipx::save_bus_definition [lindex [ipx::get_ipfiles -type busdef xilinx.com:user:ROM_Interface:1.0] 0]
set_property bus_type_vlnv xilinx.com:user:ROM_Interface:1.0 [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Interface_rtl:1.0] 0]
ipx::save_abstraction_definition [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Interface_rtl:1.0] 0]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
ipx::remove_port_map IMM [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::remove_port_map INSTR [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_port_map INSTR [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Instr [ipx::get_port_maps INSTR -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::add_port_map IMM [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Im [ipx::get_port_maps IMM -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::remove_bus_interface ROM_IN [ipx::current_core]
ipx::add_bus_interface ROM [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:user:ROM_Interface_rtl:1.0 [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:user:ROM_Interface:1.0 [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
ipx::add_port_map IMM [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property physical_name Im [ipx::get_port_maps IMM -of_objects [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]]
ipx::add_port_map INSTR [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property physical_name Instr [ipx::get_port_maps INSTR -of_objects [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]]
ipx::add_port_map Adr [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property physical_name Adr [ipx::get_port_maps Adr -of_objects [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TD4_vanilla:1.0 TD4_vanilla_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: user_ROM_Input_0 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_0 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: user_ROM_Input_1 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_1 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_1 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: user_ROM_Input_2 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_2 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_2 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: user_ROM_Input_3 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_3 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: user_ROM_Input_3 
endgroup
set_property location {2.5 249 -168} [get_bd_cells TD4_vanilla_0]
delete_bd_objs [get_bd_cells TD4_vanilla_0]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TD4_vanilla:1.0 TD4_vanilla_0
endgroup
set_property location {2.5 144 -242} [get_bd_cells TD4_vanilla_0]
delete_bd_objs [get_bd_ports IO]
connect_bd_net [get_bd_pins TD4_vanilla_0/clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins TD4_vanilla_0/n_reset]
set_property location {2 209 -68} [get_bd_cells TD4_vanilla_0]
set_property location {-305 -244} [get_bd_intf_ports ROM_In]
delete_bd_objs [get_bd_intf_ports ROM_In]
create_bd_intf_port -mode Slave -vlnv xilinx.com:user:ROM_Interface_rtl:1.0 ROM
delete_bd_objs [get_bd_intf_ports ROM]
create_bd_intf_port -mode Master -vlnv xilinx.com:user:IO_rtl:1.0 IO
connect_bd_intf_net [get_bd_intf_ports IO] [get_bd_intf_pins TD4_vanilla_0/IO]
set_property location {258 -84} [get_bd_intf_ports IO]
create_bd_intf_port -mode Master -vlnv xilinx.com:user:ROM_Interface_rtl:1.0 ROM
connect_bd_intf_net [get_bd_intf_ports ROM] [get_bd_intf_pins TD4_vanilla_0/ROM]
set_property location {253 -64} [get_bd_intf_ports ROM]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/nekha/onedrive/github/td4'.
report_ip_status -name ip_status
save_bd_design
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/ui/bd_aec35cbb.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Aug  9 15:26:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Aug  9 15:26:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2031.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2031.965 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2054.078 ; gain = 27.715
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/nekha/onedrive/github/td4'
ipx::unload_core c:/users/nekha/onedrive/github/td4/component.xml
upgrade_ip -vlnv xilinx.com:user:TD4_vanilla:1.0 [get_ips  vanilla_TD4_vanilla_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd'
INFO: [IP_Flow 19-3422] Upgraded vanilla_TD4_vanilla_0_2 (TD4_vanilla_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vanilla_TD4_vanilla_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'In' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
