// Seed: 1861870870
module module_0 (
    input wor id_0,
    output wand id_1
    , id_6,
    input wor id_2,
    output supply0 id_3,
    input wor id_4
);
  logic id_7, id_8 = -1;
  logic id_9;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd27
) (
    output wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wire id_4,
    output supply1 id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8[1 'b0 : -1],
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire _id_12,
    inout uwire id_13[id_12 : 1],
    output wor id_14
);
  initial assign id_5 = id_6 == id_12;
  logic id_16;
  ;
  logic [7:0][(  id_12  ) : 1] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_9
  );
  logic id_18;
endmodule
