// Seed: 1856232685
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply1 id_3
);
  assign id_2 = id_0 > id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd8
) (
    output wand id_0,
    input wire id_1,
    inout tri id_2,
    output supply0 _id_3,
    output wor id_4
);
  logic id_6;
  ;
  tri0 id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_7 = id_6 < id_1 ^ -1'b0 ^ id_7 ^ id_1 ^ -1;
  logic [id_3 : -1] id_8 = 1;
endmodule
