# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do MAC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Reg3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:14 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Reg3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg3
# -- Compiling architecture structure of Reg3
# End time: 12:26:14 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MUX3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:14 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MUX3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX3
# -- Compiling architecture logicFunction of MUX3
# End time: 12:26:14 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Counter3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Counter3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter3
# -- Compiling architecture structure of Counter3
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Adder3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Adder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder3
# -- Compiling architecture structural of Adder3
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UpDownCounter
# -- Compiling architecture structure of UpDownCounter
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Registo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Registo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registo
# -- Compiling architecture structure of Registo
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MuxCont.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MuxCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MuxCont
# -- Compiling architecture logicFunction of MuxCont
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/HA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/HA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HA
# -- Compiling architecture structural of HA
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture structural of FA
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCrescente
# -- Compiling architecture structure of ContadorCrescente
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adderSubtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adderSubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderSubtractor
# -- Compiling architecture structure of adderSubtractor
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adder4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adder4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder4
# -- Compiling architecture structural of adder4
# End time: 12:26:15 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:15 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MAC
# -- Compiling architecture structure of MAC
# End time: 12:26:16 on May 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Mux2bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:16 on May 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Mux2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2bit
# -- Compiling architecture logicFunction of Mux2bit
# End time: 12:26:16 on May 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mac
# vsim work.mac 
# Start time: 12:26:39 on May 08,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac(structure)
# Loading work.counter3(structure)
# Loading work.contadorcrescente(structure)
# Loading work.reg3(structure)
# Loading work.ffd(logicfunction)
# Loading work.adder3(structural)
# Loading work.fa(structural)
# Loading work.ha(structural)
# Loading work.mux3(logicfunction)
# Loading work.mux2bit(logicfunction)
# Loading work.updowncounter(structure)
# Loading work.muxcont(logicfunction)
# Loading work.registo(structure)
# Loading work.addersubtractor(structure)
# Loading work.adder4(structural)
add wave -position insertpoint  \
sim:/mac/clk \
sim:/mac/rst \
sim:/mac/putGet \
sim:/mac/incPut \
sim:/mac/incGet \
sim:/mac/full \
sim:/mac/empty \
sim:/mac/Address
force -freeze sim:/mac/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mac/rst 1 0
force -freeze sim:/mac/putGet 1 0
force -freeze sim:/mac/incPut 1 0
force -freeze sim:/mac/incGet 0 0
run
run
run
force -freeze sim:/mac/rst 0 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/mac/incPut 0 0
force -freeze sim:/mac/incGet 1 0
run
run
run
run
force -freeze sim:/mac/putGet 0 0
run
run
run
run
run
run
run
run
force -freeze sim:/mac/incPut 0 0
force -freeze sim:/mac/incPut 1 0
force -freeze sim:/mac/incGet 0 0
run
run
run
run
run
run
run
# End time: 12:31:57 on May 08,2024, Elapsed time: 0:05:18
# Errors: 0, Warnings: 0
