{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:00:51 2021 " "Info: Processing started: Fri Nov 19 13:00:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Generator -c Generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Generator -c Generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt\[1\] register cnt\[31\] 99.28 MHz 10.073 ns Internal " "Info: Clock \"clk\" has Internal fmax of 99.28 MHz between source register \"cnt\[1\]\" and destination register \"cnt\[31\]\" (period= 10.073 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.812 ns + Longest register register " "Info: + Longest register to register delay is 9.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[1\] 1 REG LCFF_X12_Y4_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y4_N3; Fanout = 5; REG Node = 'cnt\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.650 ns) 2.204 ns Equal0~0 2 COMB LCCOMB_X10_Y3_N20 1 " "Info: 2: + IC(1.554 ns) + CELL(0.650 ns) = 2.204 ns; Loc. = LCCOMB_X10_Y3_N20; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { cnt[1] Equal0~0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.614 ns) 3.216 ns Equal0~4 3 COMB LCCOMB_X10_Y3_N12 1 " "Info: 3: + IC(0.398 ns) + CELL(0.614 ns) = 3.216 ns; Loc. = LCCOMB_X10_Y3_N12; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 3.782 ns Equal0~10 4 COMB LCCOMB_X10_Y3_N6 4 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 3.782 ns; Loc. = LCCOMB_X10_Y3_N6; Fanout = 4; COMB Node = 'Equal0~10'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { Equal0~4 Equal0~10 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.202 ns) 5.452 ns cnt~64 5 COMB LCCOMB_X12_Y4_N0 2 " "Info: 5: + IC(1.468 ns) + CELL(0.202 ns) = 5.452 ns; Loc. = LCCOMB_X12_Y4_N0; Fanout = 2; COMB Node = 'cnt~64'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Equal0~10 cnt~64 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.596 ns) 6.407 ns cnt\[1\]~66 6 COMB LCCOMB_X12_Y4_N2 2 " "Info: 6: + IC(0.359 ns) + CELL(0.596 ns) = 6.407 ns; Loc. = LCCOMB_X12_Y4_N2; Fanout = 2; COMB Node = 'cnt\[1\]~66'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { cnt~64 cnt[1]~66 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.493 ns cnt\[2\]~68 7 COMB LCCOMB_X12_Y4_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.493 ns; Loc. = LCCOMB_X12_Y4_N4; Fanout = 2; COMB Node = 'cnt\[2\]~68'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~66 cnt[2]~68 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.579 ns cnt\[3\]~70 8 COMB LCCOMB_X12_Y4_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.579 ns; Loc. = LCCOMB_X12_Y4_N6; Fanout = 2; COMB Node = 'cnt\[3\]~70'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[2]~68 cnt[3]~70 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.665 ns cnt\[4\]~72 9 COMB LCCOMB_X12_Y4_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.665 ns; Loc. = LCCOMB_X12_Y4_N8; Fanout = 2; COMB Node = 'cnt\[4\]~72'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~70 cnt[4]~72 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.751 ns cnt\[5\]~74 10 COMB LCCOMB_X12_Y4_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.751 ns; Loc. = LCCOMB_X12_Y4_N10; Fanout = 2; COMB Node = 'cnt\[5\]~74'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~72 cnt[5]~74 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.837 ns cnt\[6\]~76 11 COMB LCCOMB_X12_Y4_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.837 ns; Loc. = LCCOMB_X12_Y4_N12; Fanout = 2; COMB Node = 'cnt\[6\]~76'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~74 cnt[6]~76 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 7.027 ns cnt\[7\]~78 12 COMB LCCOMB_X12_Y4_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 7.027 ns; Loc. = LCCOMB_X12_Y4_N14; Fanout = 2; COMB Node = 'cnt\[7\]~78'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[6]~76 cnt[7]~78 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.113 ns cnt\[8\]~80 13 COMB LCCOMB_X12_Y4_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.113 ns; Loc. = LCCOMB_X12_Y4_N16; Fanout = 2; COMB Node = 'cnt\[8\]~80'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~78 cnt[8]~80 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.199 ns cnt\[9\]~82 14 COMB LCCOMB_X12_Y4_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.199 ns; Loc. = LCCOMB_X12_Y4_N18; Fanout = 2; COMB Node = 'cnt\[9\]~82'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~80 cnt[9]~82 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.285 ns cnt\[10\]~84 15 COMB LCCOMB_X12_Y4_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.285 ns; Loc. = LCCOMB_X12_Y4_N20; Fanout = 2; COMB Node = 'cnt\[10\]~84'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~82 cnt[10]~84 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.371 ns cnt\[11\]~86 16 COMB LCCOMB_X12_Y4_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.371 ns; Loc. = LCCOMB_X12_Y4_N22; Fanout = 2; COMB Node = 'cnt\[11\]~86'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[10]~84 cnt[11]~86 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.457 ns cnt\[12\]~88 17 COMB LCCOMB_X12_Y4_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.457 ns; Loc. = LCCOMB_X12_Y4_N24; Fanout = 2; COMB Node = 'cnt\[12\]~88'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~86 cnt[12]~88 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.543 ns cnt\[13\]~90 18 COMB LCCOMB_X12_Y4_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.543 ns; Loc. = LCCOMB_X12_Y4_N26; Fanout = 2; COMB Node = 'cnt\[13\]~90'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~88 cnt[13]~90 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.629 ns cnt\[14\]~92 19 COMB LCCOMB_X12_Y4_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 7.629 ns; Loc. = LCCOMB_X12_Y4_N28; Fanout = 2; COMB Node = 'cnt\[14\]~92'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~90 cnt[14]~92 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 7.804 ns cnt\[15\]~94 20 COMB LCCOMB_X12_Y4_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.175 ns) = 7.804 ns; Loc. = LCCOMB_X12_Y4_N30; Fanout = 2; COMB Node = 'cnt\[15\]~94'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[14]~92 cnt[15]~94 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.890 ns cnt\[16\]~96 21 COMB LCCOMB_X12_Y3_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 7.890 ns; Loc. = LCCOMB_X12_Y3_N0; Fanout = 2; COMB Node = 'cnt\[16\]~96'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~94 cnt[16]~96 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.976 ns cnt\[17\]~98 22 COMB LCCOMB_X12_Y3_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 7.976 ns; Loc. = LCCOMB_X12_Y3_N2; Fanout = 2; COMB Node = 'cnt\[17\]~98'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~96 cnt[17]~98 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.062 ns cnt\[18\]~100 23 COMB LCCOMB_X12_Y3_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 8.062 ns; Loc. = LCCOMB_X12_Y3_N4; Fanout = 2; COMB Node = 'cnt\[18\]~100'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~98 cnt[18]~100 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.148 ns cnt\[19\]~102 24 COMB LCCOMB_X12_Y3_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 8.148 ns; Loc. = LCCOMB_X12_Y3_N6; Fanout = 2; COMB Node = 'cnt\[19\]~102'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[18]~100 cnt[19]~102 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.234 ns cnt\[20\]~104 25 COMB LCCOMB_X12_Y3_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 8.234 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 2; COMB Node = 'cnt\[20\]~104'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~102 cnt[20]~104 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.320 ns cnt\[21\]~106 26 COMB LCCOMB_X12_Y3_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 8.320 ns; Loc. = LCCOMB_X12_Y3_N10; Fanout = 2; COMB Node = 'cnt\[21\]~106'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~104 cnt[21]~106 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.406 ns cnt\[22\]~108 27 COMB LCCOMB_X12_Y3_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 8.406 ns; Loc. = LCCOMB_X12_Y3_N12; Fanout = 2; COMB Node = 'cnt\[22\]~108'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~106 cnt[22]~108 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.596 ns cnt\[23\]~110 28 COMB LCCOMB_X12_Y3_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.190 ns) = 8.596 ns; Loc. = LCCOMB_X12_Y3_N14; Fanout = 2; COMB Node = 'cnt\[23\]~110'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[22]~108 cnt[23]~110 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.682 ns cnt\[24\]~112 29 COMB LCCOMB_X12_Y3_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 8.682 ns; Loc. = LCCOMB_X12_Y3_N16; Fanout = 2; COMB Node = 'cnt\[24\]~112'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[23]~110 cnt[24]~112 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.768 ns cnt\[25\]~114 30 COMB LCCOMB_X12_Y3_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 8.768 ns; Loc. = LCCOMB_X12_Y3_N18; Fanout = 2; COMB Node = 'cnt\[25\]~114'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[24]~112 cnt[25]~114 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.854 ns cnt\[26\]~116 31 COMB LCCOMB_X12_Y3_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 8.854 ns; Loc. = LCCOMB_X12_Y3_N20; Fanout = 2; COMB Node = 'cnt\[26\]~116'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[25]~114 cnt[26]~116 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.940 ns cnt\[27\]~118 32 COMB LCCOMB_X12_Y3_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 8.940 ns; Loc. = LCCOMB_X12_Y3_N22; Fanout = 2; COMB Node = 'cnt\[27\]~118'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[26]~116 cnt[27]~118 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.026 ns cnt\[28\]~120 33 COMB LCCOMB_X12_Y3_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 9.026 ns; Loc. = LCCOMB_X12_Y3_N24; Fanout = 2; COMB Node = 'cnt\[28\]~120'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[27]~118 cnt[28]~120 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.112 ns cnt\[29\]~122 34 COMB LCCOMB_X12_Y3_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 9.112 ns; Loc. = LCCOMB_X12_Y3_N26; Fanout = 2; COMB Node = 'cnt\[29\]~122'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[28]~120 cnt[29]~122 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.198 ns cnt\[30\]~124 35 COMB LCCOMB_X12_Y3_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 9.198 ns; Loc. = LCCOMB_X12_Y3_N28; Fanout = 1; COMB Node = 'cnt\[30\]~124'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[29]~122 cnt[30]~124 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.704 ns cnt\[31\]~125 36 COMB LCCOMB_X12_Y3_N30 1 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 9.704 ns; Loc. = LCCOMB_X12_Y3_N30; Fanout = 1; COMB Node = 'cnt\[31\]~125'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[30]~124 cnt[31]~125 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.812 ns cnt\[31\] 37 REG LCFF_X12_Y3_N31 2 " "Info: 37: + IC(0.000 ns) + CELL(0.108 ns) = 9.812 ns; Loc. = LCFF_X12_Y3_N31; Fanout = 2; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[31]~125 cnt[31] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.673 ns ( 57.82 % ) " "Info: Total cell delay = 5.673 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.139 ns ( 42.18 % ) " "Info: Total interconnect delay = 4.139 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.812 ns" { cnt[1] Equal0~0 Equal0~4 Equal0~10 cnt~64 cnt[1]~66 cnt[2]~68 cnt[3]~70 cnt[4]~72 cnt[5]~74 cnt[6]~76 cnt[7]~78 cnt[8]~80 cnt[9]~82 cnt[10]~84 cnt[11]~86 cnt[12]~88 cnt[13]~90 cnt[14]~92 cnt[15]~94 cnt[16]~96 cnt[17]~98 cnt[18]~100 cnt[19]~102 cnt[20]~104 cnt[21]~106 cnt[22]~108 cnt[23]~110 cnt[24]~112 cnt[25]~114 cnt[26]~116 cnt[27]~118 cnt[28]~120 cnt[29]~122 cnt[30]~124 cnt[31]~125 cnt[31] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.812 ns" { cnt[1] {} Equal0~0 {} Equal0~4 {} Equal0~10 {} cnt~64 {} cnt[1]~66 {} cnt[2]~68 {} cnt[3]~70 {} cnt[4]~72 {} cnt[5]~74 {} cnt[6]~76 {} cnt[7]~78 {} cnt[8]~80 {} cnt[9]~82 {} cnt[10]~84 {} cnt[11]~86 {} cnt[12]~88 {} cnt[13]~90 {} cnt[14]~92 {} cnt[15]~94 {} cnt[16]~96 {} cnt[17]~98 {} cnt[18]~100 {} cnt[19]~102 {} cnt[20]~104 {} cnt[21]~106 {} cnt[22]~108 {} cnt[23]~110 {} cnt[24]~112 {} cnt[25]~114 {} cnt[26]~116 {} cnt[27]~118 {} cnt[28]~120 {} cnt[29]~122 {} cnt[30]~124 {} cnt[31]~125 {} cnt[31] {} } { 0.000ns 1.554ns 0.398ns 0.360ns 1.468ns 0.359ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.650ns 0.614ns 0.206ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.751 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns cnt\[31\] 3 REG LCFF_X12_Y3_N31 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X12_Y3_N31; Fanout = 2; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl cnt[31] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns cnt\[1\] 3 REG LCFF_X12_Y4_N3 5 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X12_Y4_N3; Fanout = 5; REG Node = 'cnt\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl cnt[1] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.812 ns" { cnt[1] Equal0~0 Equal0~4 Equal0~10 cnt~64 cnt[1]~66 cnt[2]~68 cnt[3]~70 cnt[4]~72 cnt[5]~74 cnt[6]~76 cnt[7]~78 cnt[8]~80 cnt[9]~82 cnt[10]~84 cnt[11]~86 cnt[12]~88 cnt[13]~90 cnt[14]~92 cnt[15]~94 cnt[16]~96 cnt[17]~98 cnt[18]~100 cnt[19]~102 cnt[20]~104 cnt[21]~106 cnt[22]~108 cnt[23]~110 cnt[24]~112 cnt[25]~114 cnt[26]~116 cnt[27]~118 cnt[28]~120 cnt[29]~122 cnt[30]~124 cnt[31]~125 cnt[31] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.812 ns" { cnt[1] {} Equal0~0 {} Equal0~4 {} Equal0~10 {} cnt~64 {} cnt[1]~66 {} cnt[2]~68 {} cnt[3]~70 {} cnt[4]~72 {} cnt[5]~74 {} cnt[6]~76 {} cnt[7]~78 {} cnt[8]~80 {} cnt[9]~82 {} cnt[10]~84 {} cnt[11]~86 {} cnt[12]~88 {} cnt[13]~90 {} cnt[14]~92 {} cnt[15]~94 {} cnt[16]~96 {} cnt[17]~98 {} cnt[18]~100 {} cnt[19]~102 {} cnt[20]~104 {} cnt[21]~106 {} cnt[22]~108 {} cnt[23]~110 {} cnt[24]~112 {} cnt[25]~114 {} cnt[26]~116 {} cnt[27]~118 {} cnt[28]~120 {} cnt[29]~122 {} cnt[30]~124 {} cnt[31]~125 {} cnt[31] {} } { 0.000ns 1.554ns 0.398ns 0.360ns 1.468ns 0.359ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.650ns 0.614ns 0.206ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl cnt[31] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[31] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dout~reg0 din\[4\] clk 8.485 ns register " "Info: tsu for register \"dout~reg0\" (data pin = \"din\[4\]\", clock pin = \"clk\") is 8.485 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.268 ns + Longest pin register " "Info: + Longest pin to register delay is 11.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns din\[4\] 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'din\[4\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.939 ns) + CELL(0.650 ns) 8.534 ns Mux0~0 2 COMB LCCOMB_X10_Y3_N10 1 " "Info: 2: + IC(6.939 ns) + CELL(0.650 ns) = 8.534 ns; Loc. = LCCOMB_X10_Y3_N10; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { din[4] Mux0~0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.206 ns) 10.587 ns Mux0~1 3 COMB LCCOMB_X8_Y10_N26 1 " "Info: 3: + IC(1.847 ns) + CELL(0.206 ns) = 10.587 ns; Loc. = LCCOMB_X8_Y10_N26; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 11.160 ns Mux0~4 4 COMB LCCOMB_X8_Y10_N0 1 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 11.160 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux0~1 Mux0~4 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.268 ns dout~reg0 5 REG LCFF_X8_Y10_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.268 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 1; REG Node = 'dout~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux0~4 dout~reg0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 18.77 % ) " "Info: Total cell delay = 2.115 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.153 ns ( 81.23 % ) " "Info: Total interconnect delay = 9.153 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.268 ns" { din[4] Mux0~0 Mux0~1 Mux0~4 dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.268 ns" { din[4] {} din[4]~combout {} Mux0~0 {} Mux0~1 {} Mux0~4 {} dout~reg0 {} } { 0.000ns 0.000ns 6.939ns 1.847ns 0.367ns 0.000ns } { 0.000ns 0.945ns 0.650ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns dout~reg0 3 REG LCFF_X8_Y10_N1 1 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 1; REG Node = 'dout~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl dout~reg0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} dout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.268 ns" { din[4] Mux0~0 Mux0~1 Mux0~4 dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.268 ns" { din[4] {} din[4]~combout {} Mux0~0 {} Mux0~1 {} Mux0~4 {} dout~reg0 {} } { 0.000ns 0.000ns 6.939ns 1.847ns 0.367ns 0.000ns } { 0.000ns 0.945ns 0.650ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} dout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout dout~reg0 7.494 ns register " "Info: tco from clock \"clk\" to destination pin \"dout\" through register \"dout~reg0\" is 7.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns dout~reg0 3 REG LCFF_X8_Y10_N1 1 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 1; REG Node = 'dout~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl dout~reg0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} dout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.447 ns + Longest register pin " "Info: + Longest register to pin delay is 4.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dout~reg0 1 REG LCFF_X8_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 1; REG Node = 'dout~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout~reg0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(3.056 ns) 4.447 ns dout 2 PIN PIN_8 0 " "Info: 2: + IC(1.391 ns) + CELL(3.056 ns) = 4.447 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'dout'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { dout~reg0 dout } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 68.72 % ) " "Info: Total cell delay = 3.056 ns ( 68.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.391 ns ( 31.28 % ) " "Info: Total interconnect delay = 1.391 ns ( 31.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { dout~reg0 dout } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { dout~reg0 {} dout {} } { 0.000ns 1.391ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} dout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.447 ns" { dout~reg0 dout } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.447 ns" { dout~reg0 {} dout {} } { 0.000ns 1.391ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dout~reg0 din\[7\] clk -0.818 ns register " "Info: th for register \"dout~reg0\" (data pin = \"din\[7\]\", clock pin = \"clk\") is -0.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns dout~reg0 3 REG LCFF_X8_Y10_N1 1 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 1; REG Node = 'dout~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl dout~reg0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} dout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.867 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns din\[7\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'din\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.624 ns) 3.186 ns Mux0~1 2 COMB LCCOMB_X8_Y10_N26 1 " "Info: 2: + IC(1.472 ns) + CELL(0.624 ns) = 3.186 ns; Loc. = LCCOMB_X8_Y10_N26; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { din[7] Mux0~1 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 3.759 ns Mux0~4 3 COMB LCCOMB_X8_Y10_N0 1 " "Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 3.759 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux0~1 Mux0~4 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.867 ns dout~reg0 4 REG LCFF_X8_Y10_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.867 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 1; REG Node = 'dout~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux0~4 dout~reg0 } "NODE_NAME" } } { "Generator.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.9/Test3.9(1)/Generator.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 52.44 % ) " "Info: Total cell delay = 2.028 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.839 ns ( 47.56 % ) " "Info: Total interconnect delay = 1.839 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { din[7] Mux0~1 Mux0~4 dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.867 ns" { din[7] {} din[7]~combout {} Mux0~1 {} Mux0~4 {} dout~reg0 {} } { 0.000ns 0.000ns 1.472ns 0.367ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} dout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { din[7] Mux0~1 Mux0~4 dout~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.867 ns" { din[7] {} din[7]~combout {} Mux0~1 {} Mux0~4 {} dout~reg0 {} } { 0.000ns 0.000ns 1.472ns 0.367ns 0.000ns } { 0.000ns 1.090ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 13:00:51 2021 " "Info: Processing ended: Fri Nov 19 13:00:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
