INFO-FLOW: Workspace C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1 opened at Tue May 28 19:28:59 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 1.825 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=sysgen 
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
Execute     config_export -format=sysgen 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS
Execute     config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.123 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Command     create_platform done; 0.121 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.267 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format sysgen -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 193.777 MB.
Execute       set_directive_top axi_encrypt -name=axi_encrypt 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling source/aead.c as C
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang source/aead.c -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.c.clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.207 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling source/printstate.c as C
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang source/printstate.c -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.c.clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'EsperimentiVitisHLS/source/temp.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling EsperimentiVitisHLS/source/temp.c as C
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang EsperimentiVitisHLS/source/temp.c -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.c.clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.116 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.clang.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.386 seconds; current allocated memory: 196.301 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.g.bc" "C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.g.bc" "C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/aead.g.bc C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/printstate.g.bc C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/temp.g.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.557 sec.
Execute       run_link_or_opt -opt -out C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi_encrypt -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi_encrypt -reflow-float-conversion -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.694 sec.
Execute       run_link_or_opt -out C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi_encrypt 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi_encrypt -mllvm -hls-db-dir -mllvm C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 2> C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,674 Compile/Link C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,674 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,161 Unroll/Inline (step 1) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,842 Unroll/Inline (step 2) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,842 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,292 Unroll/Inline (step 3) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,292 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,292 Unroll/Inline (step 4) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,292 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,391 Array/Struct (step 1) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,391 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,391 Array/Struct (step 2) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,391 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,391 Array/Struct (step 3) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,391 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,391 Array/Struct (step 4) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,391 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,417 Array/Struct (step 5) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,417 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,403 Performance (step 1) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,403 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,395 Performance (step 2) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,395 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,069 Performance (step 3) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,069 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,181 Performance (step 4) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,181 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,189 HW Transforms (step 1) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,213 HW Transforms (step 2) C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,213 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_12_1' is marked as complete unroll implied by the pipeline pragma (EsperimentiVitisHLS/source/temp.c:12:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (EsperimentiVitisHLS/source/temp.c:12:19) in function 'u64_to_u8_array' completely with a factor of 8 (EsperimentiVitisHLS/source/temp.c:7:0)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:13:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:13:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:53)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:20 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'c_u8' due to pipeline pragma (EsperimentiVitisHLS/source/temp.c:9:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'm_u8' due to pipeline pragma (EsperimentiVitisHLS/source/temp.c:9:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ad_u8' due to pipeline pragma (EsperimentiVitisHLS/source/temp.c:9:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'nsec_u8' due to pipeline pragma (EsperimentiVitisHLS/source/temp.c:9:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'npub_u8' due to pipeline pragma (EsperimentiVitisHLS/source/temp.c:9:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'k_u8' due to pipeline pragma (EsperimentiVitisHLS/source/temp.c:9:9)
INFO: [HLS 214-248] Applying array_partition to 'c_u8': Cyclic partitioning with factor 4 on dimension 1. (EsperimentiVitisHLS/source/temp.c:118:10)
INFO: [HLS 214-248] Applying array_partition to 'm_u8': Complete partitioning on dimension 1. (EsperimentiVitisHLS/source/temp.c:119:10)
INFO: [HLS 214-248] Applying array_partition to 'ad_u8': Complete partitioning on dimension 1. (EsperimentiVitisHLS/source/temp.c:120:10)
INFO: [HLS 214-248] Applying array_partition to 'nsec_u8': Complete partitioning on dimension 1. (EsperimentiVitisHLS/source/temp.c:121:10)
INFO: [HLS 214-248] Applying array_partition to 'npub_u8': Complete partitioning on dimension 1. (EsperimentiVitisHLS/source/temp.c:122:10)
INFO: [HLS 214-248] Applying array_partition to 'k_u8': Complete partitioning on dimension 1. (EsperimentiVitisHLS/source/temp.c:123:10)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EsperimentiVitisHLS/source/temp.c:125:18)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EsperimentiVitisHLS/source/temp.c:130:18)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EsperimentiVitisHLS/source/temp.c:133:18)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EsperimentiVitisHLS/source/temp.c:136:18)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EsperimentiVitisHLS/source/temp.c:139:18)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (EsperimentiVitisHLS/source/temp.c:142:18)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.825 seconds; current allocated memory: 199.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 199.059 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi_encrypt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 205.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 207.859 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:26) automatically.
Command         transform done; 0.168 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.107 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 231.469 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_58_7'(source/aead.c:58:20) and 'VITIS_LOOP_29_1'(source/word.h:29:20) in function 'crypto_aead_encrypt' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_7' (source/aead.c:58:20) in function 'crypto_aead_encrypt' the outer loop is not a perfect loop.
Execute           auto_get_db
Command         transform done; 0.273 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 299.832 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.723 sec.
Command     elaborate done; 12.972 sec.
Execute     ap_eval exec zip -j C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.103 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
Execute       ap_set_top_model axi_encrypt 
WARNING: [SYN 201-103] Legalizing function name 'u64_to_u8_array.clone' to 'u64_to_u8_array_clone'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
Execute       get_model_list axi_encrypt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi_encrypt 
Execute       preproc_iomode -model crypto_aead_encrypt 
Execute       preproc_iomode -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       preproc_iomode -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       preproc_iomode -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       preproc_iomode -model ROUND.6 
Execute       preproc_iomode -model LOADBYTES 
Execute       preproc_iomode -model u64_to_u8_array.clone 
Execute       preproc_iomode -model u64_to_u8_array 
Execute       get_model_list axi_encrypt -filter all-wo-channel 
INFO-FLOW: Model list for configure: u64_to_u8_array u64_to_u8_array.clone LOADBYTES ROUND.6 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 crypto_aead_encrypt axi_encrypt
INFO-FLOW: Configuring Module : u64_to_u8_array ...
Execute       set_default_model u64_to_u8_array 
Execute       apply_spec_resource_limit u64_to_u8_array 
INFO-FLOW: Configuring Module : u64_to_u8_array.clone ...
Execute       set_default_model u64_to_u8_array.clone 
Execute       apply_spec_resource_limit u64_to_u8_array.clone 
INFO-FLOW: Configuring Module : LOADBYTES ...
Execute       set_default_model LOADBYTES 
Execute       apply_spec_resource_limit LOADBYTES 
INFO-FLOW: Configuring Module : ROUND.6 ...
Execute       set_default_model ROUND.6 
Execute       apply_spec_resource_limit ROUND.6 
INFO-FLOW: Configuring Module : crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 ...
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       apply_spec_resource_limit crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
INFO-FLOW: Configuring Module : crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 ...
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       apply_spec_resource_limit crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
INFO-FLOW: Configuring Module : crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 ...
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       apply_spec_resource_limit crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
INFO-FLOW: Configuring Module : crypto_aead_encrypt ...
Execute       set_default_model crypto_aead_encrypt 
Execute       apply_spec_resource_limit crypto_aead_encrypt 
INFO-FLOW: Configuring Module : axi_encrypt ...
Execute       set_default_model axi_encrypt 
Execute       apply_spec_resource_limit axi_encrypt 
INFO-FLOW: Model list for preprocess: u64_to_u8_array u64_to_u8_array.clone LOADBYTES ROUND.6 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 crypto_aead_encrypt axi_encrypt
INFO-FLOW: Preprocessing Module: u64_to_u8_array ...
Execute       set_default_model u64_to_u8_array 
Execute       cdfg_preprocess -model u64_to_u8_array 
Execute       rtl_gen_preprocess u64_to_u8_array 
INFO-FLOW: Preprocessing Module: u64_to_u8_array.clone ...
Execute       set_default_model u64_to_u8_array.clone 
Execute       cdfg_preprocess -model u64_to_u8_array.clone 
Execute       rtl_gen_preprocess u64_to_u8_array.clone 
INFO-FLOW: Preprocessing Module: LOADBYTES ...
Execute       set_default_model LOADBYTES 
Execute       cdfg_preprocess -model LOADBYTES 
Execute       rtl_gen_preprocess LOADBYTES 
INFO-FLOW: Preprocessing Module: ROUND.6 ...
Execute       set_default_model ROUND.6 
Execute       cdfg_preprocess -model ROUND.6 
Execute       rtl_gen_preprocess ROUND.6 
INFO-FLOW: Preprocessing Module: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 ...
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       cdfg_preprocess -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       rtl_gen_preprocess crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
INFO-FLOW: Preprocessing Module: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 ...
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       cdfg_preprocess -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       rtl_gen_preprocess crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
INFO-FLOW: Preprocessing Module: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 ...
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       cdfg_preprocess -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       rtl_gen_preprocess crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
INFO-FLOW: Preprocessing Module: crypto_aead_encrypt ...
Execute       set_default_model crypto_aead_encrypt 
Execute       cdfg_preprocess -model crypto_aead_encrypt 
Execute       rtl_gen_preprocess crypto_aead_encrypt 
INFO-FLOW: Preprocessing Module: axi_encrypt ...
Execute       set_default_model axi_encrypt 
Execute       cdfg_preprocess -model axi_encrypt 
Execute       rtl_gen_preprocess axi_encrypt 
INFO-FLOW: Model list for synthesis: u64_to_u8_array u64_to_u8_array.clone LOADBYTES ROUND.6 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 crypto_aead_encrypt axi_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u64_to_u8_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model u64_to_u8_array 
Execute       schedule -model u64_to_u8_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u64_to_u8_array'.
WARNING: [HLS 200-880] The II Violation in module 'u64_to_u8_array' (function 'u64_to_u8_array'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('b_0_addr_write_ln13', EsperimentiVitisHLS/source/temp.c:13) of variable 'trunc_ln13_4', EsperimentiVitisHLS/source/temp.c:13 on array 'b_0' and 'store' operation 0 bit ('b_0_addr_4_write_ln13', EsperimentiVitisHLS/source/temp.c:13) of variable 'trunc_ln13_s', EsperimentiVitisHLS/source/temp.c:13 on array 'b_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, function 'u64_to_u8_array'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 304.875 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.sched.adb -f 
INFO-FLOW: Finish scheduling u64_to_u8_array.
Execute       set_default_model u64_to_u8_array 
Execute       bind -model u64_to_u8_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 306.133 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.bind.adb -f 
INFO-FLOW: Finish binding u64_to_u8_array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u64_to_u8_array_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model u64_to_u8_array.clone 
Execute       schedule -model u64_to_u8_array.clone 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u64_to_u8_array.clone'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'u64_to_u8_array.clone'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 306.551 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.sched.adb -f 
INFO-FLOW: Finish scheduling u64_to_u8_array.clone.
Execute       set_default_model u64_to_u8_array.clone 
Execute       bind -model u64_to_u8_array.clone 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 306.844 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.bind.adb -f 
INFO-FLOW: Finish binding u64_to_u8_array.clone.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LOADBYTES 
Execute       schedule -model LOADBYTES 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 307.668 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.sched.adb -f 
INFO-FLOW: Finish scheduling LOADBYTES.
Execute       set_default_model LOADBYTES 
Execute       bind -model LOADBYTES 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 307.750 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.bind.adb -f 
INFO-FLOW: Finish binding LOADBYTES.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ROUND.6 
Execute       schedule -model ROUND.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 308.316 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.sched.adb -f 
INFO-FLOW: Finish scheduling ROUND.6.
Execute       set_default_model ROUND.6 
Execute       bind -model ROUND.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 308.473 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.bind.adb -f 
INFO-FLOW: Finish binding ROUND.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       schedule -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:60) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:60 [11]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:60) on local variable 'i', source/word.h:28->source/aead.c:60 [14]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:60) [25]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:60) [27]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 309.102 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.sched.adb -f 
INFO-FLOW: Finish scheduling crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       bind -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 309.168 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.bind.adb -f 
INFO-FLOW: Finish binding crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       schedule -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11' consists of the following:
	'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:84) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:84 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:84) on local variable 'i', source/word.h:28->source/aead.c:84 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:84) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:84) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 309.652 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.sched.adb -f 
INFO-FLOW: Finish scheduling crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       bind -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 309.688 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.bind.adb -f 
INFO-FLOW: Finish binding crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       schedule -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:85) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:85 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:85) on local variable 'i', source/word.h:28->source/aead.c:85 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:85) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:85) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 309.945 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.sched.adb -f 
INFO-FLOW: Finish scheduling crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.
Execute       set_default_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       bind -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 309.980 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.bind.adb -f 
INFO-FLOW: Finish binding crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crypto_aead_encrypt 
Execute       schedule -model crypto_aead_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 313.609 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling crypto_aead_encrypt.
Execute       set_default_model crypto_aead_encrypt 
Execute       bind -model crypto_aead_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 313.648 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.bind.adb -f 
INFO-FLOW: Finish binding crypto_aead_encrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi_encrypt 
Execute       schedule -model axi_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 314.574 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.verbose.sched.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling axi_encrypt.
Execute       set_default_model axi_encrypt 
Execute       bind -model axi_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 315.062 MB.
Execute       syn_report -verbosereport -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.verbose.bind.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.bind.adb -f 
INFO-FLOW: Finish binding axi_encrypt.
Execute       get_model_list axi_encrypt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess u64_to_u8_array 
Execute       rtl_gen_preprocess u64_to_u8_array.clone 
Execute       rtl_gen_preprocess LOADBYTES 
Execute       rtl_gen_preprocess ROUND.6 
Execute       rtl_gen_preprocess crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       rtl_gen_preprocess crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       rtl_gen_preprocess crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       rtl_gen_preprocess crypto_aead_encrypt 
Execute       rtl_gen_preprocess axi_encrypt 
INFO-FLOW: Model list for RTL generation: u64_to_u8_array u64_to_u8_array.clone LOADBYTES ROUND.6 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 crypto_aead_encrypt axi_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u64_to_u8_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model u64_to_u8_array -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'u64_to_u8_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 316.594 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl u64_to_u8_array -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_u64_to_u8_array 
Execute       gen_rtl u64_to_u8_array -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_u64_to_u8_array 
Execute       syn_report -csynth -model u64_to_u8_array -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/u64_to_u8_array_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model u64_to_u8_array -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/u64_to_u8_array_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model u64_to_u8_array -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model u64_to_u8_array -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.adb 
Execute       db_write -model u64_to_u8_array -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info u64_to_u8_array -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u64_to_u8_array_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model u64_to_u8_array.clone -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'u64_to_u8_array_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 322.238 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl u64_to_u8_array.clone -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_u64_to_u8_array_clone 
Execute       gen_rtl u64_to_u8_array.clone -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_u64_to_u8_array_clone 
Execute       syn_report -csynth -model u64_to_u8_array.clone -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/u64_to_u8_array_clone_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model u64_to_u8_array.clone -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/u64_to_u8_array_clone_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model u64_to_u8_array.clone -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model u64_to_u8_array.clone -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.adb 
Execute       db_write -model u64_to_u8_array.clone -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info u64_to_u8_array.clone -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LOADBYTES -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 324.148 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl LOADBYTES -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_LOADBYTES 
Execute       gen_rtl LOADBYTES -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_LOADBYTES 
Execute       syn_report -csynth -model LOADBYTES -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/LOADBYTES_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model LOADBYTES -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/LOADBYTES_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model LOADBYTES -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model LOADBYTES -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.adb 
Execute       db_write -model LOADBYTES -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LOADBYTES -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ROUND.6 -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 325.551 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl ROUND.6 -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_ROUND_6 
Execute       gen_rtl ROUND.6 -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_ROUND_6 
Execute       syn_report -csynth -model ROUND.6 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/ROUND_6_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model ROUND.6 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/ROUND_6_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model ROUND.6 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model ROUND.6 -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.adb 
Execute       db_write -model ROUND.6 -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ROUND.6 -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 327.164 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       gen_rtl crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
Execute       syn_report -csynth -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.adb 
Execute       db_write -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 328.762 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       gen_rtl crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
Execute       syn_report -csynth -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.adb 
Execute       db_write -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 329.754 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       gen_rtl crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
Execute       syn_report -csynth -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.adb 
Execute       db_write -model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model crypto_aead_encrypt -top_prefix axi_encrypt_ -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 333.180 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl crypto_aead_encrypt -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt_crypto_aead_encrypt 
Execute       gen_rtl crypto_aead_encrypt -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt_crypto_aead_encrypt 
Execute       syn_report -csynth -model crypto_aead_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model crypto_aead_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/crypto_aead_encrypt_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model crypto_aead_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model crypto_aead_encrypt -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.adb 
Execute       db_write -model crypto_aead_encrypt -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info crypto_aead_encrypt -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model axi_encrypt -top_prefix  -sub_prefix axi_encrypt_ -mg_file C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [RTMG 210-278] Implementing memory 'axi_encrypt_c_u8_RAM_AUTO_0R0W' using auto RAMs.
Command       create_rtl_model done; 0.289 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 345.812 MB.
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi_encrypt -istop -style xilinx -f -lang vhdl -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/vhdl/axi_encrypt 
Execute       gen_rtl axi_encrypt -istop -style xilinx -f -lang vlog -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/verilog/axi_encrypt 
Execute       syn_report -csynth -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/axi_encrypt_csynth.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -rtlxml -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/axi_encrypt_csynth.xml 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -verbosereport -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.verbose.rpt 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       db_write -model axi_encrypt -f -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.adb 
Execute       db_write -model axi_encrypt -bindview -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info axi_encrypt -p C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt 
Execute       export_constraint_db -f -tool general -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.constraint.tcl 
Execute       syn_report -designview -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.design.xml 
Execute       syn_report -csynthDesign -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth.rpt -MHOut C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z010-clg400-1 
Execute           ap_family_info -name xc7z010-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z010-clg400-1 -data family 
Execute       syn_report -wcfg -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi_encrypt -o C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.protoinst 
Execute       sc_get_clocks axi_encrypt 
Execute       sc_get_portdomain axi_encrypt 
INFO-FLOW: Model list for RTL component generation: u64_to_u8_array u64_to_u8_array.clone LOADBYTES ROUND.6 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 crypto_aead_encrypt axi_encrypt
INFO-FLOW: Handling components in module [u64_to_u8_array] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.compgen.tcl 
INFO-FLOW: Handling components in module [u64_to_u8_array_clone] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.compgen.tcl 
INFO-FLOW: Found component axi_encrypt_sparsemux_19_4_8_1_1.
INFO-FLOW: Append model axi_encrypt_sparsemux_19_4_8_1_1
INFO-FLOW: Handling components in module [LOADBYTES] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.compgen.tcl 
INFO-FLOW: Found component axi_encrypt_sparsemux_33_4_8_1_1.
INFO-FLOW: Append model axi_encrypt_sparsemux_33_4_8_1_1
INFO-FLOW: Found component axi_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ROUND_6] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.compgen.tcl 
INFO-FLOW: Handling components in module [crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
INFO-FLOW: Found component axi_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.compgen.tcl 
INFO-FLOW: Found component axi_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.compgen.tcl 
INFO-FLOW: Found component axi_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [crypto_aead_encrypt] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.compgen.tcl 
INFO-FLOW: Handling components in module [axi_encrypt] ... 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.compgen.tcl 
INFO-FLOW: Found component axi_encrypt_c_u8_RAM_AUTO_0R0W.
INFO-FLOW: Append model axi_encrypt_c_u8_RAM_AUTO_0R0W
INFO-FLOW: Found component axi_encrypt_gmem_m_axi.
INFO-FLOW: Append model axi_encrypt_gmem_m_axi
INFO-FLOW: Found component axi_encrypt_control_s_axi.
INFO-FLOW: Append model axi_encrypt_control_s_axi
INFO-FLOW: Append model u64_to_u8_array
INFO-FLOW: Append model u64_to_u8_array_clone
INFO-FLOW: Append model LOADBYTES
INFO-FLOW: Append model ROUND_6
INFO-FLOW: Append model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1
INFO-FLOW: Append model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11
INFO-FLOW: Append model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12
INFO-FLOW: Append model crypto_aead_encrypt
INFO-FLOW: Append model axi_encrypt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi_encrypt_sparsemux_19_4_8_1_1 axi_encrypt_sparsemux_33_4_8_1_1 axi_encrypt_flow_control_loop_pipe_sequential_init axi_encrypt_flow_control_loop_pipe_sequential_init axi_encrypt_flow_control_loop_pipe_sequential_init axi_encrypt_flow_control_loop_pipe_sequential_init axi_encrypt_c_u8_RAM_AUTO_0R0W axi_encrypt_gmem_m_axi axi_encrypt_control_s_axi u64_to_u8_array u64_to_u8_array_clone LOADBYTES ROUND_6 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 crypto_aead_encrypt axi_encrypt
INFO-FLOW: Generating C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model axi_encrypt_sparsemux_19_4_8_1_1
INFO-FLOW: To file: write model axi_encrypt_sparsemux_33_4_8_1_1
INFO-FLOW: To file: write model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model axi_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model axi_encrypt_c_u8_RAM_AUTO_0R0W
INFO-FLOW: To file: write model axi_encrypt_gmem_m_axi
INFO-FLOW: To file: write model axi_encrypt_control_s_axi
INFO-FLOW: To file: write model u64_to_u8_array
INFO-FLOW: To file: write model u64_to_u8_array_clone
INFO-FLOW: To file: write model LOADBYTES
INFO-FLOW: To file: write model ROUND_6
INFO-FLOW: To file: write model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1
INFO-FLOW: To file: write model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11
INFO-FLOW: To file: write model crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12
INFO-FLOW: To file: write model crypto_aead_encrypt
INFO-FLOW: To file: write model axi_encrypt
INFO-FLOW: Generating C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/vlog' tclDir='C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db' modelList='axi_encrypt_sparsemux_19_4_8_1_1
axi_encrypt_sparsemux_33_4_8_1_1
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_c_u8_RAM_AUTO_0R0W
axi_encrypt_gmem_m_axi
axi_encrypt_control_s_axi
u64_to_u8_array
u64_to_u8_array_clone
LOADBYTES
ROUND_6
crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1
crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11
crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12
crypto_aead_encrypt
axi_encrypt
' expOnly='0'
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.compgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.13 seconds; current allocated memory: 351.859 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='axi_encrypt_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name u64_to_u8_array_clone
INFO-FLOW: No bind nodes found for module_name ROUND_6
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='axi_encrypt_sparsemux_19_4_8_1_1
axi_encrypt_sparsemux_33_4_8_1_1
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_flow_control_loop_pipe_sequential_init
axi_encrypt_c_u8_RAM_AUTO_0R0W
axi_encrypt_gmem_m_axi
axi_encrypt_control_s_axi
u64_to_u8_array
u64_to_u8_array_clone
LOADBYTES
ROUND_6
crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1
crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11
crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12
crypto_aead_encrypt
axi_encrypt
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.compgen.dataonly.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.compgen.dataonly.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.rtl_wrap.cfg.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.compgen.dataonly.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/u64_to_u8_array_clone.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/LOADBYTES.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/ROUND_6.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/crypto_aead_encrypt.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.tbgen.tcl 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/axi_encrypt.constraint.tcl 
Execute       sc_get_clocks axi_encrypt 
Execute       source C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/VitisHLS/AsconOptimizedHLS/EsperimentiVitisHLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST axi_encrypt MODULE2INSTS {axi_encrypt axi_encrypt u64_to_u8_array grp_u64_to_u8_array_fu_222 u64_to_u8_array_clone {grp_u64_to_u8_array_clone_fu_236 call_ret43_u64_to_u8_array_clone_fu_275 call_ret44_u64_to_u8_array_clone_fu_298 call_ret45_u64_to_u8_array_clone_fu_337 call_ret46_u64_to_u8_array_clone_fu_360 call_ret47_u64_to_u8_array_clone_fu_399 call_ret48_u64_to_u8_array_clone_fu_422} crypto_aead_encrypt grp_crypto_aead_encrypt_fu_462 LOADBYTES {grp_LOADBYTES_fu_650 grp_LOADBYTES_fu_690 grp_LOADBYTES_fu_730 grp_LOADBYTES_fu_770} ROUND_6 grp_ROUND_6_fu_811 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_852 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_fu_865} INST2MODULE {axi_encrypt axi_encrypt grp_u64_to_u8_array_fu_222 u64_to_u8_array grp_u64_to_u8_array_clone_fu_236 u64_to_u8_array_clone call_ret43_u64_to_u8_array_clone_fu_275 u64_to_u8_array_clone call_ret44_u64_to_u8_array_clone_fu_298 u64_to_u8_array_clone call_ret45_u64_to_u8_array_clone_fu_337 u64_to_u8_array_clone call_ret46_u64_to_u8_array_clone_fu_360 u64_to_u8_array_clone call_ret47_u64_to_u8_array_clone_fu_399 u64_to_u8_array_clone call_ret48_u64_to_u8_array_clone_fu_422 u64_to_u8_array_clone grp_crypto_aead_encrypt_fu_462 crypto_aead_encrypt grp_LOADBYTES_fu_650 LOADBYTES grp_LOADBYTES_fu_690 LOADBYTES grp_LOADBYTES_fu_730 LOADBYTES grp_LOADBYTES_fu_770 LOADBYTES grp_ROUND_6_fu_811 ROUND_6 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_852 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_fu_865 crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12} INSTDATA {axi_encrypt {DEPTH 1 CHILDREN {grp_u64_to_u8_array_fu_222 grp_u64_to_u8_array_clone_fu_236 call_ret43_u64_to_u8_array_clone_fu_275 call_ret44_u64_to_u8_array_clone_fu_298 call_ret45_u64_to_u8_array_clone_fu_337 call_ret46_u64_to_u8_array_clone_fu_360 call_ret47_u64_to_u8_array_clone_fu_399 call_ret48_u64_to_u8_array_clone_fu_422 grp_crypto_aead_encrypt_fu_462}} grp_u64_to_u8_array_fu_222 {DEPTH 2 CHILDREN {}} grp_u64_to_u8_array_clone_fu_236 {DEPTH 2 CHILDREN {}} call_ret43_u64_to_u8_array_clone_fu_275 {DEPTH 2 CHILDREN {}} call_ret44_u64_to_u8_array_clone_fu_298 {DEPTH 2 CHILDREN {}} call_ret45_u64_to_u8_array_clone_fu_337 {DEPTH 2 CHILDREN {}} call_ret46_u64_to_u8_array_clone_fu_360 {DEPTH 2 CHILDREN {}} call_ret47_u64_to_u8_array_clone_fu_399 {DEPTH 2 CHILDREN {}} call_ret48_u64_to_u8_array_clone_fu_422 {DEPTH 2 CHILDREN {}} grp_crypto_aead_encrypt_fu_462 {DEPTH 2 CHILDREN {grp_LOADBYTES_fu_650 grp_LOADBYTES_fu_690 grp_LOADBYTES_fu_730 grp_LOADBYTES_fu_770 grp_ROUND_6_fu_811 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_852 grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_fu_865}} grp_LOADBYTES_fu_650 {DEPTH 3 CHILDREN {}} grp_LOADBYTES_fu_690 {DEPTH 3 CHILDREN {}} grp_LOADBYTES_fu_730 {DEPTH 3 CHILDREN {}} grp_LOADBYTES_fu_770 {DEPTH 3 CHILDREN {}} grp_ROUND_6_fu_811 {DEPTH 3 CHILDREN {}} grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838 {DEPTH 3 CHILDREN {}} grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_852 {DEPTH 3 CHILDREN {}} grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_fu_865 {DEPTH 3 CHILDREN {}}} MODULEDATA {u64_to_u8_array {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_358_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_1_fu_364_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_2_fu_370_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_3_fu_376_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_4_fu_382_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_5_fu_388_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_6_fu_394_p2 SOURCE EsperimentiVitisHLS/source/temp.c:7 VARIABLE add_ln7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LOADBYTES {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_237_p2 SOURCE source/word.h:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_257_p34 SOURCE source/word.h:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln22_fu_337_p2 SOURCE source/word.h:22 VARIABLE sub_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_150_p2 SOURCE source/word.h:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_fu_172_p2 SOURCE source/word.h:29 VARIABLE sub_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_132_p2 SOURCE source/word.h:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_fu_154_p2 SOURCE source/word.h:29 VARIABLE sub_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_134_p2 SOURCE source/word.h:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_fu_156_p2 SOURCE source/word.h:29 VARIABLE sub_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} crypto_aead_encrypt {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_1043_p2 SOURCE source/aead.c:45 VARIABLE add_ln45 LOOP VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1049_p2 SOURCE source/aead.c:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_1181_p2 SOURCE source/aead.c:65 VARIABLE add_ln65 LOOP VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1187_p2 SOURCE source/aead.c:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} axi_encrypt {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME c_u8_U SOURCE EsperimentiVitisHLS/source/temp.c:118 VARIABLE c_u8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME c_u8_1_U SOURCE EsperimentiVitisHLS/source/temp.c:118 VARIABLE c_u8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME c_u8_2_U SOURCE EsperimentiVitisHLS/source/temp.c:118 VARIABLE c_u8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME c_u8_3_U SOURCE EsperimentiVitisHLS/source/temp.c:118 VARIABLE c_u8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 8 URAM 0}} u64_to_u8_array_clone {AREA {DSP 0 BRAM 0 URAM 0}} ROUND_6 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 362.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
Execute       syn_report -model axi_encrypt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.88 MHz
Command     autosyn done; 9.89 sec.
Command   csynth_design done; 23.067 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 23.067 seconds; current allocated memory: 168.527 MB.
Command ap_source done; 25.62 sec.
Execute cleanup_all 
