ARM GAS  /tmp/cc7vVtcv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NMI_Handler:
  24              	.LFB65:
  25              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc7vVtcv.s 			page 2


  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  60:Core/Src/stm32f1xx_it.c **** extern CAN_HandleTypeDef hcan;
  61:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim4;
  62:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  65:Core/Src/stm32f1xx_it.c **** 
  66:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  68:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f1xx_it.c **** /**
  70:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  71:Core/Src/stm32f1xx_it.c ****   */
  72:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  73:Core/Src/stm32f1xx_it.c **** {
  26              		.loc 1 73 0
  27              		.cfi_startproc
  28              		@ Volatile: function does not return.
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.L2:
  33 0000 FEE7     		b	.L2
  34              		.cfi_endproc
  35              	.LFE65:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
ARM GAS  /tmp/cc7vVtcv.s 			page 3


  45              	HardFault_Handler:
  46              	.LFB66:
  74:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c **** 
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32f1xx_it.c ****   while (1)
  79:Core/Src/stm32f1xx_it.c ****   {
  80:Core/Src/stm32f1xx_it.c ****   }
  81:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32f1xx_it.c **** }
  83:Core/Src/stm32f1xx_it.c **** 
  84:Core/Src/stm32f1xx_it.c **** /**
  85:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  86:Core/Src/stm32f1xx_it.c ****   */
  87:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  88:Core/Src/stm32f1xx_it.c **** {
  47              		.loc 1 88 0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L4:
  54 0000 FEE7     		b	.L4
  55              		.cfi_endproc
  56              	.LFE66:
  58              		.section	.text.MemManage_Handler,"ax",%progbits
  59              		.align	1
  60              		.global	MemManage_Handler
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu softvfp
  66              	MemManage_Handler:
  67              	.LFB67:
  89:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  90:Core/Src/stm32f1xx_it.c **** 
  91:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  92:Core/Src/stm32f1xx_it.c ****   while (1)
  93:Core/Src/stm32f1xx_it.c ****   {
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****   }
  97:Core/Src/stm32f1xx_it.c **** }
  98:Core/Src/stm32f1xx_it.c **** 
  99:Core/Src/stm32f1xx_it.c **** /**
 100:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 101:Core/Src/stm32f1xx_it.c ****   */
 102:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 103:Core/Src/stm32f1xx_it.c **** {
  68              		.loc 1 103 0
  69              		.cfi_startproc
  70              		@ Volatile: function does not return.
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
ARM GAS  /tmp/cc7vVtcv.s 			page 4


  74              	.L6:
  75 0000 FEE7     		b	.L6
  76              		.cfi_endproc
  77              	.LFE67:
  79              		.section	.text.BusFault_Handler,"ax",%progbits
  80              		.align	1
  81              		.global	BusFault_Handler
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	BusFault_Handler:
  88              	.LFB68:
 104:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 105:Core/Src/stm32f1xx_it.c **** 
 106:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c ****   while (1)
 108:Core/Src/stm32f1xx_it.c ****   {
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****   }
 112:Core/Src/stm32f1xx_it.c **** }
 113:Core/Src/stm32f1xx_it.c **** 
 114:Core/Src/stm32f1xx_it.c **** /**
 115:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 116:Core/Src/stm32f1xx_it.c ****   */
 117:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 118:Core/Src/stm32f1xx_it.c **** {
  89              		.loc 1 118 0
  90              		.cfi_startproc
  91              		@ Volatile: function does not return.
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.L8:
  96 0000 FEE7     		b	.L8
  97              		.cfi_endproc
  98              	.LFE68:
 100              		.section	.text.UsageFault_Handler,"ax",%progbits
 101              		.align	1
 102              		.global	UsageFault_Handler
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu softvfp
 108              	UsageFault_Handler:
 109              	.LFB69:
 119:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 120:Core/Src/stm32f1xx_it.c **** 
 121:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c ****   while (1)
 123:Core/Src/stm32f1xx_it.c ****   {
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   }
 127:Core/Src/stm32f1xx_it.c **** }
 128:Core/Src/stm32f1xx_it.c **** 
ARM GAS  /tmp/cc7vVtcv.s 			page 5


 129:Core/Src/stm32f1xx_it.c **** /**
 130:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 131:Core/Src/stm32f1xx_it.c ****   */
 132:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 133:Core/Src/stm32f1xx_it.c **** {
 110              		.loc 1 133 0
 111              		.cfi_startproc
 112              		@ Volatile: function does not return.
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116              	.L10:
 117 0000 FEE7     		b	.L10
 118              		.cfi_endproc
 119              	.LFE69:
 121              		.section	.text.SVC_Handler,"ax",%progbits
 122              		.align	1
 123              		.global	SVC_Handler
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu softvfp
 129              	SVC_Handler:
 130              	.LFB70:
 134:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 135:Core/Src/stm32f1xx_it.c **** 
 136:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 137:Core/Src/stm32f1xx_it.c ****   while (1)
 138:Core/Src/stm32f1xx_it.c ****   {
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f1xx_it.c ****   }
 142:Core/Src/stm32f1xx_it.c **** }
 143:Core/Src/stm32f1xx_it.c **** 
 144:Core/Src/stm32f1xx_it.c **** /**
 145:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 146:Core/Src/stm32f1xx_it.c ****   */
 147:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 148:Core/Src/stm32f1xx_it.c **** {
 131              		.loc 1 148 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 136 0000 7047     		bx	lr
 137              		.cfi_endproc
 138              	.LFE70:
 140              		.section	.text.DebugMon_Handler,"ax",%progbits
 141              		.align	1
 142              		.global	DebugMon_Handler
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	DebugMon_Handler:
 149              	.LFB71:
 149:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
ARM GAS  /tmp/cc7vVtcv.s 			page 6


 150:Core/Src/stm32f1xx_it.c **** 
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 152:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 153:Core/Src/stm32f1xx_it.c **** 
 154:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 155:Core/Src/stm32f1xx_it.c **** }
 156:Core/Src/stm32f1xx_it.c **** 
 157:Core/Src/stm32f1xx_it.c **** /**
 158:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 159:Core/Src/stm32f1xx_it.c ****   */
 160:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 161:Core/Src/stm32f1xx_it.c **** {
 150              		.loc 1 161 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE71:
 159              		.section	.text.PendSV_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	PendSV_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu softvfp
 167              	PendSV_Handler:
 168              	.LFB72:
 162:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 163:Core/Src/stm32f1xx_it.c **** 
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 165:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 166:Core/Src/stm32f1xx_it.c **** 
 167:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 168:Core/Src/stm32f1xx_it.c **** }
 169:Core/Src/stm32f1xx_it.c **** 
 170:Core/Src/stm32f1xx_it.c **** /**
 171:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 172:Core/Src/stm32f1xx_it.c ****   */
 173:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 174:Core/Src/stm32f1xx_it.c **** {
 169              		.loc 1 174 0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174 0000 7047     		bx	lr
 175              		.cfi_endproc
 176              	.LFE72:
 178              		.section	.text.SysTick_Handler,"ax",%progbits
 179              		.align	1
 180              		.global	SysTick_Handler
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu softvfp
ARM GAS  /tmp/cc7vVtcv.s 			page 7


 186              	SysTick_Handler:
 187              	.LFB73:
 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 176:Core/Src/stm32f1xx_it.c **** 
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 178:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 179:Core/Src/stm32f1xx_it.c **** 
 180:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 181:Core/Src/stm32f1xx_it.c **** }
 182:Core/Src/stm32f1xx_it.c **** 
 183:Core/Src/stm32f1xx_it.c **** /**
 184:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 185:Core/Src/stm32f1xx_it.c ****   */
 186:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 187:Core/Src/stm32f1xx_it.c **** {
 188              		.loc 1 187 0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		.loc 1 187 0
 193 0000 08B5     		push	{r3, lr}
 194              	.LCFI0:
 195              		.cfi_def_cfa_offset 8
 196              		.cfi_offset 3, -8
 197              		.cfi_offset 14, -4
 188:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 189:Core/Src/stm32f1xx_it.c **** 
 190:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 191:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 198              		.loc 1 191 0
 199 0002 FFF7FEFF 		bl	HAL_IncTick
 200              	.LVL0:
 201 0006 08BD     		pop	{r3, pc}
 202              		.cfi_endproc
 203              	.LFE73:
 205              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 206              		.align	1
 207              		.global	DMA1_Channel1_IRQHandler
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu softvfp
 213              	DMA1_Channel1_IRQHandler:
 214              	.LFB74:
 192:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 193:Core/Src/stm32f1xx_it.c **** 
 194:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 195:Core/Src/stm32f1xx_it.c **** }
 196:Core/Src/stm32f1xx_it.c **** 
 197:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 198:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 199:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 200:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 201:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 202:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 203:Core/Src/stm32f1xx_it.c **** 
 204:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  /tmp/cc7vVtcv.s 			page 8


 205:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel1 global interrupt.
 206:Core/Src/stm32f1xx_it.c ****   */
 207:Core/Src/stm32f1xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 208:Core/Src/stm32f1xx_it.c **** {
 215              		.loc 1 208 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 08B5     		push	{r3, lr}
 220              	.LCFI1:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 3, -8
 223              		.cfi_offset 14, -4
 209:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 210:Core/Src/stm32f1xx_it.c **** 
 211:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 212:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 224              		.loc 1 212 0
 225 0002 0248     		ldr	r0, .L18
 226 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 227              	.LVL1:
 228 0008 08BD     		pop	{r3, pc}
 229              	.L19:
 230 000a 00BF     		.align	2
 231              	.L18:
 232 000c 00000000 		.word	hdma_adc1
 233              		.cfi_endproc
 234              	.LFE74:
 236              		.section	.text.USB_LP_CAN1_RX0_IRQHandler,"ax",%progbits
 237              		.align	1
 238              		.global	USB_LP_CAN1_RX0_IRQHandler
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu softvfp
 244              	USB_LP_CAN1_RX0_IRQHandler:
 245              	.LFB75:
 213:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 214:Core/Src/stm32f1xx_it.c **** 
 215:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 216:Core/Src/stm32f1xx_it.c **** }
 217:Core/Src/stm32f1xx_it.c **** 
 218:Core/Src/stm32f1xx_it.c **** /**
 219:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USB low priority or CAN RX0 interrupts.
 220:Core/Src/stm32f1xx_it.c ****   */
 221:Core/Src/stm32f1xx_it.c **** void USB_LP_CAN1_RX0_IRQHandler(void)
 222:Core/Src/stm32f1xx_it.c **** {
 246              		.loc 1 222 0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250 0000 08B5     		push	{r3, lr}
 251              	.LCFI2:
 252              		.cfi_def_cfa_offset 8
 253              		.cfi_offset 3, -8
 254              		.cfi_offset 14, -4
 223:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
ARM GAS  /tmp/cc7vVtcv.s 			page 9


 224:Core/Src/stm32f1xx_it.c **** 
 225:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
 226:Core/Src/stm32f1xx_it.c ****   HAL_CAN_IRQHandler(&hcan);
 255              		.loc 1 226 0
 256 0002 0248     		ldr	r0, .L22
 257 0004 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 258              	.LVL2:
 259 0008 08BD     		pop	{r3, pc}
 260              	.L23:
 261 000a 00BF     		.align	2
 262              	.L22:
 263 000c 00000000 		.word	hcan
 264              		.cfi_endproc
 265              	.LFE75:
 267              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 268              		.align	1
 269              		.global	TIM4_IRQHandler
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu softvfp
 275              	TIM4_IRQHandler:
 276              	.LFB76:
 227:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
 228:Core/Src/stm32f1xx_it.c **** 
 229:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
 230:Core/Src/stm32f1xx_it.c **** }
 231:Core/Src/stm32f1xx_it.c **** 
 232:Core/Src/stm32f1xx_it.c **** /**
 233:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM4 global interrupt.
 234:Core/Src/stm32f1xx_it.c ****   */
 235:Core/Src/stm32f1xx_it.c **** void TIM4_IRQHandler(void)
 236:Core/Src/stm32f1xx_it.c **** {
 277              		.loc 1 236 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281 0000 08B5     		push	{r3, lr}
 282              	.LCFI3:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 237:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 0 */
 238:Core/Src/stm32f1xx_it.c **** 
 239:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 0 */
 240:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim4);
 286              		.loc 1 240 0
 287 0002 0248     		ldr	r0, .L26
 288 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 289              	.LVL3:
 290 0008 08BD     		pop	{r3, pc}
 291              	.L27:
 292 000a 00BF     		.align	2
 293              	.L26:
 294 000c 00000000 		.word	htim4
 295              		.cfi_endproc
 296              	.LFE76:
ARM GAS  /tmp/cc7vVtcv.s 			page 10


 298              		.text
 299              	.Letext0:
 300              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 301              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 302              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 303              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 304              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 305              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 306              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 307              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 308              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 309              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 310              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/cc7vVtcv.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/cc7vVtcv.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:23     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc7vVtcv.s:38     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc7vVtcv.s:59     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:66     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc7vVtcv.s:80     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:87     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc7vVtcv.s:101    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:108    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc7vVtcv.s:122    .text.SVC_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:129    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cc7vVtcv.s:141    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:148    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc7vVtcv.s:160    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:167    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cc7vVtcv.s:179    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc7vVtcv.s:186    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc7vVtcv.s:206    .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/cc7vVtcv.s:213    .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/cc7vVtcv.s:232    .text.DMA1_Channel1_IRQHandler:000000000000000c $d
     /tmp/cc7vVtcv.s:237    .text.USB_LP_CAN1_RX0_IRQHandler:0000000000000000 $t
     /tmp/cc7vVtcv.s:244    .text.USB_LP_CAN1_RX0_IRQHandler:0000000000000000 USB_LP_CAN1_RX0_IRQHandler
     /tmp/cc7vVtcv.s:263    .text.USB_LP_CAN1_RX0_IRQHandler:000000000000000c $d
     /tmp/cc7vVtcv.s:268    .text.TIM4_IRQHandler:0000000000000000 $t
     /tmp/cc7vVtcv.s:275    .text.TIM4_IRQHandler:0000000000000000 TIM4_IRQHandler
     /tmp/cc7vVtcv.s:294    .text.TIM4_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_adc1
HAL_CAN_IRQHandler
hcan
HAL_TIM_IRQHandler
htim4
