<profile>

<section name = "Vivado HLS Report for 'Loop_VConvH_proc'" level="0">
<item name = "Date">Fri May 24 09:06:12 2019
</item>
<item name = "Version">2019.2.0 (Build 2549865 on Wed May 22 09:55:03 MDT 2019)</item>
<item name = "Project">proj_2D_convolution_with_linebuffer</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 5.827, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 162727228, 1, 162727228, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VConvH">0, 162727227, 2 ~ 150813, -, -, 0 ~ 1079, no</column>
<column name=" + VConvW">0, 150811, 79, -, -, 0 ~ 1909, no</column>
<column name="  ++ VConv">77, 77, 7, -, -, 11, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 194, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 166, 104, -</column>
<column name="Memory">40, -, 10, 2, 0</column>
<column name="Multiplexer">-, -, -, 149, -</column>
<column name="Register">-, -, 696, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">14, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="filter11x11_strm_mul_32s_10ns_32_3_1_U31">filter11x11_strm_mul_32s_10ns_32_3_1, 0, 2, 166, 49, 0</column>
<column name="filter11x11_strm_mux_104_32_1_1_U30">filter11x11_strm_mux_104_32_1_1, 0, 0, 0, 55, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="filt11_coeff_U">Loop_VConvH_proc_filt11_coeff, 0, 10, 2, 0, 11, 10, 1, 110</column>
<column name="linebuf_0_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_1_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_2_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_3_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_4_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_5_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_6_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_7_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_8_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_9_U">Loop_VConvH_proc_linebuf_0, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_fu_340_p2">+, 0, 0, 13, 11, 1</column>
<column name="i_fu_387_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_val_fu_435_p2">+, 0, 0, 39, 32, 32</column>
<column name="row_fu_361_p2">+, 0, 0, 13, 11, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op73_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln185_fu_335_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln186_fu_356_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln191_fu_381_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln192_fu_398_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln194_fu_440_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln197_fu_346_p2">icmp, 0, 0, 13, 11, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="vwin_val_fu_420_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="col1_0_i_i_i_reg_284">9, 2, 11, 22</column>
<column name="hconv_V_blk_n">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="height_out_blk_n">9, 2, 1, 2</column>
<column name="i5_0_i_i_i_reg_319">9, 2, 4, 8</column>
<column name="row2_0_i_i_i_reg_295">9, 2, 11, 22</column>
<column name="tmp_reg_306">9, 2, 32, 64</column>
<column name="vconv_V_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="col1_0_i_i_i_reg_284">11, 0, 11, 0</column>
<column name="col_reg_459">11, 0, 11, 0</column>
<column name="filt11_coeff_load_reg_609">10, 0, 10, 0</column>
<column name="height_read_reg_446">32, 0, 32, 0</column>
<column name="i5_0_i_i_i_reg_319">4, 0, 4, 0</column>
<column name="i_reg_534">4, 0, 4, 0</column>
<column name="icmp_ln197_reg_464">1, 0, 1, 0</column>
<column name="linebuf_0_addr_reg_481">11, 0, 11, 0</column>
<column name="linebuf_0_load_reg_539">32, 0, 32, 0</column>
<column name="linebuf_1_addr_reg_486">11, 0, 11, 0</column>
<column name="linebuf_1_load_reg_544">32, 0, 32, 0</column>
<column name="linebuf_2_addr_reg_491">11, 0, 11, 0</column>
<column name="linebuf_2_load_reg_549">32, 0, 32, 0</column>
<column name="linebuf_3_addr_reg_496">11, 0, 11, 0</column>
<column name="linebuf_3_load_reg_554">32, 0, 32, 0</column>
<column name="linebuf_4_addr_reg_501">11, 0, 11, 0</column>
<column name="linebuf_4_load_reg_559">32, 0, 32, 0</column>
<column name="linebuf_5_addr_reg_506">11, 0, 11, 0</column>
<column name="linebuf_5_load_reg_564">32, 0, 32, 0</column>
<column name="linebuf_6_addr_reg_511">11, 0, 11, 0</column>
<column name="linebuf_6_load_reg_569">32, 0, 32, 0</column>
<column name="linebuf_7_addr_reg_516">11, 0, 11, 0</column>
<column name="linebuf_7_load_reg_574">32, 0, 32, 0</column>
<column name="linebuf_8_addr_reg_521">11, 0, 11, 0</column>
<column name="linebuf_8_load_reg_579">32, 0, 32, 0</column>
<column name="linebuf_9_addr_reg_526">11, 0, 11, 0</column>
<column name="linebuf_9_load_reg_584">32, 0, 32, 0</column>
<column name="mul_ln193_reg_619">32, 0, 32, 0</column>
<column name="row2_0_i_i_i_reg_295">11, 0, 11, 0</column>
<column name="row_reg_471">11, 0, 11, 0</column>
<column name="tmp_1_reg_476">32, 0, 32, 0</column>
<column name="tmp_reg_306">32, 0, 32, 0</column>
<column name="vconv_xlim_loc_read_reg_451">32, 0, 32, 0</column>
<column name="vwin_val_reg_594">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="height_dout">in, 32, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="vconv_xlim_loc_dout">in, 32, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_empty_n">in, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_read">out, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="hconv_V_dout">in, 32, ap_fifo, hconv_V, pointer</column>
<column name="hconv_V_empty_n">in, 1, ap_fifo, hconv_V, pointer</column>
<column name="hconv_V_read">out, 1, ap_fifo, hconv_V, pointer</column>
<column name="vconv_V_din">out, 32, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_full_n">in, 1, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_write">out, 1, ap_fifo, vconv_V, pointer</column>
<column name="height_out_din">out, 32, ap_fifo, height_out, pointer</column>
<column name="height_out_full_n">in, 1, ap_fifo, height_out, pointer</column>
<column name="height_out_write">out, 1, ap_fifo, height_out, pointer</column>
<column name="vconv_xlim_loc_out_din">out, 32, ap_fifo, vconv_xlim_loc_out, pointer</column>
<column name="vconv_xlim_loc_out_full_n">in, 1, ap_fifo, vconv_xlim_loc_out, pointer</column>
<column name="vconv_xlim_loc_out_write">out, 1, ap_fifo, vconv_xlim_loc_out, pointer</column>
</table>
</item>
</section>
</profile>
