{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450076982038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450076982038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 23:09:41 2015 " "Processing started: Sun Dec 13 23:09:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450076982038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450076982038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE4Gen1x8If64 -c DE4Gen1x8If64 " "Command: quartus_sta DE4Gen1x8If64 -c DE4Gen1x8If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450076982038 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1450076982116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450076983007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450076983088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450076983088 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1450076984895 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1450076984895 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE4Gen1x8If64.sdc " "Reading SDC File: '../constr/DE4Gen1x8If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1450076985286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen1x8If64.sdc 56 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE4Gen1x8If64.sdc(56): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985531 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE4Gen1x8If64.sdc 56 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE4Gen1x8If64.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985532 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 56 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985532 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1450076985551 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1450076985551 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} " "create_clock -period 0.800 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div1\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[1\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[3\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[5\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|tx_rxdetectvalidout\[7\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1450076985573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen1x8If64.sdc 62 refclk*clkout clock " "Ignored filter at DE4Gen1x8If64.sdc(62): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/constr/DE4Gen1x8If64.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985575 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen1x8If64.sdc " "Reading SDC File: '../ip/PCIeGen1x8If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1450076985578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 3 refclk port or pin or register or keeper or net " "Ignored filter at PCIeGen1x8If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985579 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 4 fixedclk_serdes port or pin or register or keeper or net " "Ignored filter at PCIeGen1x8If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985580 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen1x8If64.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x8If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x8If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985608 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 17 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen1x8If64.sdc(17): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985627 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985627 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 19 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen1x8If64.sdc(19): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985633 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 20 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985634 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 22 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen1x8If64.sdc(22): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985640 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985640 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x8If64.sdc 24 *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen1x8If64.sdc(24): *\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1450076985646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985647 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 25 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985648 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/ip/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985648 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIeGen1x8If64.sdc " "Reading SDC File: 'PCIeGen1x8If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1450076985650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985651 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x8If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x8If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985651 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x8If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x8If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985652 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985652 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985652 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985653 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 20 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985653 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985653 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985654 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985654 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x8If64.sdc 25 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x8If64.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1450076985654 ""}  } { { "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" "" { Text "C:/Users/HP/Documents/Yh/riffa_2.2.0/source/fpga/altera/de4/DE4Gen1x8If64/prj/PCIeGen1x8If64.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1450076985654 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076985741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076985741 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076985741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076985741 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076985742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076985742 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076985742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076985742 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datac  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datac  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986171 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1450076986171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986293 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1450076986302 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Quartus II" 0 0 1450076986332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.195 " "Worst-case setup slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.195               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.176               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    3.176               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.374               0.000 clk125  " "    7.374               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.525               0.000 clk50  " "    9.525               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.055               0.000 n/a  " "   11.055               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.803               0.000 altera_reserved_tck  " "   44.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076986838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450076986951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450076986951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.397 " "Worst-case hold slack is -0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -1.582 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "   -0.397              -1.582 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk50  " "    0.239               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 altera_reserved_tck  " "    0.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk125  " "    0.335               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    0.588               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 n/a  " "    1.483               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076986954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.829 " "Worst-case recovery slack is 0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.829               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.985               0.000 altera_reserved_tck  " "   48.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076986989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076986989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.503               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076987024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.154               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    1.406               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  " "    1.834               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.420               0.000 clk125  " "    3.420               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 refclk  " "    5.000               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439               0.000 alt_cal_edge_detect_ff0_clk  " "    9.439               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439               0.000 alt_cal_edge_detect_ff1_clk  " "    9.439               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.460               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.460               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.464               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.464               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.951               0.000 OSCILLATOR_CLK  " "    9.951               0.000 OSCILLATOR_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.204               0.000 altera_reserved_tck  " "   49.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076987041 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Quartus II" 0 0 1450076987521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1450076987632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1450076989681 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076990609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076990609 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076990609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076990609 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076990609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076990609 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076990609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076990609 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datac  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datac  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1450076990673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.252 " "Worst-case setup slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.252               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.210               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    3.210               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.398               0.000 clk125  " "    7.398               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.566               0.000 clk50  " "    9.566               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.543               0.000 n/a  " "   11.543               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.051               0.000 altera_reserved_tck  " "   45.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076990990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450076991084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450076991084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.383 " "Worst-case hold slack is -0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -1.528 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "   -0.383              -1.528 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clk50  " "    0.232               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk125  " "    0.324               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    0.563               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 n/a  " "    1.451               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076991088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.982 " "Worst-case recovery slack is 0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.982               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.011               0.000 altera_reserved_tck  " "   49.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076991118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.485               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076991151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.154               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.398               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    1.398               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.811               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  " "    1.811               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.439               0.000 clk125  " "    3.439               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 refclk  " "    5.000               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 alt_cal_edge_detect_ff0_clk  " "    9.445               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 alt_cal_edge_detect_ff1_clk  " "    9.445               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.453               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.453               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.454               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.454               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.962               0.000 OSCILLATOR_CLK  " "    9.962               0.000 OSCILLATOR_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.188               0.000 altera_reserved_tck  " "   49.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076991168 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Quartus II" 0 0 1450076991368 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076992174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076992174 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076992174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076992174 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[1\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076992175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076992175 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[1].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1450076992175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1450076992175 "|DE4Gen1x8If64|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datac  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datac  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen1x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit0\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|cent_unit1\|dpclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_serdes:serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b:PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|wire_cent_unit1_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma4  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma5  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma6  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|receive_pma7  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen1x8If64:pcie_inst\|PCIeGen1x8If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992243 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1450076992243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.877 " "Worst-case setup slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.877               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.558               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    3.558               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.659               0.000 clk125  " "    7.659               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.922               0.000 n/a  " "   13.922               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.467               0.000 clk50  " "   14.467               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.282               0.000 altera_reserved_tck  " "   47.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076992357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450076992450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450076992450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.248 " "Worst-case hold slack is -0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -0.990 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "   -0.248              -0.990 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk50  " "    0.138               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 altera_reserved_tck  " "    0.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk125  " "    0.175               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    0.322               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 n/a  " "    0.898               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076992455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.068 " "Worst-case recovery slack is 2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.068               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    2.068               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.747               0.000 altera_reserved_tck  " "   49.747               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076992486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.275 " "Worst-case removal slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.275               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 altera_reserved_tck  " "    0.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076992514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk50  " "    0.000               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.154               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout  " "    1.615               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  " "    1.901               0.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock  " "    2.000               0.000 pcie_inst\|serdes\|PCIeGen1x8If64_serdes_alt4gxb_qd9b_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.622               0.000 clk125  " "    3.622               0.000 clk125 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 refclk  " "    5.000               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 alt_cal_edge_detect_ff0_clk  " "    9.637               0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 alt_cal_edge_detect_ff1_clk  " "    9.637               0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.652               0.000 alt_cal_edge_detect_ff0q_clk  " "    9.652               0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.652               0.000 alt_cal_edge_detect_ff1q_clk  " "    9.652               0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.693               0.000 OSCILLATOR_CLK  " "    9.693               0.000 OSCILLATOR_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.178               0.000 altera_reserved_tck  " "   49.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450076992532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450076993200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450076993201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450076993562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 23:09:53 2015 " "Processing ended: Sun Dec 13 23:09:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450076993562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450076993562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450076993562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450076993562 ""}
