//Verilog code for four bit full adder using 1 bit full adders
module four_bit_full_adder(A,B,Cin,sum,Cout);
    input [3:0]A,B;
    input Cin;
    output [3:0]sum;
    output Cout;
    wire c1,c2,c3;
    one_bit_full_adder FA1(A[0],B[0],Cin,sum[0],c1);
    one_bit_full_adder FA2(A[1],B[1],c1,sum[1],c2);
    one_bit_full_adder FA3(A[2],B[2],c2,sum[2],c3);
    one_bit_full_adder FA4(A[3],B[3],c3,sum[3],Cout);
endmodule
