// Code for Master Dual Data Link (D2L)

module master (
    input clk,
    input out_en,
    output sclk, // slave clock generated by master to communicate
    output [3:0] DL0, DL1,
    output CS
);



endmodule //master
