0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.sim/sim_2/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sim_2/imports/new/timing_core_tb.vhd,1579393976,vhdl,,,,timing_core_tb,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sources_1/imports/new/timing_core.vhd,1578629395,vhdl,C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sources_1/imports/sources_1/imports/sources_1/new/timing_module.vhd,,,timing_core,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sources_1/imports/sources_1/imports/sources_1/new/timing_module.vhd,1578028562,vhdl,,,,timing_module,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1577945184,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sources_1/new/timing_core2.vhd,1579320183,vhdl,C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/coretest/coretest.srcs/sim_2/imports/new/timing_core_tb.vhd,,,timing_core2,,,,,,,,
