digraph "0_linux_340d394a789518018f834ff70f7534fc463d3226_1" {
"1000130" [label="(MethodReturn,static void)"];
"1000102" [label="(MethodParameterIn,struct serio *serio)"];
"1000163" [label="(MethodParameterOut,struct serio *serio)"];
"1000127" [label="(Identifier,I8042_AUX_IRQ)"];
"1000126" [label="(Call,synchronize_irq(I8042_AUX_IRQ))"];
"1000129" [label="(Identifier,I8042_KBD_IRQ)"];
"1000128" [label="(Call,synchronize_irq(I8042_KBD_IRQ))"];
"1000103" [label="(Block,)"];
"1000105" [label="(Call,*port = serio->port_data)"];
"1000106" [label="(Identifier,port)"];
"1000107" [label="(Call,serio->port_data)"];
"1000108" [label="(Identifier,serio)"];
"1000109" [label="(FieldIdentifier,port_data)"];
"1000110" [label="(Call,spin_lock_irq(&i8042_lock))"];
"1000111" [label="(Call,&i8042_lock)"];
"1000112" [label="(Identifier,i8042_lock)"];
"1000117" [label="(Identifier,false)"];
"1000113" [label="(Call,port->exists = false)"];
"1000114" [label="(Call,port->exists)"];
"1000115" [label="(Identifier,port)"];
"1000116" [label="(FieldIdentifier,exists)"];
"1000118" [label="(Call,port->serio = NULL)"];
"1000119" [label="(Call,port->serio)"];
"1000120" [label="(Identifier,port)"];
"1000122" [label="(Identifier,NULL)"];
"1000121" [label="(FieldIdentifier,serio)"];
"1000123" [label="(Call,spin_unlock_irq(&i8042_lock))"];
"1000124" [label="(Call,&i8042_lock)"];
"1000125" [label="(Identifier,i8042_lock)"];
"1000130" -> "1000101"  [label="AST: "];
"1000130" -> "1000128"  [label="CFG: "];
"1000113" -> "1000130"  [label="DDG: false"];
"1000113" -> "1000130"  [label="DDG: port->exists"];
"1000126" -> "1000130"  [label="DDG: synchronize_irq(I8042_AUX_IRQ)"];
"1000126" -> "1000130"  [label="DDG: I8042_AUX_IRQ"];
"1000105" -> "1000130"  [label="DDG: serio->port_data"];
"1000105" -> "1000130"  [label="DDG: port"];
"1000123" -> "1000130"  [label="DDG: spin_unlock_irq(&i8042_lock)"];
"1000123" -> "1000130"  [label="DDG: &i8042_lock"];
"1000128" -> "1000130"  [label="DDG: I8042_KBD_IRQ"];
"1000128" -> "1000130"  [label="DDG: synchronize_irq(I8042_KBD_IRQ)"];
"1000102" -> "1000130"  [label="DDG: serio"];
"1000118" -> "1000130"  [label="DDG: NULL"];
"1000118" -> "1000130"  [label="DDG: port->serio"];
"1000110" -> "1000130"  [label="DDG: spin_lock_irq(&i8042_lock)"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000130"  [label="DDG: serio"];
"1000163" -> "1000101"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000123"  [label="CFG: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000126" -> "1000103"  [label="AST: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000129" -> "1000126"  [label="CFG: "];
"1000126" -> "1000130"  [label="DDG: synchronize_irq(I8042_AUX_IRQ)"];
"1000126" -> "1000130"  [label="DDG: I8042_AUX_IRQ"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000126"  [label="CFG: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000128" -> "1000103"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="CFG: "];
"1000128" -> "1000130"  [label="DDG: I8042_KBD_IRQ"];
"1000128" -> "1000130"  [label="DDG: synchronize_irq(I8042_KBD_IRQ)"];
"1000103" -> "1000101"  [label="AST: "];
"1000104" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000110" -> "1000103"  [label="AST: "];
"1000113" -> "1000103"  [label="AST: "];
"1000118" -> "1000103"  [label="AST: "];
"1000123" -> "1000103"  [label="AST: "];
"1000126" -> "1000103"  [label="AST: "];
"1000128" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000112" -> "1000105"  [label="CFG: "];
"1000105" -> "1000130"  [label="DDG: serio->port_data"];
"1000105" -> "1000130"  [label="DDG: port"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000101"  [label="CFG: "];
"1000108" -> "1000106"  [label="CFG: "];
"1000107" -> "1000105"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000106"  [label="CFG: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000110" -> "1000103"  [label="AST: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000115" -> "1000110"  [label="CFG: "];
"1000110" -> "1000130"  [label="DDG: spin_lock_irq(&i8042_lock)"];
"1000110" -> "1000123"  [label="DDG: &i8042_lock"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000112"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000105"  [label="CFG: "];
"1000111" -> "1000112"  [label="CFG: "];
"1000117" -> "1000113"  [label="AST: "];
"1000117" -> "1000114"  [label="CFG: "];
"1000113" -> "1000117"  [label="CFG: "];
"1000113" -> "1000103"  [label="AST: "];
"1000113" -> "1000117"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000117" -> "1000113"  [label="AST: "];
"1000120" -> "1000113"  [label="CFG: "];
"1000113" -> "1000130"  [label="DDG: false"];
"1000113" -> "1000130"  [label="DDG: port->exists"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000116" -> "1000114"  [label="AST: "];
"1000117" -> "1000114"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000110"  [label="CFG: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000118" -> "1000103"  [label="AST: "];
"1000118" -> "1000122"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000122" -> "1000118"  [label="AST: "];
"1000125" -> "1000118"  [label="CFG: "];
"1000118" -> "1000130"  [label="DDG: NULL"];
"1000118" -> "1000130"  [label="DDG: port->serio"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000122" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000113"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000122" -> "1000118"  [label="AST: "];
"1000122" -> "1000119"  [label="CFG: "];
"1000118" -> "1000122"  [label="CFG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000123" -> "1000103"  [label="AST: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000127" -> "1000123"  [label="CFG: "];
"1000123" -> "1000130"  [label="DDG: spin_unlock_irq(&i8042_lock)"];
"1000123" -> "1000130"  [label="DDG: &i8042_lock"];
"1000110" -> "1000123"  [label="DDG: &i8042_lock"];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000118"  [label="CFG: "];
"1000124" -> "1000125"  [label="CFG: "];
}
