<html><head><title>Icestorm: CAS (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CAS (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  cas x0, x1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 4.001</p><p>Issues: 3.003</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.003</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>74007</td><td>34849</td><td>3013</td><td>1</td><td>3012</td><td>3003</td><td>15032</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74006</td><td>65579</td><td>3007</td><td>1</td><td>3006</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34366</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34451</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34330</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34365</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34358</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34386</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34385</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15034</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr><tr><td>74005</td><td>34272</td><td>3004</td><td>1</td><td>3003</td><td>3003</td><td>15036</td><td>3003</td><td>1001</td><td>3003</td><td>1001</td><td>6006</td><td>1</td><td>3000</td><td>1001</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  cas x0, x1, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 7.0051</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50214</td><td>70548</td><td>44034</td><td>13919</td><td>30115</td><td>13897</td><td>30003</td><td>47363</td><td>790986</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47337</td><td>790915</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47336</td><td>790927</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47334</td><td>790930</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47337</td><td>790919</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47349</td><td>790918</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30039</td><td>47570</td><td>791404</td><td>0</td><td>45775</td><td>20225</td><td>30039</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47337</td><td>790920</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70051</td><td>45728</td><td>15727</td><td>30001</td><td>15725</td><td>30003</td><td>47337</td><td>790916</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr><tr><td>50204</td><td>70132</td><td>45776</td><td>15745</td><td>30031</td><td>15743</td><td>30003</td><td>47335</td><td>790965</td><td>0</td><td>45728</td><td>20201</td><td>30003</td><td>0</td><td>20201</td><td>60006</td><td>15627</td><td>30000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 7.0060</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50034</td><td>70533</td><td>43932</td><td>13821</td><td>30111</td><td>13804</td><td>30003</td><td>47085</td><td>791291</td><td>45638</td><td>20021</td><td>30003</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47079</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr><tr><td>50024</td><td>70058</td><td>45639</td><td>15639</td><td>30000</td><td>15635</td><td>30000</td><td>47084</td><td>791273</td><td>45635</td><td>20020</td><td>30000</td><td>20020</td><td>60000</td><td>15629</td><td>30000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  cas x0, x1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.5944</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>43095</td><td>106300</td><td>62425</td><td>14008</td><td>48417</td><td>13064</td><td>77473</td><td>307060</td><td>1216873</td><td>0</td><td>94734</td><td>26605</td><td>78311</td><td>0</td><td>27014</td><td>159016</td><td>19295</td><td>30000</td><td>13065</td></tr><tr><td>43035</td><td>105272</td><td>68040</td><td>19332</td><td>48708</td><td>17071</td><td>78006</td><td>293283</td><td>1192797</td><td>0</td><td>95221</td><td>26664</td><td>78588</td><td>0</td><td>26963</td><td>158618</td><td>19341</td><td>30000</td><td>13041</td></tr><tr><td>42909</td><td>104129</td><td>67307</td><td>19062</td><td>48245</td><td>16227</td><td>79556</td><td>309157</td><td>1214793</td><td>0</td><td>97213</td><td>27195</td><td>80197</td><td>0</td><td>26730</td><td>157443</td><td>19003</td><td>30000</td><td>13018</td></tr><tr><td>43063</td><td>106181</td><td>67541</td><td>19265</td><td>48276</td><td>17292</td><td>74682</td><td>267404</td><td>1101969</td><td>0</td><td>90690</td><td>25441</td><td>75087</td><td>0</td><td>26064</td><td>153659</td><td>18344</td><td>30000</td><td>12885</td></tr><tr><td>43138</td><td>106520</td><td>62455</td><td>13873</td><td>48582</td><td>13168</td><td>77401</td><td>286033</td><td>1182130</td><td>0</td><td>94594</td><td>26603</td><td>78181</td><td>0</td><td>26129</td><td>153745</td><td>18249</td><td>30000</td><td>12874</td></tr><tr><td>43067</td><td>104855</td><td>66633</td><td>18910</td><td>47723</td><td>16997</td><td>76807</td><td>299721</td><td>1210890</td><td>0</td><td>93751</td><td>26229</td><td>77597</td><td>0</td><td>26362</td><td>155664</td><td>18843</td><td>30000</td><td>12970</td></tr><tr><td>43074</td><td>105863</td><td>67106</td><td>19042</td><td>48064</td><td>17032</td><td>77721</td><td>284114</td><td>1194767</td><td>0</td><td>94925</td><td>26591</td><td>78271</td><td>0</td><td>26465</td><td>156109</td><td>19019</td><td>30000</td><td>12964</td></tr><tr><td>43184</td><td>107267</td><td>67344</td><td>18892</td><td>48452</td><td>17680</td><td>77128</td><td>300538</td><td>1221774</td><td>0</td><td>94237</td><td>26455</td><td>77921</td><td>0</td><td>25866</td><td>151684</td><td>18217</td><td>30000</td><td>12806</td></tr><tr><td>43003</td><td>104307</td><td>66434</td><td>18609</td><td>47825</td><td>16212</td><td>79406</td><td>294852</td><td>1159572</td><td>0</td><td>97133</td><td>27243</td><td>80131</td><td>0</td><td>26586</td><td>155165</td><td>18364</td><td>30000</td><td>12993</td></tr><tr><td>43100</td><td>106491</td><td>66426</td><td>18564</td><td>47862</td><td>16602</td><td>78266</td><td>258345</td><td>1216675</td><td>0</td><td>93732</td><td>26849</td><td>79083</td><td>0</td><td>26095</td><td>153687</td><td>19019</td><td>30000</td><td>12893</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.6102</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>43027</td><td>107639</td><td>63459</td><td>13774</td><td>49685</td><td>13167</td><td>78053</td><td>278434</td><td>1182163</td><td>95028</td><td>26230</td><td>78558</td><td>26196</td><td>156859</td><td>19386</td><td>30000</td><td>12860</td></tr><tr><td>42874</td><td>105424</td><td>68580</td><td>19409</td><td>49171</td><td>16972</td><td>74519</td><td>275253</td><td>1107415</td><td>89689</td><td>24939</td><td>74665</td><td>25780</td><td>154401</td><td>19108</td><td>30000</td><td>12783</td></tr><tr><td>43024</td><td>107527</td><td>69544</td><td>19961</td><td>49583</td><td>17971</td><td>78845</td><td>279009</td><td>1199825</td><td>96253</td><td>26519</td><td>79419</td><td>26711</td><td>160002</td><td>19769</td><td>30000</td><td>12966</td></tr><tr><td>42984</td><td>106947</td><td>67004</td><td>17461</td><td>49543</td><td>15973</td><td>78652</td><td>280333</td><td>1197038</td><td>95970</td><td>26459</td><td>79221</td><td>26200</td><td>156902</td><td>19379</td><td>30000</td><td>12863</td></tr><tr><td>42874</td><td>105220</td><td>68566</td><td>19388</td><td>49178</td><td>16926</td><td>78653</td><td>280452</td><td>1195010</td><td>95910</td><td>26447</td><td>79213</td><td>26177</td><td>156798</td><td>19340</td><td>30000</td><td>12861</td></tr><tr><td>42993</td><td>106978</td><td>69318</td><td>19818</td><td>49500</td><td>17839</td><td>78321</td><td>276929</td><td>1186481</td><td>95438</td><td>26333</td><td>78859</td><td>26509</td><td>158751</td><td>19594</td><td>30000</td><td>12925</td></tr><tr><td>42967</td><td>106594</td><td>69064</td><td>19650</td><td>49414</td><td>17517</td><td>79938</td><td>280395</td><td>1223849</td><td>97900</td><td>26929</td><td>80651</td><td>26941</td><td>161386</td><td>19879</td><td>30000</td><td>13012</td></tr><tr><td>42963</td><td>106666</td><td>69081</td><td>19699</td><td>49382</td><td>17566</td><td>79577</td><td>283381</td><td>1217313</td><td>97371</td><td>26801</td><td>80243</td><td>26925</td><td>161259</td><td>19873</td><td>30000</td><td>13010</td></tr><tr><td>43024</td><td>107530</td><td>69482</td><td>19891</td><td>49591</td><td>17929</td><td>78708</td><td>278911</td><td>1196347</td><td>96036</td><td>26473</td><td>79275</td><td>26973</td><td>161545</td><td>19923</td><td>30000</td><td>13018</td></tr><tr><td>42816</td><td>104467</td><td>68146</td><td>19184</td><td>48962</td><td>16530</td><td>80036</td><td>285472</td><td>1224070</td><td>97991</td><td>26956</td><td>80732</td><td>26162</td><td>156691</td><td>19354</td><td>30000</td><td>12857</td></tr></table></div></div></div></div></body></html>