MIG: 18:52:59 : Running customizer.xit
MIG: 18:53:00 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 18:53:00 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/bo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9480-bo-PC/coregen/mig_7series_0
MIG: 18:53:00 : synp_flow:  -- synthesis_mode: Other
MIG: 18:53:00 : outputDirectory: c:/Users/bo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9480-bo-PC/coregen/mig_7series_0/_tmp/
MIG: 18:53:00 : vivado_mode: xpg_pa
MIG: 18:53:00 :  locked false  
MIG: 18:53:00 : HDL Language: Verilog
MIG: 18:53:00 : compInfo: true
MIG: 18:53:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:53:00 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:53:00 : I am in catch area
MIG: 18:53:00 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/bo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9480-bo-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/bo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9480-bo-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 18:59:36 : Prasad before: xmlPropertyPrj --  .prj
MIG: 18:59:36 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 18:59:36 : XML_INPUT_FILE: c:/Users/bo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9480-bo-PC/coregen/mig_7series_0/mig_a.prj
MIG: 18:59:36 : Component_Name: mig_7series_0
MIG: 18:59:36 : Moving mig_7series_0 ...
MIG: 18:59:36 : Moving mig_7series_0.veo ...
MIG: 18:59:36 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:59:36 : Sending back 0
MIG: 18:59:37 : xml_input_file: mig_a.prj
MIG: 18:59:38 : Absolute path of xml_input_file: g:/18POWER/FPGA/PA/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:59:38 : xml_input_file: mig_a.prj
MIG: 18:59:38 : Absolute path of xml_input_file: g:/18POWER/FPGA/PA/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:59:38 : In updateAllModelParams
MIG: 18:59:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:59:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:38 : XGUI hdlLanguage: Verilog
MIG: 18:59:38 : xgui vivado_mode: xpg_pa
MIG: 18:59:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:59:38 : Reading G:/18POWER/FPGA/PA/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 18:59:44 : 3
MIG: 18:59:44 : Inside fn mem: DDR3
MIG: 18:59:44 : detect_uiclk: 100000000
MIG: 18:59:44 : cntrl: 0 memtype: DDR3
MIG: 18:59:44 : MMCM_VCO matched: C0_MMCM_VCO -- p3: 0
MIG: 18:59:44 : 800
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : 100000000
MIG: 18:59:44 : 
MIG: 18:59:44 :  polarity_value: 1
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : cntrl: 0 memtype: DDR3
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_BANK_WIDTH ==> 3
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_COL_WIDTH ==> 10
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_CS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_nCS_PER_RANK ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DQ_PER_DM ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_DM_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_DQ_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_ECC ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PAYLOAD_WIDTH ==> (C0_ECC_TEST == "OFF") ? C0_DATA_WIDTH : C0_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DDR3_RANKS ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_ODT_WIDTH ==> 1
MIG: 18:59:44 : 16
MIG: 18:59:44 :  Valid Param: C0_DDR3_ROW_WIDTH ==> 16
MIG: 18:59:44 : 30
MIG: 18:59:44 :  Valid Param: C0_DDR3_ADDR_WIDTH ==> 30
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_USE_CS_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_USE_DM_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_USE_ODT_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DDR3_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C0_DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_REG_CTRL ==> OFF
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C0_DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C0_DDR3_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C0_DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C0_DDR3_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C0_DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C0_DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C0_DDR3_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C0_DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:59:44 :  Invalid Param: IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:59:44 :  Invalid Param: SYS_RST_PORT ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: FPGA_SPEED_GRADE ==> 2
MIG: 18:59:44 :  Invalid Param: C0_DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: DRAM_TYPE ==> "DDR3"
MIG: 18:59:44 :  Invalid Param: CAL_WIDTH ==> "HALF"
MIG: 18:59:44 :  Invalid Param: STARVE_LIMIT ==> 2
MIG: 18:59:44 :  Invalid Param: REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: REFCLK_FREQ ==> 200.0
MIG: 18:59:44 :  Invalid Param: DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_tCK ==> 2500
MIG: 18:59:44 : 4
MIG: 18:59:44 :  Valid Param: C0_DDR3_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DDR3_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C0_DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:59:44 :  Invalid Param: C0_DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: C1_BANK_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C1_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_COL_WIDTH ==> 10
MIG: 18:59:44 :  Invalid Param: C1_CS_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_nCS_PER_RANK ==> 1
MIG: 18:59:44 :  Invalid Param: C1_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C1_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C1_DQ_PER_DM ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DM_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DQ_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_ECC ==> OFF
MIG: 18:59:44 :  Invalid Param: C1_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_PAYLOAD_WIDTH ==> (C1_ECC_TEST == "OFF") ? C1_DATA_WIDTH : C1_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C1_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C1_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C1_RANKS ==> 1
MIG: 18:59:44 :  Invalid Param: C1_ODT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_ROW_WIDTH ==> 16
MIG: 18:59:44 :  Invalid Param: C1_ADDR_WIDTH ==> 30
MIG: 18:59:44 :  Invalid Param: C1_USE_CS_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C1_USE_DM_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C1_USE_ODT_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_IS_CLK_SHARED ==> FALSE
MIG: 18:59:44 :  Invalid Param: C1_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C1_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C1_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C1_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C1_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C1_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C1_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C1_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C1_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C1_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C1_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C1_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 :  Invalid Param: C1_REG_CTRL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C1_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 : 800
MIG: 18:59:44 :  Valid Param: C1_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C1_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C1_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C1_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C1_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C1_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C1_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C1_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C1_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C1_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C1_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C1_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C1_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C1_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C1_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C1_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C1_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C1_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C1_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C1_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C1_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C1_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C1_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C1_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C1_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C1_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C1_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C1_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C1_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C1_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C1_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C1_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C1_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C1_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C1_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C1_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C1_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C1_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_tCK ==> 2500
MIG: 18:59:44 :  Invalid Param: C1_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C1_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:59:44 :  Invalid Param: C1_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: C2_BANK_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C2_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_COL_WIDTH ==> 10
MIG: 18:59:44 :  Invalid Param: C2_CS_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_nCS_PER_RANK ==> 1
MIG: 18:59:44 :  Invalid Param: C2_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C2_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C2_DQ_PER_DM ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DM_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DQ_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_ECC ==> OFF
MIG: 18:59:44 :  Invalid Param: C2_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_PAYLOAD_WIDTH ==> (C2_ECC_TEST == "OFF") ? C2_DATA_WIDTH : C2_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C2_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C2_RANKS ==> 1
MIG: 18:59:44 :  Invalid Param: C2_ODT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_ROW_WIDTH ==> 16
MIG: 18:59:44 :  Invalid Param: C2_ADDR_WIDTH ==> 30
MIG: 18:59:44 :  Invalid Param: C2_USE_CS_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C2_USE_DM_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C2_USE_ODT_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_IS_CLK_SHARED ==> FALSE
MIG: 18:59:44 :  Invalid Param: C2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C2_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C2_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C2_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C2_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C2_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C2_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C2_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C2_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C2_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C2_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C2_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 :  Invalid Param: C2_REG_CTRL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C2_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 : 800
MIG: 18:59:44 :  Valid Param: C2_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C2_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C2_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C2_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C2_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C2_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C2_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C2_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C2_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C2_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C2_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C2_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C2_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C2_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C2_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C2_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C2_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C2_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C2_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C2_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C2_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C2_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C2_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C2_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C2_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_tCK ==> 2500
MIG: 18:59:44 :  Invalid Param: C2_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:59:44 :  Invalid Param: C2_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: RST_ACT_LOW ==> 1
MIG: 18:59:44 : SINGLE
MIG: 18:59:44 : NONE
MIG: 18:59:44 : Inside fn mem: DDR3
MIG: 18:59:44 : detect_uiclk: 100000000
MIG: 18:59:44 : cntrl: 1 memtype: DDR3
MIG: 18:59:44 : MMCM_VCO matched: C0_MMCM_VCO -- p3: 0
MIG: 18:59:44 : MMCM_VCO matched: C1_MMCM_VCO -- p3: 1
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : 100000000
MIG: 18:59:44 : 
MIG: 18:59:44 :  polarity_value: 1
MIG: 18:59:44 : 
MIG: 18:59:44 : cntrl: 1 memtype: DDR3
MIG: 18:59:44 :  Invalid Param: C0_BANK_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C0_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_COL_WIDTH ==> 10
MIG: 18:59:44 :  Invalid Param: C0_CS_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_nCS_PER_RANK ==> 1
MIG: 18:59:44 :  Invalid Param: C0_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C0_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C0_DQ_PER_DM ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DM_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DQ_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_ECC ==> OFF
MIG: 18:59:44 :  Invalid Param: C0_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_PAYLOAD_WIDTH ==> (C0_ECC_TEST == "OFF") ? C0_DATA_WIDTH : C0_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C0_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C0_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C0_RANKS ==> 1
MIG: 18:59:44 :  Invalid Param: C0_ODT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_ROW_WIDTH ==> 16
MIG: 18:59:44 :  Invalid Param: C0_ADDR_WIDTH ==> 30
MIG: 18:59:44 :  Invalid Param: C0_USE_CS_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C0_USE_DM_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C0_USE_ODT_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_IS_CLK_SHARED ==> FALSE
MIG: 18:59:44 :  Invalid Param: C0_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C0_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C0_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C0_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C0_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C0_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C0_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C0_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C0_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C0_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C0_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C0_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 :  Invalid Param: C0_REG_CTRL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C0_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C0_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C0_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C0_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C0_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C0_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C0_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C0_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C0_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C0_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C0_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C0_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C0_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C0_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C0_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C0_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C0_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C0_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C0_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C0_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C0_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C0_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C0_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C0_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C0_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C0_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C0_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C0_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C0_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C0_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C0_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C0_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C0_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C0_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C0_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C0_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C0_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C0_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C0_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C0_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:59:44 :  Invalid Param: IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:59:44 :  Invalid Param: SYS_RST_PORT ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: FPGA_SPEED_GRADE ==> 2
MIG: 18:59:44 :  Invalid Param: C0_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: DRAM_TYPE ==> "DDR3"
MIG: 18:59:44 :  Invalid Param: CAL_WIDTH ==> "HALF"
MIG: 18:59:44 :  Invalid Param: STARVE_LIMIT ==> 2
MIG: 18:59:44 :  Invalid Param: REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: REFCLK_FREQ ==> 200.0
MIG: 18:59:44 :  Invalid Param: DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:59:44 :  Invalid Param: C0_tCK ==> 2500
MIG: 18:59:44 :  Invalid Param: C0_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C0_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:59:44 :  Invalid Param: C0_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_BANK_WIDTH ==> 3
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_COL_WIDTH ==> 10
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_CS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_nCS_PER_RANK ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DQ_PER_DM ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_DM_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_DQ_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_ECC ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PAYLOAD_WIDTH ==> (C1_ECC_TEST == "OFF") ? C1_DATA_WIDTH : C1_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DDR3_RANKS ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_ODT_WIDTH ==> 1
MIG: 18:59:44 : 16
MIG: 18:59:44 :  Valid Param: C1_DDR3_ROW_WIDTH ==> 16
MIG: 18:59:44 : 30
MIG: 18:59:44 :  Valid Param: C1_DDR3_ADDR_WIDTH ==> 30
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_USE_CS_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_USE_DM_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_USE_ODT_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DDR3_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C1_DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_REG_CTRL ==> OFF
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C1_DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C1_DDR3_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C1_DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C1_DDR3_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C1_DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C1_DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C1_DDR3_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C1_DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_tCK ==> 2500
MIG: 18:59:44 : 4
MIG: 18:59:44 :  Valid Param: C1_DDR3_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DDR3_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C1_DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:59:44 :  Invalid Param: C1_DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: C2_BANK_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C2_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_COL_WIDTH ==> 10
MIG: 18:59:44 :  Invalid Param: C2_CS_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_nCS_PER_RANK ==> 1
MIG: 18:59:44 :  Invalid Param: C2_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C2_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C2_DQ_PER_DM ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DM_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DQ_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_ECC ==> OFF
MIG: 18:59:44 :  Invalid Param: C2_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_PAYLOAD_WIDTH ==> (C2_ECC_TEST == "OFF") ? C2_DATA_WIDTH : C2_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C2_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C2_RANKS ==> 1
MIG: 18:59:44 :  Invalid Param: C2_ODT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_ROW_WIDTH ==> 16
MIG: 18:59:44 :  Invalid Param: C2_ADDR_WIDTH ==> 30
MIG: 18:59:44 :  Invalid Param: C2_USE_CS_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C2_USE_DM_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C2_USE_ODT_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_IS_CLK_SHARED ==> FALSE
MIG: 18:59:44 :  Invalid Param: C2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C2_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C2_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C2_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C2_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C2_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C2_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C2_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C2_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C2_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C2_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C2_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 :  Invalid Param: C2_REG_CTRL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C2_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C2_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C2_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C2_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C2_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C2_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C2_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C2_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C2_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C2_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C2_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C2_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C2_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C2_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C2_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C2_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C2_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C2_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C2_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C2_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C2_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C2_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C2_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C2_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C2_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C2_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_tCK ==> 2500
MIG: 18:59:44 :  Invalid Param: C2_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:59:44 :  Invalid Param: C2_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: RST_ACT_LOW ==> 1
MIG: 18:59:44 : SINGLE
MIG: 18:59:44 : 
MIG: 18:59:44 : Inside fn mem: DDR3
MIG: 18:59:44 : detect_uiclk: 100000000
MIG: 18:59:44 : cntrl: 2 memtype: DDR3
MIG: 18:59:44 : MMCM_VCO matched: C0_MMCM_VCO -- p3: 0
MIG: 18:59:44 : MMCM_VCO matched: C1_MMCM_VCO -- p3: 1
MIG: 18:59:44 : MMCM_VCO matched: C2_MMCM_VCO -- p3: 2
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : 100000000
MIG: 18:59:44 : 
MIG: 18:59:44 :  polarity_value: 1
MIG: 18:59:44 : 
MIG: 18:59:44 : cntrl: 2 memtype: DDR3
MIG: 18:59:44 :  Invalid Param: C0_BANK_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C0_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_COL_WIDTH ==> 10
MIG: 18:59:44 :  Invalid Param: C0_CS_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_nCS_PER_RANK ==> 1
MIG: 18:59:44 :  Invalid Param: C0_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C0_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C0_DQ_PER_DM ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DM_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DQ_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_ECC ==> OFF
MIG: 18:59:44 :  Invalid Param: C0_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_PAYLOAD_WIDTH ==> (C0_ECC_TEST == "OFF") ? C0_DATA_WIDTH : C0_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C0_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C0_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C0_RANKS ==> 1
MIG: 18:59:44 :  Invalid Param: C0_ODT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C0_ROW_WIDTH ==> 16
MIG: 18:59:44 :  Invalid Param: C0_ADDR_WIDTH ==> 30
MIG: 18:59:44 :  Invalid Param: C0_USE_CS_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C0_USE_DM_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C0_USE_ODT_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_IS_CLK_SHARED ==> FALSE
MIG: 18:59:44 :  Invalid Param: C0_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C0_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C0_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C0_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C0_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C0_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C0_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C0_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C0_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C0_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C0_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C0_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C0_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 :  Invalid Param: C0_REG_CTRL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C0_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C0_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C0_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C0_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C0_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C0_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C0_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C0_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C0_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C0_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C0_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C0_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C0_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C0_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C0_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C0_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C0_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C0_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C0_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C0_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C0_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C0_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C0_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C0_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C0_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C0_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C0_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C0_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C0_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C0_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C0_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C0_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C0_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C0_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C0_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C0_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C0_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C0_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C0_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C0_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C0_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C0_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C0_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C0_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C0_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C0_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C0_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:59:44 :  Invalid Param: IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:59:44 :  Invalid Param: SYS_RST_PORT ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: FPGA_SPEED_GRADE ==> 2
MIG: 18:59:44 :  Invalid Param: C0_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: DRAM_TYPE ==> "DDR3"
MIG: 18:59:44 :  Invalid Param: CAL_WIDTH ==> "HALF"
MIG: 18:59:44 :  Invalid Param: STARVE_LIMIT ==> 2
MIG: 18:59:44 :  Invalid Param: REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: REFCLK_FREQ ==> 200.0
MIG: 18:59:44 :  Invalid Param: DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:59:44 :  Invalid Param: C0_tCK ==> 2500
MIG: 18:59:44 :  Invalid Param: C0_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C0_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C0_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C0_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:59:44 :  Invalid Param: C0_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: C1_BANK_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C1_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_COL_WIDTH ==> 10
MIG: 18:59:44 :  Invalid Param: C1_CS_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_nCS_PER_RANK ==> 1
MIG: 18:59:44 :  Invalid Param: C1_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C1_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C1_DQ_PER_DM ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DM_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DQ_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_ECC ==> OFF
MIG: 18:59:44 :  Invalid Param: C1_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_PAYLOAD_WIDTH ==> (C1_ECC_TEST == "OFF") ? C1_DATA_WIDTH : C1_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C1_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C1_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C1_RANKS ==> 1
MIG: 18:59:44 :  Invalid Param: C1_ODT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C1_ROW_WIDTH ==> 16
MIG: 18:59:44 :  Invalid Param: C1_ADDR_WIDTH ==> 30
MIG: 18:59:44 :  Invalid Param: C1_USE_CS_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C1_USE_DM_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C1_USE_ODT_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_IS_CLK_SHARED ==> FALSE
MIG: 18:59:44 :  Invalid Param: C1_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C1_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C1_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C1_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C1_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C1_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C1_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C1_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C1_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C1_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C1_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C1_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C1_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 :  Invalid Param: C1_REG_CTRL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C1_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C1_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C1_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C1_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C1_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C1_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C1_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C1_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C1_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C1_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C1_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C1_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C1_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C1_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C1_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C1_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C1_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C1_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C1_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C1_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C1_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C1_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C1_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C1_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C1_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C1_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C1_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C1_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C1_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C1_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C1_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C1_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C1_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C1_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C1_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C1_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C1_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C1_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C1_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C1_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C1_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C1_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C1_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C1_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C1_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: C1_tCK ==> 2500
MIG: 18:59:44 :  Invalid Param: C1_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C1_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C1_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C1_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:59:44 :  Invalid Param: C1_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_BANK_WIDTH ==> 3
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_CK_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_COL_WIDTH ==> 10
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_CS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_nCS_PER_RANK ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_CKE_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DQ_CNT_WIDTH ==> 3
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DQ_PER_DM ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_DM_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_DQ_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_DQS_WIDTH ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DRAM_WIDTH ==> 8
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_ECC ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_DATA_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_ECC_TEST ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PAYLOAD_WIDTH ==> (C2_ECC_TEST == "OFF") ? C2_DATA_WIDTH : C2_DQ_WIDTH
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_nBANK_MACHS ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DDR3_RANKS ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_ODT_WIDTH ==> 1
MIG: 18:59:44 : 16
MIG: 18:59:44 :  Valid Param: C2_DDR3_ROW_WIDTH ==> 16
MIG: 18:59:44 : 30
MIG: 18:59:44 :  Valid Param: C2_DDR3_ADDR_WIDTH ==> 30
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_USE_CS_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_USE_DM_PORT ==> 1
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_USE_ODT_PORT ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DDR3_AL ==> "0"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_nAL ==> 0
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BURST_MODE ==> "8"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CL ==> 6
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CWL ==> 5
MIG: 18:59:44 :  Invalid Param: C2_DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_RTT_NOM ==> "60"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_RTT_WR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_REG_CTRL ==> OFF
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CA_MIRROR ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MMCM_VCO ==> 800
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MMCM_MULT_F ==> 8
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tCKE ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tFAW ==> 27000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tPRDI ==> 1_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tRAS ==> 34000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tRCD ==> 13910
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tREFI ==> 7800000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tRFC ==> 260000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tRP ==> 13910
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tRRD ==> 5000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tRTP ==> 7500
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tWTR ==> 7500
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tZQI ==> 128_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tZQCS ==> 64
MIG: 18:59:44 :  Invalid Param: C2_DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_SIMULATION ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:59:44 :  Invalid Param: C2_DDR3_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BANK_MAP ==> 36'h024_023_022
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CAS_MAP ==> 12'h020
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 18:59:44 :  Invalid Param: C2_DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PARITY_MAP ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_RAS_MAP ==> 12'h021
MIG: 18:59:44 :  Invalid Param: C2_DDR3_WE_MAP ==> 12'h01B
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 18:59:44 :  Invalid Param: C2_DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:59:44 :  Invalid Param: C2_DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_USER_REFRESH ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_WRLVL ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_ORDERING ==> "NORM"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:59:44 :  Invalid Param: C2_DDR3_TCQ ==> 100
MIG: 18:59:44 :  Invalid Param: C2_DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_tCK ==> 2500
MIG: 18:59:44 : 4
MIG: 18:59:44 :  Valid Param: C2_DDR3_nCK_PER_CLK ==> 4
MIG: 18:59:44 :  Invalid Param: C2_DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:59:44 : 
MIG: 18:59:44 :  Valid Param: C2_DDR3_DEBUG_PORT ==> OFF
MIG: 18:59:44 : 
MIG: 18:59:44 :  Invalid Param: C2_DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:59:44 :  Invalid Param: C2_DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:59:44 :  Invalid Param: RST_ACT_LOW ==> 1
MIG: 18:59:44 : SINGLE
MIG: 18:59:44 : 
MIG: 18:59:44 : 
MIG: 18:59:44 : Same Interface
MIG: 18:59:49 : Running synthesis.xit
MIG: 18:59:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : Running vlog_synth_rpr.xit
MIG: 18:59:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : Running simulation.xit
MIG: 18:59:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:59:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:50 : Running implementation.xit
MIG: 18:59:50 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:59:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:59:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:18:33 : xml_input_file: mig_a.prj
MIG: 09:18:33 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 09:18:33 : xml_input_file: mig_a.prj
MIG: 09:18:33 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 09:18:35 : Running customizer.xit
MIG: 09:18:35 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 09:18:35 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/.Xil/Vivado-6948-USER-20170706XM/coregen/mig_7series_0
MIG: 09:18:35 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:35 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/.Xil/Vivado-6948-USER-20170706XM/coregen/mig_7series_0/_tmp/
MIG: 09:18:35 : vivado_mode: xpg_pa
MIG: 09:18:35 :  locked false  
MIG: 09:18:35 : HDL Language: Verilog
MIG: 09:18:35 : compInfo: false
MIG: 09:18:35 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:35 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:18:35 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:18:35 : I am in catch area
MIG: 09:18:35 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/.Xil/Vivado-6948-USER-20170706XM/coregen/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/.Xil/Vivado-6948-USER-20170706XM/coregen/mig_7series_0/xil_txt.out ... 
MIG: 09:20:54 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 09:20:54 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 09:20:54 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/.Xil/Vivado-6948-USER-20170706XM/coregen/mig_7series_0/mig_b.prj
MIG: 09:20:54 : Component_Name: mig_7series_0
MIG: 09:20:54 : Moving mig_7series_0 ...
MIG: 09:20:54 : Moving mig_7series_0.veo ...
MIG: 09:20:54 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:20:54 : Sending back 0
MIG: 09:20:55 : xml_input_file: mig_b.prj
MIG: 09:20:55 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:20:55 : xml_input_file: mig_b.prj
MIG: 09:20:55 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:20:55 : In updateAllModelParams
MIG: 09:20:55 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 09:20:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:20:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:20:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:20:55 : XGUI hdlLanguage: Verilog
MIG: 09:20:55 : xgui vivado_mode: xpg_pa
MIG: 09:20:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:20:55 : Reading D:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 09:21:01 : 
MIG: 09:21:01 : Inside fn mem: DDR3
MIG: 09:21:01 : detect_uiclk: 200000000
MIG: 09:21:01 : cntrl: 0 memtype: DDR3
MIG: 09:21:01 : MMCM_VCO matched: C0_MMCM_VCO -- p3: 0
MIG: 09:21:01 : 
MIG: 09:21:01 : 
MIG: 09:21:01 : 
MIG: 09:21:01 : 200000000
MIG: 09:21:01 : 
MIG: 09:21:01 :  polarity_value: 1
MIG: 09:21:01 : 
MIG: 09:21:01 : 
MIG: 09:21:01 : cntrl: 0 memtype: DDR3
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_BANK_WIDTH ==> 3
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_CK_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_COL_WIDTH ==> 10
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_CS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_nCS_PER_RANK ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_CKE_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DQ_CNT_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DQ_PER_DM ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_DM_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_DQ_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_DQS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_DQS_CNT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DRAM_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_ECC ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_DATA_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C0_ECC_TEST ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PAYLOAD_WIDTH ==> (C0_ECC_TEST == "OFF") ? C0_DATA_WIDTH : C0_DQ_WIDTH
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_nBANK_MACHS ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DDR3_RANKS ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_ODT_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_ROW_WIDTH ==> 16
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_ADDR_WIDTH ==> 30
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_USE_CS_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_USE_DM_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_USE_ODT_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C0_DDR3_AL ==> "0"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_nAL ==> 0
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BURST_MODE ==> "8"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CL ==> 6
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CWL ==> 5
MIG: 09:21:01 :  Invalid Param: C0_DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_RTT_NOM ==> "60"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_RTT_WR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_REG_CTRL ==> OFF
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CA_MIRROR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MMCM_VCO ==> 800
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MMCM_MULT_F ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tCKE ==> 5000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tFAW ==> 27000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tPRDI ==> 1_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tRAS ==> 34000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tRCD ==> 13910
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tREFI ==> 7800000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tRFC ==> 260000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tRP ==> 13910
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tRRD ==> 5000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tRTP ==> 7500
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tWTR ==> 7500
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tZQI ==> 128_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tZQCS ==> 64
MIG: 09:21:01 :  Invalid Param: C0_DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_SIMULATION ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:01 :  Invalid Param: C0_DDR3_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CAS_MAP ==> 12'h020
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:01 :  Invalid Param: C0_DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PARITY_MAP ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_RAS_MAP ==> 12'h021
MIG: 09:21:01 :  Invalid Param: C0_DDR3_WE_MAP ==> 12'h01B
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:01 :  Invalid Param: C0_DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:01 :  Invalid Param: C0_DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_USER_REFRESH ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_WRLVL ==> "ON"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_ORDERING ==> "NORM"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:01 :  Invalid Param: C0_DDR3_TCQ ==> 100
MIG: 09:21:01 :  Invalid Param: C0_DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 09:21:01 :  Invalid Param: IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 09:21:01 :  Invalid Param: SYS_RST_PORT ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: FPGA_SPEED_GRADE ==> 2
MIG: 09:21:01 :  Invalid Param: C0_DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:01 :  Invalid Param: DRAM_TYPE ==> "DDR3"
MIG: 09:21:01 :  Invalid Param: CAL_WIDTH ==> "HALF"
MIG: 09:21:01 :  Invalid Param: STARVE_LIMIT ==> 2
MIG: 09:21:01 :  Invalid Param: REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: REFCLK_FREQ ==> 200.0
MIG: 09:21:01 :  Invalid Param: DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_tCK ==> 2500
MIG: 09:21:01 : 2
MIG: 09:21:01 :  Valid Param: C0_DDR3_nCK_PER_CLK ==> 2
MIG: 09:21:01 :  Invalid Param: C0_DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DDR3_DEBUG_PORT ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Invalid Param: C0_DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:21:01 :  Invalid Param: C0_DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:01 :  Invalid Param: C1_BANK_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C1_CK_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_COL_WIDTH ==> 10
MIG: 09:21:01 :  Invalid Param: C1_CS_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_nCS_PER_RANK ==> 1
MIG: 09:21:01 :  Invalid Param: C1_CKE_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DQ_CNT_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C1_DQ_PER_DM ==> 8
MIG: 09:21:01 :  Invalid Param: C1_DM_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DQ_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C1_DQS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DQS_CNT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DRAM_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_ECC ==> OFF
MIG: 09:21:01 :  Invalid Param: C1_DATA_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C1_ECC_TEST ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_PAYLOAD_WIDTH ==> (C1_ECC_TEST == "OFF") ? C1_DATA_WIDTH : C1_DQ_WIDTH
MIG: 09:21:01 :  Invalid Param: C1_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:01 :  Invalid Param: C1_nBANK_MACHS ==> 4
MIG: 09:21:01 :  Invalid Param: C1_RANKS ==> 1
MIG: 09:21:01 :  Invalid Param: C1_ODT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_ROW_WIDTH ==> 16
MIG: 09:21:01 :  Invalid Param: C1_ADDR_WIDTH ==> 30
MIG: 09:21:01 :  Invalid Param: C1_USE_CS_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C1_USE_DM_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C1_USE_ODT_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_IS_CLK_SHARED ==> FALSE
MIG: 09:21:01 :  Invalid Param: C1_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:01 :  Invalid Param: C1_MEM_DENSITY ==> "4Gb"
MIG: 09:21:01 :  Invalid Param: C1_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:01 :  Invalid Param: C1_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C1_AL ==> "0"
MIG: 09:21:01 :  Invalid Param: C1_nAL ==> 0
MIG: 09:21:01 :  Invalid Param: C1_BURST_MODE ==> "8"
MIG: 09:21:01 :  Invalid Param: C1_BURST_TYPE ==> "SEQ"
MIG: 09:21:01 :  Invalid Param: C1_CL ==> 6
MIG: 09:21:01 :  Invalid Param: C1_CWL ==> 5
MIG: 09:21:01 :  Invalid Param: C1_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:01 :  Invalid Param: C1_RTT_NOM ==> "60"
MIG: 09:21:01 :  Invalid Param: C1_RTT_WR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:01 :  Invalid Param: C1_REG_CTRL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_CA_MIRROR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_VDD_OP_VOLT ==> "150"
MIG: 09:21:01 :  Invalid Param: C1_CLKIN_PERIOD ==> 5000
MIG: 09:21:01 :  Invalid Param: C1_CLKFBOUT_MULT ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C1_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:01 :  Invalid Param: C1_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C1_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:01 :  Invalid Param: C1_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:01 :  Invalid Param: C1_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_MMCM_VCO ==> 800
MIG: 09:21:01 :  Invalid Param: C1_MMCM_MULT_F ==> 4
MIG: 09:21:01 :  Invalid Param: C1_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C1_tCKE ==> 5000
MIG: 09:21:01 :  Invalid Param: C1_tFAW ==> 27000
MIG: 09:21:01 :  Invalid Param: C1_tPRDI ==> 1_000_000
MIG: 09:21:01 :  Invalid Param: C1_tRAS ==> 34000
MIG: 09:21:01 :  Invalid Param: C1_tRCD ==> 13910
MIG: 09:21:01 :  Invalid Param: C1_tREFI ==> 7800000
MIG: 09:21:01 :  Invalid Param: C1_tRFC ==> 260000
MIG: 09:21:01 :  Invalid Param: C1_tRP ==> 13910
MIG: 09:21:01 :  Invalid Param: C1_tRRD ==> 5000
MIG: 09:21:01 :  Invalid Param: C1_tRTP ==> 7500
MIG: 09:21:01 :  Invalid Param: C1_tWTR ==> 7500
MIG: 09:21:01 :  Invalid Param: C1_tZQI ==> 128_000_000
MIG: 09:21:01 :  Invalid Param: C1_tZQCS ==> 64
MIG: 09:21:01 :  Invalid Param: C1_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_SIMULATION ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C1_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:01 :  Invalid Param: C1_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:01 :  Invalid Param: C1_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:01 :  Invalid Param: C1_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:01 :  Invalid Param: C1_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:01 :  Invalid Param: C1_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:01 :  Invalid Param: C1_CAS_MAP ==> 12'h020
MIG: 09:21:01 :  Invalid Param: C1_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:01 :  Invalid Param: C1_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:01 :  Invalid Param: C1_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:01 :  Invalid Param: C1_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:01 :  Invalid Param: C1_PARITY_MAP ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C1_RAS_MAP ==> 12'h021
MIG: 09:21:01 :  Invalid Param: C1_WE_MAP ==> 12'h01B
MIG: 09:21:01 :  Invalid Param: C1_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:01 :  Invalid Param: C1_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:01 :  Invalid Param: C1_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:01 :  Invalid Param: C1_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:01 :  Invalid Param: C1_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:01 :  Invalid Param: C1_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:01 :  Invalid Param: C1_BANK_TYPE ==> "HP_IO"
MIG: 09:21:01 :  Invalid Param: C1_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:01 :  Invalid Param: C1_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C1_USER_REFRESH ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_WRLVL ==> "ON"
MIG: 09:21:01 :  Invalid Param: C1_ORDERING ==> "NORM"
MIG: 09:21:01 :  Invalid Param: C1_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:01 :  Invalid Param: C1_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C1_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:01 :  Invalid Param: C1_TCQ ==> 100
MIG: 09:21:01 :  Invalid Param: C1_IDELAY_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_FINE_PER_BIT ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:01 :  Invalid Param: C1_tCK ==> 2500
MIG: 09:21:01 :  Invalid Param: C1_nCK_PER_CLK ==> 2
MIG: 09:21:01 :  Invalid Param: C1_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DEBUG_PORT ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Invalid Param: C1_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 09:21:01 :  Invalid Param: C1_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:01 :  Invalid Param: C2_BANK_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C2_CK_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_COL_WIDTH ==> 10
MIG: 09:21:01 :  Invalid Param: C2_CS_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_nCS_PER_RANK ==> 1
MIG: 09:21:01 :  Invalid Param: C2_CKE_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:01 :  Invalid Param: C2_DQ_CNT_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C2_DQ_PER_DM ==> 8
MIG: 09:21:01 :  Invalid Param: C2_DM_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_DQ_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C2_DQS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_DQS_CNT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_DRAM_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_ECC ==> OFF
MIG: 09:21:01 :  Invalid Param: C2_DATA_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C2_ECC_TEST ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_PAYLOAD_WIDTH ==> (C2_ECC_TEST == "OFF") ? C2_DATA_WIDTH : C2_DQ_WIDTH
MIG: 09:21:01 :  Invalid Param: C2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:01 :  Invalid Param: C2_nBANK_MACHS ==> 4
MIG: 09:21:01 :  Invalid Param: C2_RANKS ==> 1
MIG: 09:21:01 :  Invalid Param: C2_ODT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_ROW_WIDTH ==> 16
MIG: 09:21:01 :  Invalid Param: C2_ADDR_WIDTH ==> 30
MIG: 09:21:01 :  Invalid Param: C2_USE_CS_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C2_USE_DM_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C2_USE_ODT_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_IS_CLK_SHARED ==> FALSE
MIG: 09:21:01 :  Invalid Param: C2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:01 :  Invalid Param: C2_MEM_DENSITY ==> "4Gb"
MIG: 09:21:01 :  Invalid Param: C2_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:01 :  Invalid Param: C2_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C2_AL ==> "0"
MIG: 09:21:01 :  Invalid Param: C2_nAL ==> 0
MIG: 09:21:01 :  Invalid Param: C2_BURST_MODE ==> "8"
MIG: 09:21:01 :  Invalid Param: C2_BURST_TYPE ==> "SEQ"
MIG: 09:21:01 :  Invalid Param: C2_CL ==> 6
MIG: 09:21:01 :  Invalid Param: C2_CWL ==> 5
MIG: 09:21:01 :  Invalid Param: C2_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:01 :  Invalid Param: C2_RTT_NOM ==> "60"
MIG: 09:21:01 :  Invalid Param: C2_RTT_WR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:01 :  Invalid Param: C2_REG_CTRL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_CA_MIRROR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_VDD_OP_VOLT ==> "150"
MIG: 09:21:01 :  Invalid Param: C2_CLKIN_PERIOD ==> 5000
MIG: 09:21:01 :  Invalid Param: C2_CLKFBOUT_MULT ==> 4
MIG: 09:21:01 :  Invalid Param: C2_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_MMCM_VCO ==> 800
MIG: 09:21:01 :  Invalid Param: C2_MMCM_MULT_F ==> 4
MIG: 09:21:01 :  Invalid Param: C2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C2_tCKE ==> 5000
MIG: 09:21:01 :  Invalid Param: C2_tFAW ==> 27000
MIG: 09:21:01 :  Invalid Param: C2_tPRDI ==> 1_000_000
MIG: 09:21:01 :  Invalid Param: C2_tRAS ==> 34000
MIG: 09:21:01 :  Invalid Param: C2_tRCD ==> 13910
MIG: 09:21:01 :  Invalid Param: C2_tREFI ==> 7800000
MIG: 09:21:01 :  Invalid Param: C2_tRFC ==> 260000
MIG: 09:21:01 :  Invalid Param: C2_tRP ==> 13910
MIG: 09:21:01 :  Invalid Param: C2_tRRD ==> 5000
MIG: 09:21:01 :  Invalid Param: C2_tRTP ==> 7500
MIG: 09:21:01 :  Invalid Param: C2_tWTR ==> 7500
MIG: 09:21:01 :  Invalid Param: C2_tZQI ==> 128_000_000
MIG: 09:21:01 :  Invalid Param: C2_tZQCS ==> 64
MIG: 09:21:01 :  Invalid Param: C2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_SIMULATION ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C2_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:01 :  Invalid Param: C2_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:01 :  Invalid Param: C2_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C2_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:01 :  Invalid Param: C2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:01 :  Invalid Param: C2_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:01 :  Invalid Param: C2_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:01 :  Invalid Param: C2_CAS_MAP ==> 12'h020
MIG: 09:21:01 :  Invalid Param: C2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:01 :  Invalid Param: C2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:01 :  Invalid Param: C2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:01 :  Invalid Param: C2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:01 :  Invalid Param: C2_PARITY_MAP ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C2_RAS_MAP ==> 12'h021
MIG: 09:21:01 :  Invalid Param: C2_WE_MAP ==> 12'h01B
MIG: 09:21:01 :  Invalid Param: C2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:01 :  Invalid Param: C2_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:01 :  Invalid Param: C2_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:01 :  Invalid Param: C2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:01 :  Invalid Param: C2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:01 :  Invalid Param: C2_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:01 :  Invalid Param: C2_BANK_TYPE ==> "HP_IO"
MIG: 09:21:01 :  Invalid Param: C2_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:01 :  Invalid Param: C2_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C2_USER_REFRESH ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_WRLVL ==> "ON"
MIG: 09:21:01 :  Invalid Param: C2_ORDERING ==> "NORM"
MIG: 09:21:01 :  Invalid Param: C2_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:01 :  Invalid Param: C2_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C2_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:01 :  Invalid Param: C2_TCQ ==> 100
MIG: 09:21:01 :  Invalid Param: C2_IDELAY_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_FINE_PER_BIT ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:01 :  Invalid Param: C2_tCK ==> 2500
MIG: 09:21:01 :  Invalid Param: C2_nCK_PER_CLK ==> 2
MIG: 09:21:01 :  Invalid Param: C2_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_DEBUG_PORT ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Invalid Param: C2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 09:21:01 :  Invalid Param: C2_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:01 :  Invalid Param: RST_ACT_LOW ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 : 
MIG: 09:21:01 : Inside fn mem: DDR3
MIG: 09:21:01 : detect_uiclk: 200000000
MIG: 09:21:01 : cntrl: 1 memtype: DDR3
MIG: 09:21:01 : MMCM_VCO matched: C0_MMCM_VCO -- p3: 0
MIG: 09:21:01 : MMCM_VCO matched: C1_MMCM_VCO -- p3: 1
MIG: 09:21:01 : 
MIG: 09:21:01 : 
MIG: 09:21:01 : 
MIG: 09:21:01 : 200000000
MIG: 09:21:01 : 
MIG: 09:21:01 :  polarity_value: 1
MIG: 09:21:01 : 
MIG: 09:21:01 : cntrl: 1 memtype: DDR3
MIG: 09:21:01 :  Invalid Param: C0_BANK_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C0_CK_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_COL_WIDTH ==> 10
MIG: 09:21:01 :  Invalid Param: C0_CS_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_nCS_PER_RANK ==> 1
MIG: 09:21:01 :  Invalid Param: C0_CKE_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DQ_CNT_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C0_DQ_PER_DM ==> 8
MIG: 09:21:01 :  Invalid Param: C0_DM_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DQ_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C0_DQS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DQS_CNT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_DRAM_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_ECC ==> OFF
MIG: 09:21:01 :  Invalid Param: C0_DATA_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C0_ECC_TEST ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_PAYLOAD_WIDTH ==> (C0_ECC_TEST == "OFF") ? C0_DATA_WIDTH : C0_DQ_WIDTH
MIG: 09:21:01 :  Invalid Param: C0_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:01 :  Invalid Param: C0_nBANK_MACHS ==> 4
MIG: 09:21:01 :  Invalid Param: C0_RANKS ==> 1
MIG: 09:21:01 :  Invalid Param: C0_ODT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C0_ROW_WIDTH ==> 16
MIG: 09:21:01 :  Invalid Param: C0_ADDR_WIDTH ==> 30
MIG: 09:21:01 :  Invalid Param: C0_USE_CS_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C0_USE_DM_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C0_USE_ODT_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_IS_CLK_SHARED ==> FALSE
MIG: 09:21:01 :  Invalid Param: C0_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:01 :  Invalid Param: C0_MEM_DENSITY ==> "4Gb"
MIG: 09:21:01 :  Invalid Param: C0_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:01 :  Invalid Param: C0_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C0_AL ==> "0"
MIG: 09:21:01 :  Invalid Param: C0_nAL ==> 0
MIG: 09:21:01 :  Invalid Param: C0_BURST_MODE ==> "8"
MIG: 09:21:01 :  Invalid Param: C0_BURST_TYPE ==> "SEQ"
MIG: 09:21:01 :  Invalid Param: C0_CL ==> 6
MIG: 09:21:01 :  Invalid Param: C0_CWL ==> 5
MIG: 09:21:01 :  Invalid Param: C0_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:01 :  Invalid Param: C0_RTT_NOM ==> "60"
MIG: 09:21:01 :  Invalid Param: C0_RTT_WR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:01 :  Invalid Param: C0_REG_CTRL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_CA_MIRROR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_VDD_OP_VOLT ==> "150"
MIG: 09:21:01 :  Invalid Param: C0_CLKIN_PERIOD ==> 5000
MIG: 09:21:01 :  Invalid Param: C0_CLKFBOUT_MULT ==> 4
MIG: 09:21:01 :  Invalid Param: C0_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C0_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:01 :  Invalid Param: C0_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C0_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:01 :  Invalid Param: C0_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:01 :  Invalid Param: C0_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_MMCM_VCO ==> 800
MIG: 09:21:01 :  Invalid Param: C0_MMCM_MULT_F ==> 4
MIG: 09:21:01 :  Invalid Param: C0_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C0_tCKE ==> 5000
MIG: 09:21:01 :  Invalid Param: C0_tFAW ==> 27000
MIG: 09:21:01 :  Invalid Param: C0_tPRDI ==> 1_000_000
MIG: 09:21:01 :  Invalid Param: C0_tRAS ==> 34000
MIG: 09:21:01 :  Invalid Param: C0_tRCD ==> 13910
MIG: 09:21:01 :  Invalid Param: C0_tREFI ==> 7800000
MIG: 09:21:01 :  Invalid Param: C0_tRFC ==> 260000
MIG: 09:21:01 :  Invalid Param: C0_tRP ==> 13910
MIG: 09:21:01 :  Invalid Param: C0_tRRD ==> 5000
MIG: 09:21:01 :  Invalid Param: C0_tRTP ==> 7500
MIG: 09:21:01 :  Invalid Param: C0_tWTR ==> 7500
MIG: 09:21:01 :  Invalid Param: C0_tZQI ==> 128_000_000
MIG: 09:21:01 :  Invalid Param: C0_tZQCS ==> 64
MIG: 09:21:01 :  Invalid Param: C0_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_SIMULATION ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C0_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:01 :  Invalid Param: C0_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:01 :  Invalid Param: C0_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C0_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:01 :  Invalid Param: C0_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:01 :  Invalid Param: C0_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:01 :  Invalid Param: C0_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:01 :  Invalid Param: C0_CAS_MAP ==> 12'h020
MIG: 09:21:01 :  Invalid Param: C0_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:01 :  Invalid Param: C0_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:01 :  Invalid Param: C0_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:01 :  Invalid Param: C0_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:01 :  Invalid Param: C0_PARITY_MAP ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C0_RAS_MAP ==> 12'h021
MIG: 09:21:01 :  Invalid Param: C0_WE_MAP ==> 12'h01B
MIG: 09:21:01 :  Invalid Param: C0_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:01 :  Invalid Param: C0_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:01 :  Invalid Param: C0_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:01 :  Invalid Param: C0_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C0_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:01 :  Invalid Param: C0_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:01 :  Invalid Param: C0_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:01 :  Invalid Param: C0_BANK_TYPE ==> "HP_IO"
MIG: 09:21:01 :  Invalid Param: C0_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:01 :  Invalid Param: C0_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C0_USER_REFRESH ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_WRLVL ==> "ON"
MIG: 09:21:01 :  Invalid Param: C0_ORDERING ==> "NORM"
MIG: 09:21:01 :  Invalid Param: C0_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:01 :  Invalid Param: C0_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C0_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:01 :  Invalid Param: C0_TCQ ==> 100
MIG: 09:21:01 :  Invalid Param: C0_IDELAY_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_FINE_PER_BIT ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C0_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 09:21:01 :  Invalid Param: IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 09:21:01 :  Invalid Param: SYS_RST_PORT ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: FPGA_SPEED_GRADE ==> 2
MIG: 09:21:01 :  Invalid Param: C0_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:01 :  Invalid Param: DRAM_TYPE ==> "DDR3"
MIG: 09:21:01 :  Invalid Param: CAL_WIDTH ==> "HALF"
MIG: 09:21:01 :  Invalid Param: STARVE_LIMIT ==> 2
MIG: 09:21:01 :  Invalid Param: REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: REFCLK_FREQ ==> 200.0
MIG: 09:21:01 :  Invalid Param: DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:21:01 :  Invalid Param: C0_tCK ==> 2500
MIG: 09:21:01 :  Invalid Param: C0_nCK_PER_CLK ==> 2
MIG: 09:21:01 :  Invalid Param: C0_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C0_DEBUG_PORT ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Invalid Param: C0_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:21:01 :  Invalid Param: C0_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_BANK_WIDTH ==> 3
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_CK_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_COL_WIDTH ==> 10
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_CS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_nCS_PER_RANK ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_CKE_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DQ_CNT_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DQ_PER_DM ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_DM_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_DQ_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_DQS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_DQS_CNT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DRAM_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_ECC ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_DATA_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C1_ECC_TEST ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PAYLOAD_WIDTH ==> (C1_ECC_TEST == "OFF") ? C1_DATA_WIDTH : C1_DQ_WIDTH
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_nBANK_MACHS ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DDR3_RANKS ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_ODT_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_ROW_WIDTH ==> 16
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_ADDR_WIDTH ==> 30
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_USE_CS_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_USE_DM_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_USE_ODT_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C1_DDR3_AL ==> "0"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_nAL ==> 0
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BURST_MODE ==> "8"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CL ==> 6
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CWL ==> 5
MIG: 09:21:01 :  Invalid Param: C1_DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_RTT_NOM ==> "60"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_RTT_WR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_REG_CTRL ==> OFF
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CA_MIRROR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MMCM_VCO ==> 800
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MMCM_MULT_F ==> 4
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tCKE ==> 5000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tFAW ==> 27000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tPRDI ==> 1_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tRAS ==> 34000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tRCD ==> 13910
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tREFI ==> 7800000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tRFC ==> 260000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tRP ==> 13910
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tRRD ==> 5000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tRTP ==> 7500
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tWTR ==> 7500
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tZQI ==> 128_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tZQCS ==> 64
MIG: 09:21:01 :  Invalid Param: C1_DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_SIMULATION ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:01 :  Invalid Param: C1_DDR3_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CAS_MAP ==> 12'h020
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:01 :  Invalid Param: C1_DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PARITY_MAP ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_RAS_MAP ==> 12'h021
MIG: 09:21:01 :  Invalid Param: C1_DDR3_WE_MAP ==> 12'h01B
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:01 :  Invalid Param: C1_DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:01 :  Invalid Param: C1_DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_USER_REFRESH ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_WRLVL ==> "ON"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_ORDERING ==> "NORM"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:01 :  Invalid Param: C1_DDR3_TCQ ==> 100
MIG: 09:21:01 :  Invalid Param: C1_DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_tCK ==> 2500
MIG: 09:21:01 : 2
MIG: 09:21:01 :  Valid Param: C1_DDR3_nCK_PER_CLK ==> 2
MIG: 09:21:01 :  Invalid Param: C1_DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C1_DDR3_DEBUG_PORT ==> OFF
MIG: 09:21:01 : 
MIG: 09:21:01 :  Invalid Param: C1_DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 09:21:01 :  Invalid Param: C1_DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:01 :  Invalid Param: C2_BANK_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C2_CK_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_COL_WIDTH ==> 10
MIG: 09:21:01 :  Invalid Param: C2_CS_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_nCS_PER_RANK ==> 1
MIG: 09:21:01 :  Invalid Param: C2_CKE_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:01 :  Invalid Param: C2_DQ_CNT_WIDTH ==> 3
MIG: 09:21:01 :  Invalid Param: C2_DQ_PER_DM ==> 8
MIG: 09:21:01 :  Invalid Param: C2_DM_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_DQ_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C2_DQS_WIDTH ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_DQS_CNT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_DRAM_WIDTH ==> 8
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_ECC ==> OFF
MIG: 09:21:01 :  Invalid Param: C2_DATA_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C2_ECC_TEST ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_PAYLOAD_WIDTH ==> (C2_ECC_TEST == "OFF") ? C2_DATA_WIDTH : C2_DQ_WIDTH
MIG: 09:21:01 :  Invalid Param: C2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:01 :  Invalid Param: C2_nBANK_MACHS ==> 4
MIG: 09:21:01 :  Invalid Param: C2_RANKS ==> 1
MIG: 09:21:01 :  Invalid Param: C2_ODT_WIDTH ==> 1
MIG: 09:21:01 :  Invalid Param: C2_ROW_WIDTH ==> 16
MIG: 09:21:01 :  Invalid Param: C2_ADDR_WIDTH ==> 30
MIG: 09:21:01 :  Invalid Param: C2_USE_CS_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C2_USE_DM_PORT ==> 1
MIG: 09:21:01 :  Invalid Param: C2_USE_ODT_PORT ==> 1
MIG: 09:21:01 : 
MIG: 09:21:01 :  Valid Param: C2_IS_CLK_SHARED ==> FALSE
MIG: 09:21:01 :  Invalid Param: C2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:01 :  Invalid Param: C2_MEM_DENSITY ==> "4Gb"
MIG: 09:21:01 :  Invalid Param: C2_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:01 :  Invalid Param: C2_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:01 :  Invalid Param: C2_AL ==> "0"
MIG: 09:21:01 :  Invalid Param: C2_nAL ==> 0
MIG: 09:21:01 :  Invalid Param: C2_BURST_MODE ==> "8"
MIG: 09:21:01 :  Invalid Param: C2_BURST_TYPE ==> "SEQ"
MIG: 09:21:01 :  Invalid Param: C2_CL ==> 6
MIG: 09:21:01 :  Invalid Param: C2_CWL ==> 5
MIG: 09:21:01 :  Invalid Param: C2_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:01 :  Invalid Param: C2_RTT_NOM ==> "60"
MIG: 09:21:01 :  Invalid Param: C2_RTT_WR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:01 :  Invalid Param: C2_REG_CTRL ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_CA_MIRROR ==> "OFF"
MIG: 09:21:01 :  Invalid Param: C2_VDD_OP_VOLT ==> "150"
MIG: 09:21:01 :  Invalid Param: C2_CLKIN_PERIOD ==> 5000
MIG: 09:21:01 :  Invalid Param: C2_CLKFBOUT_MULT ==> 4
MIG: 09:21:01 :  Invalid Param: C2_DIVCLK_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:01 :  Invalid Param: C2_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:01 : 
MIG: 09:21:02 :  Valid Param: C2_MMCM_VCO ==> 800
MIG: 09:21:02 :  Invalid Param: C2_MMCM_MULT_F ==> 4
MIG: 09:21:02 :  Invalid Param: C2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C2_tCKE ==> 5000
MIG: 09:21:02 :  Invalid Param: C2_tFAW ==> 27000
MIG: 09:21:02 :  Invalid Param: C2_tPRDI ==> 1_000_000
MIG: 09:21:02 :  Invalid Param: C2_tRAS ==> 34000
MIG: 09:21:02 :  Invalid Param: C2_tRCD ==> 13910
MIG: 09:21:02 :  Invalid Param: C2_tREFI ==> 7800000
MIG: 09:21:02 :  Invalid Param: C2_tRFC ==> 260000
MIG: 09:21:02 :  Invalid Param: C2_tRP ==> 13910
MIG: 09:21:02 :  Invalid Param: C2_tRRD ==> 5000
MIG: 09:21:02 :  Invalid Param: C2_tRTP ==> 7500
MIG: 09:21:02 :  Invalid Param: C2_tWTR ==> 7500
MIG: 09:21:02 :  Invalid Param: C2_tZQI ==> 128_000_000
MIG: 09:21:02 :  Invalid Param: C2_tZQCS ==> 64
MIG: 09:21:02 :  Invalid Param: C2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_SIMULATION ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C2_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:02 :  Invalid Param: C2_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:02 :  Invalid Param: C2_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:02 :  Invalid Param: C2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:02 :  Invalid Param: C2_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:02 :  Invalid Param: C2_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:02 :  Invalid Param: C2_CAS_MAP ==> 12'h020
MIG: 09:21:02 :  Invalid Param: C2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:02 :  Invalid Param: C2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:02 :  Invalid Param: C2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:02 :  Invalid Param: C2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:02 :  Invalid Param: C2_PARITY_MAP ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C2_RAS_MAP ==> 12'h021
MIG: 09:21:02 :  Invalid Param: C2_WE_MAP ==> 12'h01B
MIG: 09:21:02 :  Invalid Param: C2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:02 :  Invalid Param: C2_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:02 :  Invalid Param: C2_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:02 :  Invalid Param: C2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:02 :  Invalid Param: C2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:02 :  Invalid Param: C2_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:02 :  Invalid Param: C2_BANK_TYPE ==> "HP_IO"
MIG: 09:21:02 :  Invalid Param: C2_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:02 :  Invalid Param: C2_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C2_USER_REFRESH ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_WRLVL ==> "ON"
MIG: 09:21:02 :  Invalid Param: C2_ORDERING ==> "NORM"
MIG: 09:21:02 :  Invalid Param: C2_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:02 :  Invalid Param: C2_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C2_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:02 :  Invalid Param: C2_TCQ ==> 100
MIG: 09:21:02 :  Invalid Param: C2_IDELAY_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_FINE_PER_BIT ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:02 :  Invalid Param: C2_tCK ==> 2500
MIG: 09:21:02 :  Invalid Param: C2_nCK_PER_CLK ==> 2
MIG: 09:21:02 :  Invalid Param: C2_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DEBUG_PORT ==> OFF
MIG: 09:21:02 : 
MIG: 09:21:02 :  Invalid Param: C2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 09:21:02 :  Invalid Param: C2_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:02 :  Invalid Param: RST_ACT_LOW ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 : 
MIG: 09:21:02 : Inside fn mem: DDR3
MIG: 09:21:02 : detect_uiclk: 200000000
MIG: 09:21:02 : cntrl: 2 memtype: DDR3
MIG: 09:21:02 : MMCM_VCO matched: C0_MMCM_VCO -- p3: 0
MIG: 09:21:02 : MMCM_VCO matched: C1_MMCM_VCO -- p3: 1
MIG: 09:21:02 : MMCM_VCO matched: C2_MMCM_VCO -- p3: 2
MIG: 09:21:02 : 
MIG: 09:21:02 : 
MIG: 09:21:02 : 
MIG: 09:21:02 : 200000000
MIG: 09:21:02 : 
MIG: 09:21:02 :  polarity_value: 1
MIG: 09:21:02 : 
MIG: 09:21:02 : cntrl: 2 memtype: DDR3
MIG: 09:21:02 :  Invalid Param: C0_BANK_WIDTH ==> 3
MIG: 09:21:02 :  Invalid Param: C0_CK_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C0_COL_WIDTH ==> 10
MIG: 09:21:02 :  Invalid Param: C0_CS_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C0_nCS_PER_RANK ==> 1
MIG: 09:21:02 :  Invalid Param: C0_CKE_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C0_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:02 :  Invalid Param: C0_DQ_CNT_WIDTH ==> 3
MIG: 09:21:02 :  Invalid Param: C0_DQ_PER_DM ==> 8
MIG: 09:21:02 :  Invalid Param: C0_DM_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C0_DQ_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C0_DQS_WIDTH ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C0_DQS_CNT_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C0_DRAM_WIDTH ==> 8
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C0_ECC ==> OFF
MIG: 09:21:02 :  Invalid Param: C0_DATA_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C0_ECC_TEST ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_PAYLOAD_WIDTH ==> (C0_ECC_TEST == "OFF") ? C0_DATA_WIDTH : C0_DQ_WIDTH
MIG: 09:21:02 :  Invalid Param: C0_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:02 :  Invalid Param: C0_nBANK_MACHS ==> 4
MIG: 09:21:02 :  Invalid Param: C0_RANKS ==> 1
MIG: 09:21:02 :  Invalid Param: C0_ODT_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C0_ROW_WIDTH ==> 16
MIG: 09:21:02 :  Invalid Param: C0_ADDR_WIDTH ==> 30
MIG: 09:21:02 :  Invalid Param: C0_USE_CS_PORT ==> 1
MIG: 09:21:02 :  Invalid Param: C0_USE_DM_PORT ==> 1
MIG: 09:21:02 :  Invalid Param: C0_USE_ODT_PORT ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C0_IS_CLK_SHARED ==> FALSE
MIG: 09:21:02 :  Invalid Param: C0_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:02 :  Invalid Param: C0_MEM_DENSITY ==> "4Gb"
MIG: 09:21:02 :  Invalid Param: C0_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:02 :  Invalid Param: C0_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C0_AL ==> "0"
MIG: 09:21:02 :  Invalid Param: C0_nAL ==> 0
MIG: 09:21:02 :  Invalid Param: C0_BURST_MODE ==> "8"
MIG: 09:21:02 :  Invalid Param: C0_BURST_TYPE ==> "SEQ"
MIG: 09:21:02 :  Invalid Param: C0_CL ==> 6
MIG: 09:21:02 :  Invalid Param: C0_CWL ==> 5
MIG: 09:21:02 :  Invalid Param: C0_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:02 :  Invalid Param: C0_RTT_NOM ==> "60"
MIG: 09:21:02 :  Invalid Param: C0_RTT_WR ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:02 :  Invalid Param: C0_REG_CTRL ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_CA_MIRROR ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_VDD_OP_VOLT ==> "150"
MIG: 09:21:02 :  Invalid Param: C0_CLKIN_PERIOD ==> 5000
MIG: 09:21:02 :  Invalid Param: C0_CLKFBOUT_MULT ==> 4
MIG: 09:21:02 :  Invalid Param: C0_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C0_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:02 :  Invalid Param: C0_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C0_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:02 :  Invalid Param: C0_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:02 :  Invalid Param: C0_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C0_MMCM_VCO ==> 800
MIG: 09:21:02 :  Invalid Param: C0_MMCM_MULT_F ==> 4
MIG: 09:21:02 :  Invalid Param: C0_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C0_tCKE ==> 5000
MIG: 09:21:02 :  Invalid Param: C0_tFAW ==> 27000
MIG: 09:21:02 :  Invalid Param: C0_tPRDI ==> 1_000_000
MIG: 09:21:02 :  Invalid Param: C0_tRAS ==> 34000
MIG: 09:21:02 :  Invalid Param: C0_tRCD ==> 13910
MIG: 09:21:02 :  Invalid Param: C0_tREFI ==> 7800000
MIG: 09:21:02 :  Invalid Param: C0_tRFC ==> 260000
MIG: 09:21:02 :  Invalid Param: C0_tRP ==> 13910
MIG: 09:21:02 :  Invalid Param: C0_tRRD ==> 5000
MIG: 09:21:02 :  Invalid Param: C0_tRTP ==> 7500
MIG: 09:21:02 :  Invalid Param: C0_tWTR ==> 7500
MIG: 09:21:02 :  Invalid Param: C0_tZQI ==> 128_000_000
MIG: 09:21:02 :  Invalid Param: C0_tZQCS ==> 64
MIG: 09:21:02 :  Invalid Param: C0_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_SIMULATION ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C0_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:02 :  Invalid Param: C0_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:02 :  Invalid Param: C0_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C0_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:02 :  Invalid Param: C0_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:02 :  Invalid Param: C0_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:02 :  Invalid Param: C0_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:02 :  Invalid Param: C0_CAS_MAP ==> 12'h020
MIG: 09:21:02 :  Invalid Param: C0_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:02 :  Invalid Param: C0_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:02 :  Invalid Param: C0_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:02 :  Invalid Param: C0_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:02 :  Invalid Param: C0_PARITY_MAP ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C0_RAS_MAP ==> 12'h021
MIG: 09:21:02 :  Invalid Param: C0_WE_MAP ==> 12'h01B
MIG: 09:21:02 :  Invalid Param: C0_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:02 :  Invalid Param: C0_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:02 :  Invalid Param: C0_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:02 :  Invalid Param: C0_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C0_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:02 :  Invalid Param: C0_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:02 :  Invalid Param: C0_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:02 :  Invalid Param: C0_BANK_TYPE ==> "HP_IO"
MIG: 09:21:02 :  Invalid Param: C0_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:02 :  Invalid Param: C0_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C0_USER_REFRESH ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_WRLVL ==> "ON"
MIG: 09:21:02 :  Invalid Param: C0_ORDERING ==> "NORM"
MIG: 09:21:02 :  Invalid Param: C0_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:02 :  Invalid Param: C0_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C0_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:02 :  Invalid Param: C0_TCQ ==> 100
MIG: 09:21:02 :  Invalid Param: C0_IDELAY_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_FINE_PER_BIT ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C0_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 09:21:02 :  Invalid Param: IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 09:21:02 :  Invalid Param: SYS_RST_PORT ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: FPGA_SPEED_GRADE ==> 2
MIG: 09:21:02 :  Invalid Param: C0_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:02 :  Invalid Param: DRAM_TYPE ==> "DDR3"
MIG: 09:21:02 :  Invalid Param: CAL_WIDTH ==> "HALF"
MIG: 09:21:02 :  Invalid Param: STARVE_LIMIT ==> 2
MIG: 09:21:02 :  Invalid Param: REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: REFCLK_FREQ ==> 200.0
MIG: 09:21:02 :  Invalid Param: DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:21:02 :  Invalid Param: C0_tCK ==> 2500
MIG: 09:21:02 :  Invalid Param: C0_nCK_PER_CLK ==> 2
MIG: 09:21:02 :  Invalid Param: C0_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C0_DEBUG_PORT ==> OFF
MIG: 09:21:02 : 
MIG: 09:21:02 :  Invalid Param: C0_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:21:02 :  Invalid Param: C0_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:02 :  Invalid Param: C1_BANK_WIDTH ==> 3
MIG: 09:21:02 :  Invalid Param: C1_CK_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C1_COL_WIDTH ==> 10
MIG: 09:21:02 :  Invalid Param: C1_CS_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C1_nCS_PER_RANK ==> 1
MIG: 09:21:02 :  Invalid Param: C1_CKE_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C1_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:02 :  Invalid Param: C1_DQ_CNT_WIDTH ==> 3
MIG: 09:21:02 :  Invalid Param: C1_DQ_PER_DM ==> 8
MIG: 09:21:02 :  Invalid Param: C1_DM_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C1_DQ_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C1_DQS_WIDTH ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C1_DQS_CNT_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C1_DRAM_WIDTH ==> 8
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C1_ECC ==> OFF
MIG: 09:21:02 :  Invalid Param: C1_DATA_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C1_ECC_TEST ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_PAYLOAD_WIDTH ==> (C1_ECC_TEST == "OFF") ? C1_DATA_WIDTH : C1_DQ_WIDTH
MIG: 09:21:02 :  Invalid Param: C1_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:02 :  Invalid Param: C1_nBANK_MACHS ==> 4
MIG: 09:21:02 :  Invalid Param: C1_RANKS ==> 1
MIG: 09:21:02 :  Invalid Param: C1_ODT_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C1_ROW_WIDTH ==> 16
MIG: 09:21:02 :  Invalid Param: C1_ADDR_WIDTH ==> 30
MIG: 09:21:02 :  Invalid Param: C1_USE_CS_PORT ==> 1
MIG: 09:21:02 :  Invalid Param: C1_USE_DM_PORT ==> 1
MIG: 09:21:02 :  Invalid Param: C1_USE_ODT_PORT ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C1_IS_CLK_SHARED ==> FALSE
MIG: 09:21:02 :  Invalid Param: C1_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:02 :  Invalid Param: C1_MEM_DENSITY ==> "4Gb"
MIG: 09:21:02 :  Invalid Param: C1_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:02 :  Invalid Param: C1_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C1_AL ==> "0"
MIG: 09:21:02 :  Invalid Param: C1_nAL ==> 0
MIG: 09:21:02 :  Invalid Param: C1_BURST_MODE ==> "8"
MIG: 09:21:02 :  Invalid Param: C1_BURST_TYPE ==> "SEQ"
MIG: 09:21:02 :  Invalid Param: C1_CL ==> 6
MIG: 09:21:02 :  Invalid Param: C1_CWL ==> 5
MIG: 09:21:02 :  Invalid Param: C1_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:02 :  Invalid Param: C1_RTT_NOM ==> "60"
MIG: 09:21:02 :  Invalid Param: C1_RTT_WR ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:02 :  Invalid Param: C1_REG_CTRL ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_CA_MIRROR ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_VDD_OP_VOLT ==> "150"
MIG: 09:21:02 :  Invalid Param: C1_CLKIN_PERIOD ==> 5000
MIG: 09:21:02 :  Invalid Param: C1_CLKFBOUT_MULT ==> 4
MIG: 09:21:02 :  Invalid Param: C1_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C1_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:02 :  Invalid Param: C1_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C1_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:02 :  Invalid Param: C1_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:02 :  Invalid Param: C1_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C1_MMCM_VCO ==> 800
MIG: 09:21:02 :  Invalid Param: C1_MMCM_MULT_F ==> 4
MIG: 09:21:02 :  Invalid Param: C1_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C1_tCKE ==> 5000
MIG: 09:21:02 :  Invalid Param: C1_tFAW ==> 27000
MIG: 09:21:02 :  Invalid Param: C1_tPRDI ==> 1_000_000
MIG: 09:21:02 :  Invalid Param: C1_tRAS ==> 34000
MIG: 09:21:02 :  Invalid Param: C1_tRCD ==> 13910
MIG: 09:21:02 :  Invalid Param: C1_tREFI ==> 7800000
MIG: 09:21:02 :  Invalid Param: C1_tRFC ==> 260000
MIG: 09:21:02 :  Invalid Param: C1_tRP ==> 13910
MIG: 09:21:02 :  Invalid Param: C1_tRRD ==> 5000
MIG: 09:21:02 :  Invalid Param: C1_tRTP ==> 7500
MIG: 09:21:02 :  Invalid Param: C1_tWTR ==> 7500
MIG: 09:21:02 :  Invalid Param: C1_tZQI ==> 128_000_000
MIG: 09:21:02 :  Invalid Param: C1_tZQCS ==> 64
MIG: 09:21:02 :  Invalid Param: C1_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_SIMULATION ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C1_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:02 :  Invalid Param: C1_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:02 :  Invalid Param: C1_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C1_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:02 :  Invalid Param: C1_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:02 :  Invalid Param: C1_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:02 :  Invalid Param: C1_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:02 :  Invalid Param: C1_CAS_MAP ==> 12'h020
MIG: 09:21:02 :  Invalid Param: C1_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:02 :  Invalid Param: C1_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:02 :  Invalid Param: C1_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:02 :  Invalid Param: C1_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:02 :  Invalid Param: C1_PARITY_MAP ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C1_RAS_MAP ==> 12'h021
MIG: 09:21:02 :  Invalid Param: C1_WE_MAP ==> 12'h01B
MIG: 09:21:02 :  Invalid Param: C1_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:02 :  Invalid Param: C1_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:02 :  Invalid Param: C1_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:02 :  Invalid Param: C1_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C1_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:02 :  Invalid Param: C1_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:02 :  Invalid Param: C1_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:02 :  Invalid Param: C1_BANK_TYPE ==> "HP_IO"
MIG: 09:21:02 :  Invalid Param: C1_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:02 :  Invalid Param: C1_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C1_USER_REFRESH ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_WRLVL ==> "ON"
MIG: 09:21:02 :  Invalid Param: C1_ORDERING ==> "NORM"
MIG: 09:21:02 :  Invalid Param: C1_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:02 :  Invalid Param: C1_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C1_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:02 :  Invalid Param: C1_TCQ ==> 100
MIG: 09:21:02 :  Invalid Param: C1_IDELAY_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_FINE_PER_BIT ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C1_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:02 :  Invalid Param: C1_tCK ==> 2500
MIG: 09:21:02 :  Invalid Param: C1_nCK_PER_CLK ==> 2
MIG: 09:21:02 :  Invalid Param: C1_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C1_DEBUG_PORT ==> OFF
MIG: 09:21:02 : 
MIG: 09:21:02 :  Invalid Param: C1_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 09:21:02 :  Invalid Param: C1_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_BANK_WIDTH ==> 3
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_CK_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_COL_WIDTH ==> 10
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_CS_WIDTH ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_nCS_PER_RANK ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_CKE_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DQ_CNT_WIDTH ==> 3
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DQ_PER_DM ==> 8
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_DM_WIDTH ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_DQ_WIDTH ==> 8
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_DQS_WIDTH ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_DQS_CNT_WIDTH ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DRAM_WIDTH ==> 8
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_ECC ==> OFF
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_DATA_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C2_ECC_TEST ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PAYLOAD_WIDTH ==> (C2_ECC_TEST == "OFF") ? C2_DATA_WIDTH : C2_DQ_WIDTH
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_nBANK_MACHS ==> 4
MIG: 09:21:02 :  Invalid Param: C2_DDR3_RANKS ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_ODT_WIDTH ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_ROW_WIDTH ==> 16
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_ADDR_WIDTH ==> 30
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_USE_CS_PORT ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_USE_DM_PORT ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_USE_ODT_PORT ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 09:21:02 :  Invalid Param: C2_DDR3_AL ==> "0"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_nAL ==> 0
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BURST_MODE ==> "8"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CL ==> 6
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CWL ==> 5
MIG: 09:21:02 :  Invalid Param: C2_DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_RTT_NOM ==> "60"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_RTT_WR ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_REG_CTRL ==> OFF
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CA_MIRROR ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CLKOUT3_DIVIDE ==> 4
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MMCM_VCO ==> 800
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MMCM_MULT_F ==> 4
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tCKE ==> 5000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tFAW ==> 27000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tPRDI ==> 1_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tRAS ==> 34000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tRCD ==> 13910
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tREFI ==> 7800000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tRFC ==> 260000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tRP ==> 13910
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tRRD ==> 5000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tRTP ==> 7500
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tWTR ==> 7500
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tZQI ==> 128_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tZQCS ==> 64
MIG: 09:21:02 :  Invalid Param: C2_DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_SIMULATION ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PHY_0_BITLANES ==> 48'h3FE_FFF_C30_2FF
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 09:21:02 :  Invalid Param: C2_DDR3_ADDR_MAP ==> 192'h039_038_037_036_035_034_033_032_031_029_028_027_026_02B_02A_025
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BANK_MAP ==> 36'h024_023_022
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CAS_MAP ==> 12'h020
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_015
MIG: 09:21:02 :  Invalid Param: C2_DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_014
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_01A
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PARITY_MAP ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_RAS_MAP ==> 12'h021
MIG: 09:21:02 :  Invalid Param: C2_DDR3_WE_MAP ==> 12'h01B
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA0_MAP ==> 96'h000_001_002_003_004_005_006_007
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA1_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_000_009
MIG: 09:21:02 :  Invalid Param: C2_DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:21:02 :  Invalid Param: C2_DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_BANK_TYPE ==> "HP_IO"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_USER_REFRESH ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_WRLVL ==> "ON"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_ORDERING ==> "NORM"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:21:02 :  Invalid Param: C2_DDR3_TCQ ==> 100
MIG: 09:21:02 :  Invalid Param: C2_DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_tCK ==> 2500
MIG: 09:21:02 : 2
MIG: 09:21:02 :  Valid Param: C2_DDR3_nCK_PER_CLK ==> 2
MIG: 09:21:02 :  Invalid Param: C2_DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:21:02 : 
MIG: 09:21:02 :  Valid Param: C2_DDR3_DEBUG_PORT ==> OFF
MIG: 09:21:02 : 
MIG: 09:21:02 :  Invalid Param: C2_DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 09:21:02 :  Invalid Param: C2_DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 09:21:02 :  Invalid Param: RST_ACT_LOW ==> 1
MIG: 09:21:02 : 
MIG: 09:21:02 : 
MIG: 09:21:02 : 
MIG: 09:21:02 : Same Interface
MIG: 09:21:02 : ################# RUNNING MIG BATCH ###################
MIG: 09:21:03 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0
MIG: 09:21:03 : synp_flow:  -- synthesis_mode: Other
MIG: 09:21:03 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 09:21:03 : vivado_mode: xpg_pa
MIG: 09:21:03 :  locked false  
MIG: 09:21:03 : HDL Language: Verilog
MIG: 09:21:03 : compInfo: false
MIG: 09:21:03 : Vivado Options xc7k325t ffg900 -2
MIG: 09:21:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:21:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:21:03 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:21:03 : I am in catch area
MIG: 09:21:03 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:21:15 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:21:15 : Component_Name: mig_7series_0
MIG: 09:21:15 : Moving mig_7series_0 ...
MIG: 09:21:16 : Moving mig_7series_0.veo ...
MIG: 09:21:16 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:21:19 : Running synthesis.xit
MIG: 09:21:19 : ################# RUNNING MIG BATCH ###################
MIG: 09:21:19 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0
MIG: 09:21:19 : synp_flow:  -- synthesis_mode: Other
MIG: 09:21:19 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 09:21:19 : vivado_mode: xpg_pa
MIG: 09:21:19 :  locked false  
MIG: 09:21:19 : HDL Language: Verilog
MIG: 09:21:19 : compInfo: false
MIG: 09:21:19 : Vivado Options xc7k325t ffg900 -2
MIG: 09:21:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:21:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:21:19 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:21:19 : I am in catch area
MIG: 09:21:19 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:21:32 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:21:32 : Component_Name: mig_7series_0
MIG: 09:21:32 : Moving mig_7series_0 ...
MIG: 09:21:32 : Moving mig_7series_0.veo ...
MIG: 09:21:32 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:21:32 : Running vlog_synth_rpr.xit
MIG: 09:21:32 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 09:21:32 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:21:32 : ERR:             <Pin PADName="AH6(SRCC_P)" Bank="34" name="c0_sys_clk_i" /> <==>             <Pin PADName="AH6" Bank="34" name="c0_sys_clk_i" /> 
MIG: 09:21:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:21:32 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0
MIG: 09:21:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:21:32 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 09:21:32 : vivado_mode: xpg_pa
MIG: 09:21:32 :  locked false  
MIG: 09:21:32 : HDL Language: Verilog
MIG: 09:21:32 : compInfo: false
MIG: 09:21:32 : Vivado Options xc7k325t ffg900 -2
MIG: 09:21:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:21:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:21:32 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:21:32 : I am in catch area
MIG: 09:21:32 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:21:45 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:21:45 : Component_Name: mig_7series_0
MIG: 09:21:45 : Moving mig_7series_0 ...
MIG: 09:21:45 : Moving mig_7series_0.veo ...
MIG: 09:21:45 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:21:46 : Running simulation.xit
MIG: 09:21:46 : ################# RUNNING MIG BATCH ###################
MIG: 09:21:46 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0
MIG: 09:21:46 : synp_flow:  -- synthesis_mode: Other
MIG: 09:21:46 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 09:21:46 : vivado_mode: xpg_pa
MIG: 09:21:46 :  locked false  
MIG: 09:21:46 : HDL Language: Verilog
MIG: 09:21:46 : compInfo: false
MIG: 09:21:46 : Vivado Options xc7k325t ffg900 -2
MIG: 09:21:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:21:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:21:46 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:21:46 : I am in catch area
MIG: 09:21:46 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:21:58 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:21:58 : Component_Name: mig_7series_0
MIG: 09:21:58 : Moving mig_7series_0 ...
MIG: 09:21:59 : Moving mig_7series_0.veo ...
MIG: 09:21:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:21:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:21:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 09:21:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:21:59 : ERR:             <Pin PADName="AH6(SRCC_P)" Bank="34" name="c0_sys_clk_i" /> <==>             <Pin PADName="AH6" Bank="34" name="c0_sys_clk_i" /> 
MIG: 09:21:59 : ################# RUNNING MIG BATCH ###################
MIG: 09:21:59 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0
MIG: 09:21:59 : synp_flow:  -- synthesis_mode: Other
MIG: 09:21:59 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 09:21:59 : vivado_mode: xpg_pa
MIG: 09:21:59 :  locked false  
MIG: 09:21:59 : HDL Language: Verilog
MIG: 09:21:59 : compInfo: false
MIG: 09:21:59 : Vivado Options xc7k325t ffg900 -2
MIG: 09:21:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:21:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:21:59 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:21:59 : I am in catch area
MIG: 09:21:59 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:22:11 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:22:11 : Component_Name: mig_7series_0
MIG: 09:22:11 : Moving mig_7series_0 ...
MIG: 09:22:12 : Moving mig_7series_0.veo ...
MIG: 09:22:12 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:22:12 : Running implementation.xit
MIG: 09:22:12 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 09:22:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 09:22:12 : ERR:             <Pin PADName="AH6(SRCC_P)" Bank="34" name="c0_sys_clk_i" /> <==>             <Pin PADName="AH6" Bank="34" name="c0_sys_clk_i" /> 
MIG: 09:22:12 : ################# RUNNING MIG BATCH ###################
MIG: 09:22:12 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0
MIG: 09:22:12 : synp_flow:  -- synthesis_mode: Other
MIG: 09:22:12 : outputDirectory: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 09:22:12 : vivado_mode: xpg_pa
MIG: 09:22:12 :  locked false  
MIG: 09:22:12 : HDL Language: Verilog
MIG: 09:22:12 : compInfo: false
MIG: 09:22:12 : Vivado Options xc7k325t ffg900 -2
MIG: 09:22:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:22:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:22:12 : xilinx_path: E:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:22:12 : I am in catch area
MIG: 09:22:12 : Running E:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 09:22:25 : XML_INPUT_FILE: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:22:25 : Component_Name: mig_7series_0
MIG: 09:22:25 : Moving mig_7series_0 ...
MIG: 09:22:25 : Moving mig_7series_0.veo ...
MIG: 09:22:25 : Moving mig_7series_0_xmdf.tcl ...
MIG: 09:35:01 : xml_input_file: mig_b.prj
MIG: 09:35:01 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 09:35:01 : xml_input_file: mig_b.prj
MIG: 09:35:01 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_04161945/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 10:30:16 : xml_input_file: mig_b.prj
MIG: 10:30:16 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_Code/Power_Analyzer_2018_5_16_from_jia/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 10:30:16 : xml_input_file: mig_b.prj
MIG: 10:30:16 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/Power_Analyzer_Code/Power_Analyzer_2018_5_16_from_jia/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:30:40 : xml_input_file: mig_b.prj
MIG: 11:30:40 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/PA_Code/PA_2018_5_31_X1/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:30:40 : xml_input_file: mig_b.prj
MIG: 11:30:40 : Absolute path of xml_input_file: d:/Jia_ShuLin_USER/NORMA_4000_project/PA_Code/PA_2018_5_31_X1/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:28:30 : xml_input_file: mig_b.prj
MIG: 21:28:30 : Absolute path of xml_input_file: d:/the_newest/PA_2018_6_28_X1_SIM/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 21:28:30 : xml_input_file: mig_b.prj
MIG: 21:28:30 : Absolute path of xml_input_file: d:/the_newest/PA_2018_6_28_X1_SIM/Power_Analyzer/Power_Analyzer.srcs/sources_1/ip/mig_7series_0/mig_b.prj
