# PCB Layout Guidelines for Power Circuits

This document explains component placement rules and PCB layout best practices for power supply circuits, covering both switching converters and linear regulators.

## Overview

Proper PCB layout is critical for power supply performance, efficiency, and reliability. **Switching converters and linear regulators have different layout requirements** due to their fundamentally different operating principles.

---

## Table of Contents

1. [Why Layout Matters](#why-layout-matters)
2. [Switching Converter Layout (Critical!)](#switching-converter-layout-critical)
3. [Linear Regulator Layout (Less Critical)](#linear-regulator-layout-less-critical)
4. [Comparison: Switching vs Linear](#comparison-switching-vs-linear)
5. [Thermal Considerations](#thermal-considerations)
6. [Common Mistakes](#common-mistakes)
7. [Practical Checklist](#practical-checklist)

---

## Why Layout Matters

### The Fundamental Difference

```
Switching Converter:
  â€¢ High-frequency operation (150kHz in our design)
  â€¢ High di/dt (current changes rapidly)
  â€¢ Creates voltage spikes from parasitic inductance
  â€¢ Radiates EMI if layout is poor
  â†’ CRITICAL layout requirements âš¡

Linear Regulator:
  â€¢ DC operation (no switching)
  â€¢ Low di/dt (current changes slowly)
  â€¢ No high-frequency switching noise
  â€¢ Main concern is stability, not EMI
  â†’ RELAXED layout requirements âœ…
```

### Parasitic Elements

All PCB traces have parasitic inductance and resistance:

```
Real PCB trace:
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  (what you draw)

    Reality:
    â”€â”€â”€â•«â•«â•«â”€â”€â”€â–­â”€  (L + R parasitic)
       â†‘    â†‘
    Inductance  Resistance
```

**Impact on circuits:**

```
Switching Converter:
  V_spike = L_parasitic Ã— di/dt

  Example with poor layout:
    L = 100nH (long trace)
    di/dt = 1A / 10ns (fast switching)
    V_spike = 10V! âš¡ Component damage risk

Linear Regulator:
  V_drop = R_parasitic Ã— I_DC

  Example:
    R = 10mÎ© (typical trace)
    I = 1A (DC current)
    V_drop = 10mV âœ… Negligible
```

**Conclusion:** Switching converters are **much more sensitive** to layout than linear regulators!

---

## Switching Converter Layout (Critical!)

### The "Hot Loop" Concept

The **hot loop** is the path with the highest frequency switching current. This loop MUST be minimized!

**For Buck Converter (Diagram2/3: +15V â†’ +13.5V / +7.5V):**

```
Hot Loop Path:

    VIN capacitor â”€â”€â†’ U2 internal switch â”€â”€â†’ OUT pin
         â†‘                                      â†“
         â”‚                               Switching Node
         â”‚                                      â†“
         â”‚                                   [  L  ]
         â”‚                                      â†“
         â”‚                                    VOUT
         â”‚                                      â†“
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ D (Diode) â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                          â†‘                     â†“
                          â””â”€â”€â”€â”€â”€â”€ GND â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Critical components in hot loop:
  â€¢ Input capacitor (C5, C6)
  â€¢ Diode (D1, D2)
  â€¢ IC OUT pin

âš ï¸ Minimize the area of this loop!
```

**For Inverting Buck-Boost (Diagram4: +15V â†’ -13.5V):**

```
Hot Loop Path:

    OUT pin (U4) â”€â”€â†’ D3 Cathode
         â”‚              â†“
         â”‚           D3 Anode
         â”‚              â†“
         â”‚         C11 (- terminal)
         â”‚              â†“
         â”‚         C11 (+ terminal)
         â”‚              â†“
         â””â”€â”€â”€â”€â”€â”€â”€â”€ System GND â”€â”€â”€â†’ (back to U4 GND)

Critical components in hot loop:
  â€¢ D3 (Schottky diode)
  â€¢ C11 (Output capacitor)
  â€¢ OUT pin to GND path

âš ï¸ This is the MOST CRITICAL loop in Diagram4!
```

### Component Placement Priority - Switching Converters

**CRITICAL (must be very close, &lt;5mm):**

| Component                    | Placement Rule          | Reason                            |
| ---------------------------- | ----------------------- | --------------------------------- |
| **High-freq decoupling cap** | &lt;5mm from IC VIN pin | Filters switching noise at source |
| **Catch diode**              | &lt;5mm from IC OUT pin | Part of hot loop, high di/dt      |
| **Output capacitor**         | &lt;5mm from diode      | Completes hot loop                |

**IMPORTANT (should be close, &lt;20mm):**

| Component          | Placement Rule        | Reason                         |
| ------------------ | --------------------- | ------------------------------ |
| **Inductor**       | &lt;20mm from OUT pin | Large component, needs space   |
| **Bulk input cap** | &lt;20mm from VIN pin | Lower frequency, less critical |

**MODERATE (can be farther, &lt;50mm):**

| Component                    | Placement Rule            | Reason                       |
| ---------------------------- | ------------------------- | ---------------------------- |
| **Feedback resistors**       | &lt;50mm from FB pin      | Low current, low frequency   |
| **Enable/ON-OFF components** | &lt;50mm from control pin | Digital signal, not critical |

### Switching Converter PCB Layout Example

**Good Layout (Diagram2: +15V â†’ +13.5V Buck):**

```
                [L1 Inductor]
                     â”‚
                     â”‚ ~10-20mm OK
                     â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ U2 (LM2596S)   â”‚                â”‚
    â”‚                â”‚                â”‚
    â”‚  VIN â—‹â”€C6â”€â”€â”€â”€â”€â”€â”˜                â”‚  C6 = 100nF ceramic
    â”‚      â—‹ C5                       â”‚  C5 = 100ÂµF electrolytic
    â”‚       <5mm!                     â”‚  â†‘ VERY close to VIN
    â”‚                                 â”‚
    â”‚  OUT â—‹â•â•â•â•â•â•â•â•â•â—‹ D1             â”‚  â† VERY SHORT (~5mm)
    â”‚       <5mm!  Cathode            â”‚     Part of hot loop!
    â”‚                 â”‚               â”‚
    â”‚                Anode            â”‚
    â”‚                 â”‚               â”‚
    â”‚  GND â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚                 â”‚               â”‚
    â”‚   FB â—‹          â”‚               â”‚
    â”‚      â—‹ R1/R2    â”‚               â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
                  [C3 470ÂµF]  â† Output cap
                      â”‚        (10-20mm from D1 OK)
                 â•â•â•â•â•â•ªâ•â•â•â•â•
                     GND

Layout priorities:
  1. C6 (100nF) RIGHT next to VIN pin (<5mm) âœ…
  2. D1 cathode to OUT pin VERY short (<5mm) âœ…
  3. Minimize hot loop area âœ…
  4. Wide GND connections âœ…
```

**Good Layout (Diagram4: +15V â†’ -13.5V Inverting Buck-Boost):**

```
    [L3 Inductor]
         â”‚
         â”‚ ~10-20mm OK
         â”‚
         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ System GND (0V)
         â”‚
    â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    â”‚ U4          â”‚
    â”‚    â”‚ (LM2596S)   â”‚
    â”‚    â”‚             â”‚
    â”‚  VIN â—‹â”€C10â”€â”€â”€â”€â”€â”€â”€â”¤  C10 = 100nF ceramic
    â”‚      â—‹ C9        â”‚  C9 = 100ÂµF electrolytic
    â”‚       <5mm!      â”‚  â†‘ VERY close to VIN
    â”‚                  â”‚
    â”‚  OUT â—‹â•â•â•â—‹ D3    â”‚  â† CRITICAL: Very short! (<5mm)
    â”‚      <5mm! Cathode  Hot loop component
    â”‚             â”‚    â”‚
    â”‚          Anode   â”‚
    â”‚             â”‚    â”‚
    â”‚ ICGND â—‹â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤  IC GND at -13.5V
    â”‚             â”‚    â”‚  (Bootstrapped)
    â”‚             â”‚    â”‚
    â”‚   FB â—‹      â”‚    â”‚
    â”‚      â—‹ R5/R6â”‚    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”˜
                  â”‚
              [C11 470ÂµF]  â† CRITICAL: <5mm from D3!
                  â”‚           Completes hot loop
             â•â•â•â•â•â•ªâ•â•â•â•â•
           System GND (0V)

Layout priorities:
  1. C10 (100nF) RIGHT next to VIN pin (<5mm) âœ…
  2. D3 cathode to OUT pin VERY short (<5mm) âœ…
  3. D3 anode to C11 VERY short (<5mm) âœ…
  4. Minimize hot loop: OUT â†’ D3 â†’ C11 â†’ GND âœ…
```

### Trace Width for Switching Converters

| Connection      | Current         | Min Width (1oz copper) | Recommended           |
| --------------- | --------------- | ---------------------- | --------------------- |
| VIN â†’ IC        | 2A avg, 4A peak | 1mm (40mil)            | 2mm (80mil)           |
| OUT â†’ Diode     | 3A peak         | 1.5mm (60mil)          | 2mm (80mil)           |
| Diode â†’ Cap     | 3A peak         | 1.5mm (60mil)          | 2mm (80mil)           |
| GND returns     | 3A avg          | 2mm (80mil)            | 3mm (120mil) or plane |
| Inductor traces | 3A avg          | 2mm (80mil)            | 2.5mm (100mil)        |
| Feedback        | &lt;1mA         | 0.25mm (10mil)         | 0.3mm (12mil)         |

**General rule:** Use **GND plane** on bottom layer for best performance!

---

## Linear Regulator Layout (Less Critical)

### Why Linear Regulators Are More Forgiving

```
Linear Regulator Operation:
  â€¢ No switching (DC pass-through)
  â€¢ Low di/dt (current changes slowly)
  â€¢ No high-frequency noise generation
  â€¢ Parasitic inductance doesn't cause spikes

Main concerns:
  1. Stability (prevent oscillation)
  2. Thermal management (heat dissipation)
  3. Low output impedance (good load regulation)
```

### Capacitor Placement for Linear Regulators

**For LM7812/LM7805/CJ7912 (Diagram5/6/7):**

```
Input Capacitors:
  â€¢ Ceramic (100-470nF): Should be close (<10-20mm)
  â€¢ Electrolytic (470ÂµF): Can be farther (<50mm)

Output Capacitors:
  â€¢ Ceramic (100nF): Should be close (<10-20mm)
  â€¢ Electrolytic (470ÂµF): Can be farther (<50mm)

Why close placement?
  â€¢ Prevents oscillation (stability)
  â€¢ Improves transient response
  â€¢ But NOT as critical as switching converters!
```

**Good Layout (Diagram5: +13.5V â†’ +12V, LM7812):**

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     +13.5V IN â”€â”€â”€â”€â”€â”¤1 IN      OUT 3â”œâ”€â”€â”€â”€â”€ +12V OUT
                    â”‚              â”‚
                C14 â—‹  U6 (L7812)  â—‹ C17
               470nFâ”‚              â”‚100nF
                    â”‚              â”‚
                C20 â—‹              â—‹ C21
               470ÂµFâ”‚   GND 2      â”‚470ÂµF
                    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
                          GND

Component distances:
  â€¢ C14 (ceramic): 10-20mm from IN pin âœ… OK
  â€¢ C20 (electrolytic): 20-50mm from IN pin âœ… OK
  â€¢ C17 (ceramic): 10-20mm from OUT pin âœ… OK
  â€¢ C21 (electrolytic): 20-50mm from OUT pin âœ… OK

Much more relaxed than switching converters!
```

### Linear Regulator Layout Priority

**IMPORTANT (should be reasonably close):**

| Component              | Placement Rule        | Reason                    |
| ---------------------- | --------------------- | ------------------------- |
| **Input ceramic cap**  | &lt;20mm from IN pin  | Stability, HF filtering   |
| **Output ceramic cap** | &lt;20mm from OUT pin | Stability, load transient |

**MODERATE (can be farther):**

| Component               | Placement Rule        | Reason                    |
| ----------------------- | --------------------- | ------------------------- |
| **Input electrolytic**  | &lt;50mm from IN pin  | Bulk capacitance, LF only |
| **Output electrolytic** | &lt;50mm from OUT pin | Bulk capacitance, LF only |

**LOW PRIORITY:**

| Component                 | Placement Rule | Reason                |
| ------------------------- | -------------- | --------------------- |
| **Status LED + resistor** | Anywhere       | Low current indicator |
| **Enable resistors**      | &lt;50mm       | Digital signal        |

### Why Linear Regulators Are Less Sensitive

**No high di/dt:**

```
Switching converter during turn-off:
  di/dt = 3A / 10ns = 300 MA/Âµs âš¡
  V_spike = 100nH Ã— 300MA/Âµs = 30V!

Linear regulator load step:
  di/dt = 1A / 1Âµs = 1 MA/Âµs âœ…
  V_spike = 100nH Ã— 1MA/Âµs = 0.1V

6 orders of magnitude difference!
```

**Frequency comparison:**

```
Switching converter:
  â€¢ Fundamental: 150kHz
  â€¢ Harmonics: up to 10MHz+
  â†’ Very sensitive to parasitic L/C

Linear regulator:
  â€¢ Fundamental: DC (0Hz)
  â€¢ Transients: 1-100kHz
  â†’ Much less sensitive to layout
```

---

## Comparison: Switching vs Linear

### Layout Sensitivity Comparison

| Aspect                    | Switching Converter      | Linear Regulator          |
| ------------------------- | ------------------------ | ------------------------- |
| **Critical hot loop**     | âœ… YES - must minimize   | âŒ NO - no switching loop |
| **Ceramic cap distance**  | &lt;5mm CRITICAL         | &lt;20mm OK               |
| **Diode placement**       | &lt;5mm CRITICAL         | N/A (no diode)            |
| **Electrolytic distance** | &lt;20mm important       | &lt;50mm OK               |
| **Trace inductance**      | CRITICAL (causes spikes) | Not critical              |
| **GND plane**             | Highly recommended       | Recommended               |
| **EMI concerns**          | HIGH (radiates if poor)  | LOW (DC only)             |
| **Layout difficulty**     | âš¡âš¡âš¡ DIFFICULT         | âœ… EASY                   |

### Visual Comparison

**Switching Converter - TIGHT layout required:**

```
    â”Œâ”€â”€â”€â”€â”€â”
    â”‚ IC  â”‚
    â”‚  â—‹â•â•â•ªâ• Diode     â† <5mm! CRITICAL
    â”‚  â—‹  â”‚            â† <5mm! CRITICAL
    â””â”€â”€â”¬â”€â”€â”˜
       â”‚
    [Cap]              â† <5mm! CRITICAL

Total critical area: ~1cmÂ²
```

**Linear Regulator - RELAXED layout OK:**

```
    â”Œâ”€â”€â”€â”€â”€â”
    â”‚ IC  â”‚
    â”‚  â—‹â”€â”€â”€â”€â”€â”€â”€â”€â—‹ Cap â† 1-2cm OK âœ…
    â”‚  â—‹â”€â”€â”€â”€â—‹ Cap     â† 2-5cm OK âœ…
    â””â”€â”€â”€â”€â”€â”˜

Total area: ~10cmÂ² (10Ã— larger OK!)
```

---

## Thermal Considerations

### Switching Converters

```
Heat Generation:
  â€¢ Switching losses in IC
  â€¢ Diode forward drop losses
  â€¢ Inductor copper + core losses

Typical efficiency: 85-90%
Power dissipation: ~10-15% of output power

For 18W output:
  Heat dissipated â‰ˆ 2-3W

Thermal strategy:
  âœ… Use thermal vias under IC
  âœ… Keep inductor away from heat-sensitive parts
  âœ… GND plane helps heat spreading
  âœ… Diode may need thermal relief
```

### Linear Regulators

```
Heat Generation:
  â€¢ (VIN - VOUT) Ã— IOUT = Power dissipated as heat!

Example (LM7812, Diagram5):
  VIN = 13.5V
  VOUT = 12V
  IOUT = 1.2A

  Heat = (13.5V - 12V) Ã— 1.2A = 1.8W âœ… Manageable

Example (LM7805, Diagram6):
  VIN = 7.5V
  VOUT = 5V
  IOUT = 0.5A

  Heat = (7.5V - 5V) Ã— 0.5A = 1.25W âœ… Manageable

Thermal strategy:
  âœ… Use large GND plane (heat sink)
  âœ… Thermal vias under IC tab
  âœ… Keep away from heat-sensitive parts
  âœ… Minimize VIN-VOUT differential (our design does this!)
```

**Why our two-stage design is smart:**

```
Single-stage design (bad):
  LM7812 directly from 15V:
    Heat = (15V - 12V) Ã— 1.2A = 3.6W âŒ Too hot!

Our two-stage design (good):
  Buck: 15V â†’ 13.5V (efficient, ~90%)
  LDO: 13.5V â†’ 12V (only 1.5V drop)
    Heat = (13.5V - 12V) Ã— 1.2A = 1.8W âœ… Half the heat!
```

### Thermal Via Placement

```
IC with thermal pad (GND):

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ â•”â•â•â•â•â•â•â•â•â•â•— â”‚  â† IC package
    â”‚ â•‘ Thermal â•‘ â”‚
    â”‚ â•‘   Pad   â•‘ â”‚  â† Exposed pad on bottom
    â”‚ â•šâ•â•â•â•â•â•â•â•â•â• â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚â”‚â”‚â”‚â”‚      â† Thermal vias (multiple!)
         â”‚â”‚â”‚â”‚â”‚         Connect to GND plane
    â•â•â•â•â•â•ªâ•â•â•â•ªâ•â•â•â•â•â• â† GND plane (bottom layer)
                        Acts as heatsink

Recommended:
  â€¢ 4-9 vias under thermal pad
  â€¢ Via diameter: 0.3-0.4mm
  â€¢ Space evenly
  â€¢ Connect to large copper area
```

---

## Common Mistakes

### Mistake 1: Long Hot Loop in Switching Converters âŒ

```
BAD Layout:
    â”Œâ”€â”€â”€â”€â”€â”
    â”‚ IC  â”‚
    â”‚  â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â† 10cm trace to diode âŒ
    â””â”€â”€â”€â”€â”€â”˜               â”‚
                       [Diode]
                          â”‚
                       [Cap] â”€â”€ GND

Problems:
  â€¢ High parasitic inductance â†’ voltage spikes
  â€¢ Large loop area â†’ EMI radiation
  â€¢ Poor efficiency

GOOD Layout:
    â”Œâ”€â”€â”€â”€â”€â”
    â”‚ IC  â”‚
    â”‚  â—‹â•â•ª Diode  â† <5mm âœ…
    â”‚  â—‹ â”‚        â† <5mm âœ…
    â””â”€â”€â”€â”€â”˜
       [Cap]

Benefits:
  â€¢ Minimal parasitic inductance
  â€¢ Small loop area
  â€¢ Low EMI
```

### Mistake 2: No High-Frequency Decoupling âŒ

```
BAD - Only bulk capacitor:
    â”Œâ”€â”€â”€â”€â”€â”
    â”‚ IC  â”‚
    â”‚ VIN â—‹â”€â”€â”€â”€â”€â”€â”€ C (100ÂµF only) â”€â”€ GND
    â””â”€â”€â”€â”€â”€â”˜
             â†‘
    Missing 100nF ceramic! âŒ

GOOD - Bulk + Ceramic:
    â”Œâ”€â”€â”€â”€â”€â”
    â”‚ IC  â”‚
    â”‚ VIN â—‹â”€â”¬â”€â”€â”€ C1 (100nF ceramic, <5mm) â”€â”€ GND
    â””â”€â”€â”€â”€â”€â”˜ â”‚
            â””â”€â”€â”€ C2 (100ÂµF electrolytic) â”€â”€ GND

Why both?
  â€¢ Ceramic (100nF): Filters HF switching noise (fast)
  â€¢ Electrolytic (100ÂµF): Provides bulk energy (slow)
```

### Mistake 3: Thin Traces for High Current âŒ

```
BAD - Thin trace:
    â”€â”€â”€â”€â”€ 0.5mm trace, 3A current âŒ

    â€¢ High resistance â†’ voltage drop
    â€¢ High temperature â†’ trace damage
    â€¢ Poor efficiency

GOOD - Wide trace:
    â•â•â•â•â•â• 2-3mm trace, 3A current âœ…

    â€¢ Low resistance
    â€¢ Low temperature
    â€¢ Better efficiency

Rule of thumb (1oz copper):
  â€¢ 1A: â‰¥ 0.5mm (20mil)
  â€¢ 2A: â‰¥ 1mm (40mil)
  â€¢ 3A: â‰¥ 2mm (80mil)
  â€¢ >3A: Use GND plane or polygon
```

### Mistake 4: Treating LDO Like Switching Converter âŒ

```
Waste of time:
  "I spent hours optimizing LDO layout to <1mm spacing!" âŒ

Reality:
  â€¢ LDO doesn't need ultra-tight layout
  â€¢ 10-20mm is perfectly fine
  â€¢ Focus effort on switching stages instead!

Better use of time:
  â€¢ Optimize switching converter hot loop âœ…
  â€¢ Ensure good thermal design âœ…
  â€¢ Double-check feedback network âœ…
```

### Mistake 5: Feedback Trace Near Switching Node âŒ

```
BAD Layout:
                Switching Node (noisy!)
                      â†“
    â”Œâ”€â”€â”€â”€â”€â”    OUT â—‹â•â•ªâ• Diode
    â”‚ IC  â”‚          â”‚
    â”‚  FB â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â† FB trace runs parallel âŒ
    â””â”€â”€â”€â”€â”€â”˜          â”‚     Picks up switching noise!

GOOD Layout:
                Switching Node
                      â†“
    â”Œâ”€â”€â”€â”€â”€â”    OUT â—‹â•â•ªâ• Diode
    â”‚ IC  â”‚          â”‚
    â”‚  FB â—‹          â”‚
    â””â”€â”€â”¬â”€â”€â”˜          â”‚
       â”‚             â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â† FB trace routes away âœ…
                           Avoids switching node
```

---

## Practical Checklist

### For Switching Converters (LM2596S)

**Layout Review:**

- [ ] High-frequency decoupling cap (100nF ceramic) &lt;5mm from VIN pin
- [ ] Catch diode cathode &lt;5mm from OUT pin
- [ ] Catch diode anode &lt;5mm from output capacitor
- [ ] Hot loop area minimized (&lt;1cmÂ²)
- [ ] Output capacitor has wide connection to GND
- [ ] Inductor within 20mm of OUT pin
- [ ] Feedback trace routed away from switching node
- [ ] No ground loops (use star or plane)

**Trace Widths:**

- [ ] VIN power trace â‰¥ 2mm (80mil)
- [ ] OUT to diode â‰¥ 2mm (80mil)
- [ ] Diode to capacitor â‰¥ 2mm (80mil)
- [ ] GND returns â‰¥ 3mm (120mil) or use plane
- [ ] Feedback traces â‰¥ 0.3mm (12mil)

**Thermal:**

- [ ] Thermal vias under IC (4-9 vias, 0.3-0.4mm diameter)
- [ ] Inductor has thermal relief or clearance
- [ ] GND plane on bottom layer for heat spreading

### For Linear Regulators (LM78xx/LM79xx)

**Layout Review:**

- [ ] Input ceramic cap &lt;20mm from IN pin (relaxed OK)
- [ ] Output ceramic cap &lt;20mm from OUT pin (relaxed OK)
- [ ] Input bulk cap &lt;50mm from IN pin
- [ ] Output bulk cap &lt;50mm from OUT pin
- [ ] GND connections short and wide

**Trace Widths:**

- [ ] IN power trace â‰¥ 2mm (80mil)
- [ ] OUT power trace â‰¥ 2mm (80mil)
- [ ] GND returns â‰¥ 2mm (80mil) or use plane

**Thermal:**

- [ ] Thermal vias under IC tab (4-9 vias)
- [ ] GND plane for heat spreading
- [ ] Check junction temperature calculations

---

## Summary

### Key Takeaways

**Switching Converters (Critical!):**

```
âœ… Hot loop must be &lt;5mm and &lt;1cmÂ² area
âœ… High-freq decoupling &lt;5mm from IC
âœ… Catch diode &lt;5mm from OUT pin
âœ… Wide GND connections
âœ… Use GND plane
âš¡ Layout makes or breaks the design!
```

**Linear Regulators (Relaxed):**

```
âœ… Ceramic caps &lt;20mm from IC (OK)
âœ… Electrolytic caps &lt;50mm from IC (OK)
âœ… Focus on thermal design
âœ… GND plane helpful but not critical
ğŸ˜Š Layout is much more forgiving!
```

### Design Philosophy

```
Our Two-Stage Architecture:

Stage 1 (Switching):
  â€¢ High efficiency (90%)
  â€¢ Sensitive to layout âš¡
  â†’ Spend TIME on layout!

Stage 2 (Linear):
  â€¢ Low noise
  â€¢ Relaxed layout âœ…
  â†’ Quick and easy!

Best of both worlds! âœ¨
```

---

## Related Documentation

- [Inductor Voltage Reversal](/docs/learning/inductor-voltage-reversal) - How switching converters work
- [Buck Converter Feedback](/docs/learning/buck-converter-feedback) - Feedback network design
- [Two-Stage DC-DC + LDO Architecture](/docs/learning/two-stage-dc-dc-ldo-architecture) - Why we use this approach
- [Linear Regulator Capacitors](/docs/learning/linear-regulator-capacitors) - Capacitor selection for LDOs

---

**Document created:** 2026-01-04
**Applies to:** All power circuits in zudo-pd project
**Reference circuits:** Diagram2, 3, 4 (switching), Diagram5, 6, 7 (linear)
