`include "B_GTM_DUAL_defines.vh"

reg [`GTM_DUAL_DATA_SZ-1:0] ATTR [0:`GTM_DUAL_ADDR_N-1];
reg [`GTM_DUAL__A_CFG_SZ-1:0] A_CFG_REG = A_CFG;
reg [`GTM_DUAL__A_SDM_DATA_CFG0_SZ-1:0] A_SDM_DATA_CFG0_REG = A_SDM_DATA_CFG0;
reg [`GTM_DUAL__A_SDM_DATA_CFG1_SZ-1:0] A_SDM_DATA_CFG1_REG = A_SDM_DATA_CFG1;
reg [`GTM_DUAL__BIAS_CFG0_SZ-1:0] BIAS_CFG0_REG = BIAS_CFG0;
reg [`GTM_DUAL__BIAS_CFG1_SZ-1:0] BIAS_CFG1_REG = BIAS_CFG1;
reg [`GTM_DUAL__BIAS_CFG2_SZ-1:0] BIAS_CFG2_REG = BIAS_CFG2;
reg [`GTM_DUAL__BIAS_CFG3_SZ-1:0] BIAS_CFG3_REG = BIAS_CFG3;
reg [`GTM_DUAL__BIAS_CFG4_SZ-1:0] BIAS_CFG4_REG = BIAS_CFG4;
reg [`GTM_DUAL__BIAS_CFG5_SZ-1:0] BIAS_CFG5_REG = BIAS_CFG5;
reg [`GTM_DUAL__BIAS_CFG6_SZ-1:0] BIAS_CFG6_REG = BIAS_CFG6;
reg [`GTM_DUAL__BIAS_CFG7_SZ-1:0] BIAS_CFG7_REG = BIAS_CFG7;
reg [`GTM_DUAL__CH0_A_CH_CFG0_SZ-1:0] CH0_A_CH_CFG0_REG = CH0_A_CH_CFG0;
reg [`GTM_DUAL__CH0_A_CH_CFG1_SZ-1:0] CH0_A_CH_CFG1_REG = CH0_A_CH_CFG1;
reg [`GTM_DUAL__CH0_A_CH_CFG2_SZ-1:0] CH0_A_CH_CFG2_REG = CH0_A_CH_CFG2;
reg [`GTM_DUAL__CH0_A_CH_CFG3_SZ-1:0] CH0_A_CH_CFG3_REG = CH0_A_CH_CFG3;
reg [`GTM_DUAL__CH0_A_CH_CFG4_SZ-1:0] CH0_A_CH_CFG4_REG = CH0_A_CH_CFG4;
reg [`GTM_DUAL__CH0_A_CH_CFG5_SZ-1:0] CH0_A_CH_CFG5_REG = CH0_A_CH_CFG5;
reg [`GTM_DUAL__CH0_A_CH_CFG6_SZ-1:0] CH0_A_CH_CFG6_REG = CH0_A_CH_CFG6;
reg [`GTM_DUAL__CH0_RST_LP_CFG0_SZ-1:0] CH0_RST_LP_CFG0_REG = CH0_RST_LP_CFG0;
reg [`GTM_DUAL__CH0_RST_LP_CFG1_SZ-1:0] CH0_RST_LP_CFG1_REG = CH0_RST_LP_CFG1;
reg [`GTM_DUAL__CH0_RST_LP_CFG2_SZ-1:0] CH0_RST_LP_CFG2_REG = CH0_RST_LP_CFG2;
reg [`GTM_DUAL__CH0_RST_LP_CFG3_SZ-1:0] CH0_RST_LP_CFG3_REG = CH0_RST_LP_CFG3;
reg [`GTM_DUAL__CH0_RST_LP_CFG4_SZ-1:0] CH0_RST_LP_CFG4_REG = CH0_RST_LP_CFG4;
reg [`GTM_DUAL__CH0_RST_LP_ID_CFG0_SZ-1:0] CH0_RST_LP_ID_CFG0_REG = CH0_RST_LP_ID_CFG0;
reg [`GTM_DUAL__CH0_RST_LP_ID_CFG1_SZ-1:0] CH0_RST_LP_ID_CFG1_REG = CH0_RST_LP_ID_CFG1;
reg [`GTM_DUAL__CH0_RST_TIME_CFG0_SZ-1:0] CH0_RST_TIME_CFG0_REG = CH0_RST_TIME_CFG0;
reg [`GTM_DUAL__CH0_RST_TIME_CFG1_SZ-1:0] CH0_RST_TIME_CFG1_REG = CH0_RST_TIME_CFG1;
reg [`GTM_DUAL__CH0_RST_TIME_CFG2_SZ-1:0] CH0_RST_TIME_CFG2_REG = CH0_RST_TIME_CFG2;
reg [`GTM_DUAL__CH0_RST_TIME_CFG3_SZ-1:0] CH0_RST_TIME_CFG3_REG = CH0_RST_TIME_CFG3;
reg [`GTM_DUAL__CH0_RST_TIME_CFG4_SZ-1:0] CH0_RST_TIME_CFG4_REG = CH0_RST_TIME_CFG4;
reg [`GTM_DUAL__CH0_RST_TIME_CFG5_SZ-1:0] CH0_RST_TIME_CFG5_REG = CH0_RST_TIME_CFG5;
reg [`GTM_DUAL__CH0_RST_TIME_CFG6_SZ-1:0] CH0_RST_TIME_CFG6_REG = CH0_RST_TIME_CFG6;
reg [`GTM_DUAL__CH0_RX_ADC_CFG0_SZ-1:0] CH0_RX_ADC_CFG0_REG = CH0_RX_ADC_CFG0;
reg [`GTM_DUAL__CH0_RX_ADC_CFG1_SZ-1:0] CH0_RX_ADC_CFG1_REG = CH0_RX_ADC_CFG1;
reg [`GTM_DUAL__CH0_RX_ANA_CFG0_SZ-1:0] CH0_RX_ANA_CFG0_REG = CH0_RX_ANA_CFG0;
reg [`GTM_DUAL__CH0_RX_ANA_CFG1_SZ-1:0] CH0_RX_ANA_CFG1_REG = CH0_RX_ANA_CFG1;
reg [`GTM_DUAL__CH0_RX_ANA_CFG2_SZ-1:0] CH0_RX_ANA_CFG2_REG = CH0_RX_ANA_CFG2;
reg [`GTM_DUAL__CH0_RX_APT_CFG0A_SZ-1:0] CH0_RX_APT_CFG0A_REG = CH0_RX_APT_CFG0A;
reg [`GTM_DUAL__CH0_RX_APT_CFG0B_SZ-1:0] CH0_RX_APT_CFG0B_REG = CH0_RX_APT_CFG0B;
reg [`GTM_DUAL__CH0_RX_APT_CFG10A_SZ-1:0] CH0_RX_APT_CFG10A_REG = CH0_RX_APT_CFG10A;
reg [`GTM_DUAL__CH0_RX_APT_CFG10B_SZ-1:0] CH0_RX_APT_CFG10B_REG = CH0_RX_APT_CFG10B;
reg [`GTM_DUAL__CH0_RX_APT_CFG11A_SZ-1:0] CH0_RX_APT_CFG11A_REG = CH0_RX_APT_CFG11A;
reg [`GTM_DUAL__CH0_RX_APT_CFG11B_SZ-1:0] CH0_RX_APT_CFG11B_REG = CH0_RX_APT_CFG11B;
reg [`GTM_DUAL__CH0_RX_APT_CFG12A_SZ-1:0] CH0_RX_APT_CFG12A_REG = CH0_RX_APT_CFG12A;
reg [`GTM_DUAL__CH0_RX_APT_CFG12B_SZ-1:0] CH0_RX_APT_CFG12B_REG = CH0_RX_APT_CFG12B;
reg [`GTM_DUAL__CH0_RX_APT_CFG13A_SZ-1:0] CH0_RX_APT_CFG13A_REG = CH0_RX_APT_CFG13A;
reg [`GTM_DUAL__CH0_RX_APT_CFG13B_SZ-1:0] CH0_RX_APT_CFG13B_REG = CH0_RX_APT_CFG13B;
reg [`GTM_DUAL__CH0_RX_APT_CFG14A_SZ-1:0] CH0_RX_APT_CFG14A_REG = CH0_RX_APT_CFG14A;
reg [`GTM_DUAL__CH0_RX_APT_CFG14B_SZ-1:0] CH0_RX_APT_CFG14B_REG = CH0_RX_APT_CFG14B;
reg [`GTM_DUAL__CH0_RX_APT_CFG15A_SZ-1:0] CH0_RX_APT_CFG15A_REG = CH0_RX_APT_CFG15A;
reg [`GTM_DUAL__CH0_RX_APT_CFG15B_SZ-1:0] CH0_RX_APT_CFG15B_REG = CH0_RX_APT_CFG15B;
reg [`GTM_DUAL__CH0_RX_APT_CFG16A_SZ-1:0] CH0_RX_APT_CFG16A_REG = CH0_RX_APT_CFG16A;
reg [`GTM_DUAL__CH0_RX_APT_CFG16B_SZ-1:0] CH0_RX_APT_CFG16B_REG = CH0_RX_APT_CFG16B;
reg [`GTM_DUAL__CH0_RX_APT_CFG17A_SZ-1:0] CH0_RX_APT_CFG17A_REG = CH0_RX_APT_CFG17A;
reg [`GTM_DUAL__CH0_RX_APT_CFG17B_SZ-1:0] CH0_RX_APT_CFG17B_REG = CH0_RX_APT_CFG17B;
reg [`GTM_DUAL__CH0_RX_APT_CFG18A_SZ-1:0] CH0_RX_APT_CFG18A_REG = CH0_RX_APT_CFG18A;
reg [`GTM_DUAL__CH0_RX_APT_CFG18B_SZ-1:0] CH0_RX_APT_CFG18B_REG = CH0_RX_APT_CFG18B;
reg [`GTM_DUAL__CH0_RX_APT_CFG19A_SZ-1:0] CH0_RX_APT_CFG19A_REG = CH0_RX_APT_CFG19A;
reg [`GTM_DUAL__CH0_RX_APT_CFG19B_SZ-1:0] CH0_RX_APT_CFG19B_REG = CH0_RX_APT_CFG19B;
reg [`GTM_DUAL__CH0_RX_APT_CFG1A_SZ-1:0] CH0_RX_APT_CFG1A_REG = CH0_RX_APT_CFG1A;
reg [`GTM_DUAL__CH0_RX_APT_CFG1B_SZ-1:0] CH0_RX_APT_CFG1B_REG = CH0_RX_APT_CFG1B;
reg [`GTM_DUAL__CH0_RX_APT_CFG20A_SZ-1:0] CH0_RX_APT_CFG20A_REG = CH0_RX_APT_CFG20A;
reg [`GTM_DUAL__CH0_RX_APT_CFG20B_SZ-1:0] CH0_RX_APT_CFG20B_REG = CH0_RX_APT_CFG20B;
reg [`GTM_DUAL__CH0_RX_APT_CFG21A_SZ-1:0] CH0_RX_APT_CFG21A_REG = CH0_RX_APT_CFG21A;
reg [`GTM_DUAL__CH0_RX_APT_CFG21B_SZ-1:0] CH0_RX_APT_CFG21B_REG = CH0_RX_APT_CFG21B;
reg [`GTM_DUAL__CH0_RX_APT_CFG22A_SZ-1:0] CH0_RX_APT_CFG22A_REG = CH0_RX_APT_CFG22A;
reg [`GTM_DUAL__CH0_RX_APT_CFG22B_SZ-1:0] CH0_RX_APT_CFG22B_REG = CH0_RX_APT_CFG22B;
reg [`GTM_DUAL__CH0_RX_APT_CFG23A_SZ-1:0] CH0_RX_APT_CFG23A_REG = CH0_RX_APT_CFG23A;
reg [`GTM_DUAL__CH0_RX_APT_CFG23B_SZ-1:0] CH0_RX_APT_CFG23B_REG = CH0_RX_APT_CFG23B;
reg [`GTM_DUAL__CH0_RX_APT_CFG24A_SZ-1:0] CH0_RX_APT_CFG24A_REG = CH0_RX_APT_CFG24A;
reg [`GTM_DUAL__CH0_RX_APT_CFG24B_SZ-1:0] CH0_RX_APT_CFG24B_REG = CH0_RX_APT_CFG24B;
reg [`GTM_DUAL__CH0_RX_APT_CFG25A_SZ-1:0] CH0_RX_APT_CFG25A_REG = CH0_RX_APT_CFG25A;
reg [`GTM_DUAL__CH0_RX_APT_CFG25B_SZ-1:0] CH0_RX_APT_CFG25B_REG = CH0_RX_APT_CFG25B;
reg [`GTM_DUAL__CH0_RX_APT_CFG26A_SZ-1:0] CH0_RX_APT_CFG26A_REG = CH0_RX_APT_CFG26A;
reg [`GTM_DUAL__CH0_RX_APT_CFG26B_SZ-1:0] CH0_RX_APT_CFG26B_REG = CH0_RX_APT_CFG26B;
reg [`GTM_DUAL__CH0_RX_APT_CFG27A_SZ-1:0] CH0_RX_APT_CFG27A_REG = CH0_RX_APT_CFG27A;
reg [`GTM_DUAL__CH0_RX_APT_CFG27B_SZ-1:0] CH0_RX_APT_CFG27B_REG = CH0_RX_APT_CFG27B;
reg [`GTM_DUAL__CH0_RX_APT_CFG28A_SZ-1:0] CH0_RX_APT_CFG28A_REG = CH0_RX_APT_CFG28A;
reg [`GTM_DUAL__CH0_RX_APT_CFG28B_SZ-1:0] CH0_RX_APT_CFG28B_REG = CH0_RX_APT_CFG28B;
reg [`GTM_DUAL__CH0_RX_APT_CFG2A_SZ-1:0] CH0_RX_APT_CFG2A_REG = CH0_RX_APT_CFG2A;
reg [`GTM_DUAL__CH0_RX_APT_CFG2B_SZ-1:0] CH0_RX_APT_CFG2B_REG = CH0_RX_APT_CFG2B;
reg [`GTM_DUAL__CH0_RX_APT_CFG3A_SZ-1:0] CH0_RX_APT_CFG3A_REG = CH0_RX_APT_CFG3A;
reg [`GTM_DUAL__CH0_RX_APT_CFG3B_SZ-1:0] CH0_RX_APT_CFG3B_REG = CH0_RX_APT_CFG3B;
reg [`GTM_DUAL__CH0_RX_APT_CFG4A_SZ-1:0] CH0_RX_APT_CFG4A_REG = CH0_RX_APT_CFG4A;
reg [`GTM_DUAL__CH0_RX_APT_CFG4B_SZ-1:0] CH0_RX_APT_CFG4B_REG = CH0_RX_APT_CFG4B;
reg [`GTM_DUAL__CH0_RX_APT_CFG5A_SZ-1:0] CH0_RX_APT_CFG5A_REG = CH0_RX_APT_CFG5A;
reg [`GTM_DUAL__CH0_RX_APT_CFG5B_SZ-1:0] CH0_RX_APT_CFG5B_REG = CH0_RX_APT_CFG5B;
reg [`GTM_DUAL__CH0_RX_APT_CFG6A_SZ-1:0] CH0_RX_APT_CFG6A_REG = CH0_RX_APT_CFG6A;
reg [`GTM_DUAL__CH0_RX_APT_CFG6B_SZ-1:0] CH0_RX_APT_CFG6B_REG = CH0_RX_APT_CFG6B;
reg [`GTM_DUAL__CH0_RX_APT_CFG7A_SZ-1:0] CH0_RX_APT_CFG7A_REG = CH0_RX_APT_CFG7A;
reg [`GTM_DUAL__CH0_RX_APT_CFG7B_SZ-1:0] CH0_RX_APT_CFG7B_REG = CH0_RX_APT_CFG7B;
reg [`GTM_DUAL__CH0_RX_APT_CFG8A_SZ-1:0] CH0_RX_APT_CFG8A_REG = CH0_RX_APT_CFG8A;
reg [`GTM_DUAL__CH0_RX_APT_CFG8B_SZ-1:0] CH0_RX_APT_CFG8B_REG = CH0_RX_APT_CFG8B;
reg [`GTM_DUAL__CH0_RX_APT_CFG9A_SZ-1:0] CH0_RX_APT_CFG9A_REG = CH0_RX_APT_CFG9A;
reg [`GTM_DUAL__CH0_RX_APT_CFG9B_SZ-1:0] CH0_RX_APT_CFG9B_REG = CH0_RX_APT_CFG9B;
reg [`GTM_DUAL__CH0_RX_APT_CTRL_CFG2_SZ-1:0] CH0_RX_APT_CTRL_CFG2_REG = CH0_RX_APT_CTRL_CFG2;
reg [`GTM_DUAL__CH0_RX_APT_CTRL_CFG3_SZ-1:0] CH0_RX_APT_CTRL_CFG3_REG = CH0_RX_APT_CTRL_CFG3;
reg [`GTM_DUAL__CH0_RX_CAL_CFG0A_SZ-1:0] CH0_RX_CAL_CFG0A_REG = CH0_RX_CAL_CFG0A;
reg [`GTM_DUAL__CH0_RX_CAL_CFG0B_SZ-1:0] CH0_RX_CAL_CFG0B_REG = CH0_RX_CAL_CFG0B;
reg [`GTM_DUAL__CH0_RX_CAL_CFG1A_SZ-1:0] CH0_RX_CAL_CFG1A_REG = CH0_RX_CAL_CFG1A;
reg [`GTM_DUAL__CH0_RX_CAL_CFG1B_SZ-1:0] CH0_RX_CAL_CFG1B_REG = CH0_RX_CAL_CFG1B;
reg [`GTM_DUAL__CH0_RX_CAL_CFG2A_SZ-1:0] CH0_RX_CAL_CFG2A_REG = CH0_RX_CAL_CFG2A;
reg [`GTM_DUAL__CH0_RX_CAL_CFG2B_SZ-1:0] CH0_RX_CAL_CFG2B_REG = CH0_RX_CAL_CFG2B;
reg [`GTM_DUAL__CH0_RX_CDR_CFG0A_SZ-1:0] CH0_RX_CDR_CFG0A_REG = CH0_RX_CDR_CFG0A;
reg [`GTM_DUAL__CH0_RX_CDR_CFG0B_SZ-1:0] CH0_RX_CDR_CFG0B_REG = CH0_RX_CDR_CFG0B;
reg [`GTM_DUAL__CH0_RX_CDR_CFG1A_SZ-1:0] CH0_RX_CDR_CFG1A_REG = CH0_RX_CDR_CFG1A;
reg [`GTM_DUAL__CH0_RX_CDR_CFG1B_SZ-1:0] CH0_RX_CDR_CFG1B_REG = CH0_RX_CDR_CFG1B;
reg [`GTM_DUAL__CH0_RX_CDR_CFG2A_SZ-1:0] CH0_RX_CDR_CFG2A_REG = CH0_RX_CDR_CFG2A;
reg [`GTM_DUAL__CH0_RX_CDR_CFG2B_SZ-1:0] CH0_RX_CDR_CFG2B_REG = CH0_RX_CDR_CFG2B;
reg [`GTM_DUAL__CH0_RX_CDR_CFG3A_SZ-1:0] CH0_RX_CDR_CFG3A_REG = CH0_RX_CDR_CFG3A;
reg [`GTM_DUAL__CH0_RX_CDR_CFG3B_SZ-1:0] CH0_RX_CDR_CFG3B_REG = CH0_RX_CDR_CFG3B;
reg [`GTM_DUAL__CH0_RX_CDR_CFG4A_SZ-1:0] CH0_RX_CDR_CFG4A_REG = CH0_RX_CDR_CFG4A;
reg [`GTM_DUAL__CH0_RX_CDR_CFG4B_SZ-1:0] CH0_RX_CDR_CFG4B_REG = CH0_RX_CDR_CFG4B;
reg [`GTM_DUAL__CH0_RX_CLKGN_CFG0_SZ-1:0] CH0_RX_CLKGN_CFG0_REG = CH0_RX_CLKGN_CFG0;
reg [`GTM_DUAL__CH0_RX_CLKGN_CFG1_SZ-1:0] CH0_RX_CLKGN_CFG1_REG = CH0_RX_CLKGN_CFG1;
reg [`GTM_DUAL__CH0_RX_CTLE_CFG0_SZ-1:0] CH0_RX_CTLE_CFG0_REG = CH0_RX_CTLE_CFG0;
reg [`GTM_DUAL__CH0_RX_CTLE_CFG1_SZ-1:0] CH0_RX_CTLE_CFG1_REG = CH0_RX_CTLE_CFG1;
reg [`GTM_DUAL__CH0_RX_CTLE_CFG2_SZ-1:0] CH0_RX_CTLE_CFG2_REG = CH0_RX_CTLE_CFG2;
reg [`GTM_DUAL__CH0_RX_CTLE_CFG3_SZ-1:0] CH0_RX_CTLE_CFG3_REG = CH0_RX_CTLE_CFG3;
reg [`GTM_DUAL__CH0_RX_DSP_CFG_SZ-1:0] CH0_RX_DSP_CFG_REG = CH0_RX_DSP_CFG;
reg [`GTM_DUAL__CH0_RX_MON_CFG_SZ-1:0] CH0_RX_MON_CFG_REG = CH0_RX_MON_CFG;
reg [`GTM_DUAL__CH0_RX_PAD_CFG0_SZ-1:0] CH0_RX_PAD_CFG0_REG = CH0_RX_PAD_CFG0;
reg [`GTM_DUAL__CH0_RX_PAD_CFG1_SZ-1:0] CH0_RX_PAD_CFG1_REG = CH0_RX_PAD_CFG1;
reg [`GTM_DUAL__CH0_RX_PCS_CFG0_SZ-1:0] CH0_RX_PCS_CFG0_REG = CH0_RX_PCS_CFG0;
reg [`GTM_DUAL__CH0_RX_PCS_CFG1_SZ-1:0] CH0_RX_PCS_CFG1_REG = CH0_RX_PCS_CFG1;
reg [`GTM_DUAL__CH0_TX_ANA_CFG0_SZ-1:0] CH0_TX_ANA_CFG0_REG = CH0_TX_ANA_CFG0;
reg [`GTM_DUAL__CH0_TX_ANA_CFG1_SZ-1:0] CH0_TX_ANA_CFG1_REG = CH0_TX_ANA_CFG1;
reg [`GTM_DUAL__CH0_TX_ANA_CFG2_SZ-1:0] CH0_TX_ANA_CFG2_REG = CH0_TX_ANA_CFG2;
reg [`GTM_DUAL__CH0_TX_ANA_CFG3_SZ-1:0] CH0_TX_ANA_CFG3_REG = CH0_TX_ANA_CFG3;
reg [`GTM_DUAL__CH0_TX_ANA_CFG4_SZ-1:0] CH0_TX_ANA_CFG4_REG = CH0_TX_ANA_CFG4;
reg [`GTM_DUAL__CH0_TX_CAL_CFG0_SZ-1:0] CH0_TX_CAL_CFG0_REG = CH0_TX_CAL_CFG0;
reg [`GTM_DUAL__CH0_TX_CAL_CFG1_SZ-1:0] CH0_TX_CAL_CFG1_REG = CH0_TX_CAL_CFG1;
reg [`GTM_DUAL__CH0_TX_DRV_CFG0_SZ-1:0] CH0_TX_DRV_CFG0_REG = CH0_TX_DRV_CFG0;
reg [`GTM_DUAL__CH0_TX_DRV_CFG1_SZ-1:0] CH0_TX_DRV_CFG1_REG = CH0_TX_DRV_CFG1;
reg [`GTM_DUAL__CH0_TX_DRV_CFG2_SZ-1:0] CH0_TX_DRV_CFG2_REG = CH0_TX_DRV_CFG2;
reg [`GTM_DUAL__CH0_TX_DRV_CFG3_SZ-1:0] CH0_TX_DRV_CFG3_REG = CH0_TX_DRV_CFG3;
reg [`GTM_DUAL__CH0_TX_DRV_CFG4_SZ-1:0] CH0_TX_DRV_CFG4_REG = CH0_TX_DRV_CFG4;
reg [`GTM_DUAL__CH0_TX_DRV_CFG5_SZ-1:0] CH0_TX_DRV_CFG5_REG = CH0_TX_DRV_CFG5;
reg [`GTM_DUAL__CH0_TX_LPBK_CFG0_SZ-1:0] CH0_TX_LPBK_CFG0_REG = CH0_TX_LPBK_CFG0;
reg [`GTM_DUAL__CH0_TX_LPBK_CFG1_SZ-1:0] CH0_TX_LPBK_CFG1_REG = CH0_TX_LPBK_CFG1;
reg [`GTM_DUAL__CH0_TX_PCS_CFG0_SZ-1:0] CH0_TX_PCS_CFG0_REG = CH0_TX_PCS_CFG0;
reg [`GTM_DUAL__CH0_TX_PCS_CFG1_SZ-1:0] CH0_TX_PCS_CFG1_REG = CH0_TX_PCS_CFG1;
reg [`GTM_DUAL__CH0_TX_PCS_CFG10_SZ-1:0] CH0_TX_PCS_CFG10_REG = CH0_TX_PCS_CFG10;
reg [`GTM_DUAL__CH0_TX_PCS_CFG11_SZ-1:0] CH0_TX_PCS_CFG11_REG = CH0_TX_PCS_CFG11;
reg [`GTM_DUAL__CH0_TX_PCS_CFG12_SZ-1:0] CH0_TX_PCS_CFG12_REG = CH0_TX_PCS_CFG12;
reg [`GTM_DUAL__CH0_TX_PCS_CFG13_SZ-1:0] CH0_TX_PCS_CFG13_REG = CH0_TX_PCS_CFG13;
reg [`GTM_DUAL__CH0_TX_PCS_CFG14_SZ-1:0] CH0_TX_PCS_CFG14_REG = CH0_TX_PCS_CFG14;
reg [`GTM_DUAL__CH0_TX_PCS_CFG15_SZ-1:0] CH0_TX_PCS_CFG15_REG = CH0_TX_PCS_CFG15;
reg [`GTM_DUAL__CH0_TX_PCS_CFG16_SZ-1:0] CH0_TX_PCS_CFG16_REG = CH0_TX_PCS_CFG16;
reg [`GTM_DUAL__CH0_TX_PCS_CFG17_SZ-1:0] CH0_TX_PCS_CFG17_REG = CH0_TX_PCS_CFG17;
reg [`GTM_DUAL__CH0_TX_PCS_CFG2_SZ-1:0] CH0_TX_PCS_CFG2_REG = CH0_TX_PCS_CFG2;
reg [`GTM_DUAL__CH0_TX_PCS_CFG3_SZ-1:0] CH0_TX_PCS_CFG3_REG = CH0_TX_PCS_CFG3;
reg [`GTM_DUAL__CH0_TX_PCS_CFG4_SZ-1:0] CH0_TX_PCS_CFG4_REG = CH0_TX_PCS_CFG4;
reg [`GTM_DUAL__CH0_TX_PCS_CFG5_SZ-1:0] CH0_TX_PCS_CFG5_REG = CH0_TX_PCS_CFG5;
reg [`GTM_DUAL__CH0_TX_PCS_CFG6_SZ-1:0] CH0_TX_PCS_CFG6_REG = CH0_TX_PCS_CFG6;
reg [`GTM_DUAL__CH0_TX_PCS_CFG7_SZ-1:0] CH0_TX_PCS_CFG7_REG = CH0_TX_PCS_CFG7;
reg [`GTM_DUAL__CH0_TX_PCS_CFG8_SZ-1:0] CH0_TX_PCS_CFG8_REG = CH0_TX_PCS_CFG8;
reg [`GTM_DUAL__CH0_TX_PCS_CFG9_SZ-1:0] CH0_TX_PCS_CFG9_REG = CH0_TX_PCS_CFG9;
reg [`GTM_DUAL__CH1_A_CH_CFG0_SZ-1:0] CH1_A_CH_CFG0_REG = CH1_A_CH_CFG0;
reg [`GTM_DUAL__CH1_A_CH_CFG1_SZ-1:0] CH1_A_CH_CFG1_REG = CH1_A_CH_CFG1;
reg [`GTM_DUAL__CH1_A_CH_CFG2_SZ-1:0] CH1_A_CH_CFG2_REG = CH1_A_CH_CFG2;
reg [`GTM_DUAL__CH1_A_CH_CFG3_SZ-1:0] CH1_A_CH_CFG3_REG = CH1_A_CH_CFG3;
reg [`GTM_DUAL__CH1_A_CH_CFG4_SZ-1:0] CH1_A_CH_CFG4_REG = CH1_A_CH_CFG4;
reg [`GTM_DUAL__CH1_A_CH_CFG5_SZ-1:0] CH1_A_CH_CFG5_REG = CH1_A_CH_CFG5;
reg [`GTM_DUAL__CH1_A_CH_CFG6_SZ-1:0] CH1_A_CH_CFG6_REG = CH1_A_CH_CFG6;
reg [`GTM_DUAL__CH1_RST_LP_CFG0_SZ-1:0] CH1_RST_LP_CFG0_REG = CH1_RST_LP_CFG0;
reg [`GTM_DUAL__CH1_RST_LP_CFG1_SZ-1:0] CH1_RST_LP_CFG1_REG = CH1_RST_LP_CFG1;
reg [`GTM_DUAL__CH1_RST_LP_CFG2_SZ-1:0] CH1_RST_LP_CFG2_REG = CH1_RST_LP_CFG2;
reg [`GTM_DUAL__CH1_RST_LP_CFG3_SZ-1:0] CH1_RST_LP_CFG3_REG = CH1_RST_LP_CFG3;
reg [`GTM_DUAL__CH1_RST_LP_CFG4_SZ-1:0] CH1_RST_LP_CFG4_REG = CH1_RST_LP_CFG4;
reg [`GTM_DUAL__CH1_RST_LP_ID_CFG0_SZ-1:0] CH1_RST_LP_ID_CFG0_REG = CH1_RST_LP_ID_CFG0;
reg [`GTM_DUAL__CH1_RST_LP_ID_CFG1_SZ-1:0] CH1_RST_LP_ID_CFG1_REG = CH1_RST_LP_ID_CFG1;
reg [`GTM_DUAL__CH1_RST_TIME_CFG0_SZ-1:0] CH1_RST_TIME_CFG0_REG = CH1_RST_TIME_CFG0;
reg [`GTM_DUAL__CH1_RST_TIME_CFG1_SZ-1:0] CH1_RST_TIME_CFG1_REG = CH1_RST_TIME_CFG1;
reg [`GTM_DUAL__CH1_RST_TIME_CFG2_SZ-1:0] CH1_RST_TIME_CFG2_REG = CH1_RST_TIME_CFG2;
reg [`GTM_DUAL__CH1_RST_TIME_CFG3_SZ-1:0] CH1_RST_TIME_CFG3_REG = CH1_RST_TIME_CFG3;
reg [`GTM_DUAL__CH1_RST_TIME_CFG4_SZ-1:0] CH1_RST_TIME_CFG4_REG = CH1_RST_TIME_CFG4;
reg [`GTM_DUAL__CH1_RST_TIME_CFG5_SZ-1:0] CH1_RST_TIME_CFG5_REG = CH1_RST_TIME_CFG5;
reg [`GTM_DUAL__CH1_RST_TIME_CFG6_SZ-1:0] CH1_RST_TIME_CFG6_REG = CH1_RST_TIME_CFG6;
reg [`GTM_DUAL__CH1_RX_ADC_CFG0_SZ-1:0] CH1_RX_ADC_CFG0_REG = CH1_RX_ADC_CFG0;
reg [`GTM_DUAL__CH1_RX_ADC_CFG1_SZ-1:0] CH1_RX_ADC_CFG1_REG = CH1_RX_ADC_CFG1;
reg [`GTM_DUAL__CH1_RX_ANA_CFG0_SZ-1:0] CH1_RX_ANA_CFG0_REG = CH1_RX_ANA_CFG0;
reg [`GTM_DUAL__CH1_RX_ANA_CFG1_SZ-1:0] CH1_RX_ANA_CFG1_REG = CH1_RX_ANA_CFG1;
reg [`GTM_DUAL__CH1_RX_ANA_CFG2_SZ-1:0] CH1_RX_ANA_CFG2_REG = CH1_RX_ANA_CFG2;
reg [`GTM_DUAL__CH1_RX_APT_CFG0A_SZ-1:0] CH1_RX_APT_CFG0A_REG = CH1_RX_APT_CFG0A;
reg [`GTM_DUAL__CH1_RX_APT_CFG0B_SZ-1:0] CH1_RX_APT_CFG0B_REG = CH1_RX_APT_CFG0B;
reg [`GTM_DUAL__CH1_RX_APT_CFG10A_SZ-1:0] CH1_RX_APT_CFG10A_REG = CH1_RX_APT_CFG10A;
reg [`GTM_DUAL__CH1_RX_APT_CFG10B_SZ-1:0] CH1_RX_APT_CFG10B_REG = CH1_RX_APT_CFG10B;
reg [`GTM_DUAL__CH1_RX_APT_CFG11A_SZ-1:0] CH1_RX_APT_CFG11A_REG = CH1_RX_APT_CFG11A;
reg [`GTM_DUAL__CH1_RX_APT_CFG11B_SZ-1:0] CH1_RX_APT_CFG11B_REG = CH1_RX_APT_CFG11B;
reg [`GTM_DUAL__CH1_RX_APT_CFG12A_SZ-1:0] CH1_RX_APT_CFG12A_REG = CH1_RX_APT_CFG12A;
reg [`GTM_DUAL__CH1_RX_APT_CFG12B_SZ-1:0] CH1_RX_APT_CFG12B_REG = CH1_RX_APT_CFG12B;
reg [`GTM_DUAL__CH1_RX_APT_CFG13A_SZ-1:0] CH1_RX_APT_CFG13A_REG = CH1_RX_APT_CFG13A;
reg [`GTM_DUAL__CH1_RX_APT_CFG13B_SZ-1:0] CH1_RX_APT_CFG13B_REG = CH1_RX_APT_CFG13B;
reg [`GTM_DUAL__CH1_RX_APT_CFG14A_SZ-1:0] CH1_RX_APT_CFG14A_REG = CH1_RX_APT_CFG14A;
reg [`GTM_DUAL__CH1_RX_APT_CFG14B_SZ-1:0] CH1_RX_APT_CFG14B_REG = CH1_RX_APT_CFG14B;
reg [`GTM_DUAL__CH1_RX_APT_CFG15A_SZ-1:0] CH1_RX_APT_CFG15A_REG = CH1_RX_APT_CFG15A;
reg [`GTM_DUAL__CH1_RX_APT_CFG15B_SZ-1:0] CH1_RX_APT_CFG15B_REG = CH1_RX_APT_CFG15B;
reg [`GTM_DUAL__CH1_RX_APT_CFG16A_SZ-1:0] CH1_RX_APT_CFG16A_REG = CH1_RX_APT_CFG16A;
reg [`GTM_DUAL__CH1_RX_APT_CFG16B_SZ-1:0] CH1_RX_APT_CFG16B_REG = CH1_RX_APT_CFG16B;
reg [`GTM_DUAL__CH1_RX_APT_CFG17A_SZ-1:0] CH1_RX_APT_CFG17A_REG = CH1_RX_APT_CFG17A;
reg [`GTM_DUAL__CH1_RX_APT_CFG17B_SZ-1:0] CH1_RX_APT_CFG17B_REG = CH1_RX_APT_CFG17B;
reg [`GTM_DUAL__CH1_RX_APT_CFG18A_SZ-1:0] CH1_RX_APT_CFG18A_REG = CH1_RX_APT_CFG18A;
reg [`GTM_DUAL__CH1_RX_APT_CFG18B_SZ-1:0] CH1_RX_APT_CFG18B_REG = CH1_RX_APT_CFG18B;
reg [`GTM_DUAL__CH1_RX_APT_CFG19A_SZ-1:0] CH1_RX_APT_CFG19A_REG = CH1_RX_APT_CFG19A;
reg [`GTM_DUAL__CH1_RX_APT_CFG19B_SZ-1:0] CH1_RX_APT_CFG19B_REG = CH1_RX_APT_CFG19B;
reg [`GTM_DUAL__CH1_RX_APT_CFG1A_SZ-1:0] CH1_RX_APT_CFG1A_REG = CH1_RX_APT_CFG1A;
reg [`GTM_DUAL__CH1_RX_APT_CFG1B_SZ-1:0] CH1_RX_APT_CFG1B_REG = CH1_RX_APT_CFG1B;
reg [`GTM_DUAL__CH1_RX_APT_CFG20A_SZ-1:0] CH1_RX_APT_CFG20A_REG = CH1_RX_APT_CFG20A;
reg [`GTM_DUAL__CH1_RX_APT_CFG20B_SZ-1:0] CH1_RX_APT_CFG20B_REG = CH1_RX_APT_CFG20B;
reg [`GTM_DUAL__CH1_RX_APT_CFG21A_SZ-1:0] CH1_RX_APT_CFG21A_REG = CH1_RX_APT_CFG21A;
reg [`GTM_DUAL__CH1_RX_APT_CFG21B_SZ-1:0] CH1_RX_APT_CFG21B_REG = CH1_RX_APT_CFG21B;
reg [`GTM_DUAL__CH1_RX_APT_CFG22A_SZ-1:0] CH1_RX_APT_CFG22A_REG = CH1_RX_APT_CFG22A;
reg [`GTM_DUAL__CH1_RX_APT_CFG22B_SZ-1:0] CH1_RX_APT_CFG22B_REG = CH1_RX_APT_CFG22B;
reg [`GTM_DUAL__CH1_RX_APT_CFG23A_SZ-1:0] CH1_RX_APT_CFG23A_REG = CH1_RX_APT_CFG23A;
reg [`GTM_DUAL__CH1_RX_APT_CFG23B_SZ-1:0] CH1_RX_APT_CFG23B_REG = CH1_RX_APT_CFG23B;
reg [`GTM_DUAL__CH1_RX_APT_CFG24A_SZ-1:0] CH1_RX_APT_CFG24A_REG = CH1_RX_APT_CFG24A;
reg [`GTM_DUAL__CH1_RX_APT_CFG24B_SZ-1:0] CH1_RX_APT_CFG24B_REG = CH1_RX_APT_CFG24B;
reg [`GTM_DUAL__CH1_RX_APT_CFG25A_SZ-1:0] CH1_RX_APT_CFG25A_REG = CH1_RX_APT_CFG25A;
reg [`GTM_DUAL__CH1_RX_APT_CFG25B_SZ-1:0] CH1_RX_APT_CFG25B_REG = CH1_RX_APT_CFG25B;
reg [`GTM_DUAL__CH1_RX_APT_CFG26A_SZ-1:0] CH1_RX_APT_CFG26A_REG = CH1_RX_APT_CFG26A;
reg [`GTM_DUAL__CH1_RX_APT_CFG26B_SZ-1:0] CH1_RX_APT_CFG26B_REG = CH1_RX_APT_CFG26B;
reg [`GTM_DUAL__CH1_RX_APT_CFG27A_SZ-1:0] CH1_RX_APT_CFG27A_REG = CH1_RX_APT_CFG27A;
reg [`GTM_DUAL__CH1_RX_APT_CFG27B_SZ-1:0] CH1_RX_APT_CFG27B_REG = CH1_RX_APT_CFG27B;
reg [`GTM_DUAL__CH1_RX_APT_CFG28A_SZ-1:0] CH1_RX_APT_CFG28A_REG = CH1_RX_APT_CFG28A;
reg [`GTM_DUAL__CH1_RX_APT_CFG28B_SZ-1:0] CH1_RX_APT_CFG28B_REG = CH1_RX_APT_CFG28B;
reg [`GTM_DUAL__CH1_RX_APT_CFG2A_SZ-1:0] CH1_RX_APT_CFG2A_REG = CH1_RX_APT_CFG2A;
reg [`GTM_DUAL__CH1_RX_APT_CFG2B_SZ-1:0] CH1_RX_APT_CFG2B_REG = CH1_RX_APT_CFG2B;
reg [`GTM_DUAL__CH1_RX_APT_CFG3A_SZ-1:0] CH1_RX_APT_CFG3A_REG = CH1_RX_APT_CFG3A;
reg [`GTM_DUAL__CH1_RX_APT_CFG3B_SZ-1:0] CH1_RX_APT_CFG3B_REG = CH1_RX_APT_CFG3B;
reg [`GTM_DUAL__CH1_RX_APT_CFG4A_SZ-1:0] CH1_RX_APT_CFG4A_REG = CH1_RX_APT_CFG4A;
reg [`GTM_DUAL__CH1_RX_APT_CFG4B_SZ-1:0] CH1_RX_APT_CFG4B_REG = CH1_RX_APT_CFG4B;
reg [`GTM_DUAL__CH1_RX_APT_CFG5A_SZ-1:0] CH1_RX_APT_CFG5A_REG = CH1_RX_APT_CFG5A;
reg [`GTM_DUAL__CH1_RX_APT_CFG5B_SZ-1:0] CH1_RX_APT_CFG5B_REG = CH1_RX_APT_CFG5B;
reg [`GTM_DUAL__CH1_RX_APT_CFG6A_SZ-1:0] CH1_RX_APT_CFG6A_REG = CH1_RX_APT_CFG6A;
reg [`GTM_DUAL__CH1_RX_APT_CFG6B_SZ-1:0] CH1_RX_APT_CFG6B_REG = CH1_RX_APT_CFG6B;
reg [`GTM_DUAL__CH1_RX_APT_CFG7A_SZ-1:0] CH1_RX_APT_CFG7A_REG = CH1_RX_APT_CFG7A;
reg [`GTM_DUAL__CH1_RX_APT_CFG7B_SZ-1:0] CH1_RX_APT_CFG7B_REG = CH1_RX_APT_CFG7B;
reg [`GTM_DUAL__CH1_RX_APT_CFG8A_SZ-1:0] CH1_RX_APT_CFG8A_REG = CH1_RX_APT_CFG8A;
reg [`GTM_DUAL__CH1_RX_APT_CFG8B_SZ-1:0] CH1_RX_APT_CFG8B_REG = CH1_RX_APT_CFG8B;
reg [`GTM_DUAL__CH1_RX_APT_CFG9A_SZ-1:0] CH1_RX_APT_CFG9A_REG = CH1_RX_APT_CFG9A;
reg [`GTM_DUAL__CH1_RX_APT_CFG9B_SZ-1:0] CH1_RX_APT_CFG9B_REG = CH1_RX_APT_CFG9B;
reg [`GTM_DUAL__CH1_RX_APT_CTRL_CFG2_SZ-1:0] CH1_RX_APT_CTRL_CFG2_REG = CH1_RX_APT_CTRL_CFG2;
reg [`GTM_DUAL__CH1_RX_APT_CTRL_CFG3_SZ-1:0] CH1_RX_APT_CTRL_CFG3_REG = CH1_RX_APT_CTRL_CFG3;
reg [`GTM_DUAL__CH1_RX_CAL_CFG0A_SZ-1:0] CH1_RX_CAL_CFG0A_REG = CH1_RX_CAL_CFG0A;
reg [`GTM_DUAL__CH1_RX_CAL_CFG0B_SZ-1:0] CH1_RX_CAL_CFG0B_REG = CH1_RX_CAL_CFG0B;
reg [`GTM_DUAL__CH1_RX_CAL_CFG1A_SZ-1:0] CH1_RX_CAL_CFG1A_REG = CH1_RX_CAL_CFG1A;
reg [`GTM_DUAL__CH1_RX_CAL_CFG1B_SZ-1:0] CH1_RX_CAL_CFG1B_REG = CH1_RX_CAL_CFG1B;
reg [`GTM_DUAL__CH1_RX_CAL_CFG2A_SZ-1:0] CH1_RX_CAL_CFG2A_REG = CH1_RX_CAL_CFG2A;
reg [`GTM_DUAL__CH1_RX_CAL_CFG2B_SZ-1:0] CH1_RX_CAL_CFG2B_REG = CH1_RX_CAL_CFG2B;
reg [`GTM_DUAL__CH1_RX_CDR_CFG0A_SZ-1:0] CH1_RX_CDR_CFG0A_REG = CH1_RX_CDR_CFG0A;
reg [`GTM_DUAL__CH1_RX_CDR_CFG0B_SZ-1:0] CH1_RX_CDR_CFG0B_REG = CH1_RX_CDR_CFG0B;
reg [`GTM_DUAL__CH1_RX_CDR_CFG1A_SZ-1:0] CH1_RX_CDR_CFG1A_REG = CH1_RX_CDR_CFG1A;
reg [`GTM_DUAL__CH1_RX_CDR_CFG1B_SZ-1:0] CH1_RX_CDR_CFG1B_REG = CH1_RX_CDR_CFG1B;
reg [`GTM_DUAL__CH1_RX_CDR_CFG2A_SZ-1:0] CH1_RX_CDR_CFG2A_REG = CH1_RX_CDR_CFG2A;
reg [`GTM_DUAL__CH1_RX_CDR_CFG2B_SZ-1:0] CH1_RX_CDR_CFG2B_REG = CH1_RX_CDR_CFG2B;
reg [`GTM_DUAL__CH1_RX_CDR_CFG3A_SZ-1:0] CH1_RX_CDR_CFG3A_REG = CH1_RX_CDR_CFG3A;
reg [`GTM_DUAL__CH1_RX_CDR_CFG3B_SZ-1:0] CH1_RX_CDR_CFG3B_REG = CH1_RX_CDR_CFG3B;
reg [`GTM_DUAL__CH1_RX_CDR_CFG4A_SZ-1:0] CH1_RX_CDR_CFG4A_REG = CH1_RX_CDR_CFG4A;
reg [`GTM_DUAL__CH1_RX_CDR_CFG4B_SZ-1:0] CH1_RX_CDR_CFG4B_REG = CH1_RX_CDR_CFG4B;
reg [`GTM_DUAL__CH1_RX_CLKGN_CFG0_SZ-1:0] CH1_RX_CLKGN_CFG0_REG = CH1_RX_CLKGN_CFG0;
reg [`GTM_DUAL__CH1_RX_CLKGN_CFG1_SZ-1:0] CH1_RX_CLKGN_CFG1_REG = CH1_RX_CLKGN_CFG1;
reg [`GTM_DUAL__CH1_RX_CTLE_CFG0_SZ-1:0] CH1_RX_CTLE_CFG0_REG = CH1_RX_CTLE_CFG0;
reg [`GTM_DUAL__CH1_RX_CTLE_CFG1_SZ-1:0] CH1_RX_CTLE_CFG1_REG = CH1_RX_CTLE_CFG1;
reg [`GTM_DUAL__CH1_RX_CTLE_CFG2_SZ-1:0] CH1_RX_CTLE_CFG2_REG = CH1_RX_CTLE_CFG2;
reg [`GTM_DUAL__CH1_RX_CTLE_CFG3_SZ-1:0] CH1_RX_CTLE_CFG3_REG = CH1_RX_CTLE_CFG3;
reg [`GTM_DUAL__CH1_RX_DSP_CFG_SZ-1:0] CH1_RX_DSP_CFG_REG = CH1_RX_DSP_CFG;
reg [`GTM_DUAL__CH1_RX_MON_CFG_SZ-1:0] CH1_RX_MON_CFG_REG = CH1_RX_MON_CFG;
reg [`GTM_DUAL__CH1_RX_PAD_CFG0_SZ-1:0] CH1_RX_PAD_CFG0_REG = CH1_RX_PAD_CFG0;
reg [`GTM_DUAL__CH1_RX_PAD_CFG1_SZ-1:0] CH1_RX_PAD_CFG1_REG = CH1_RX_PAD_CFG1;
reg [`GTM_DUAL__CH1_RX_PCS_CFG0_SZ-1:0] CH1_RX_PCS_CFG0_REG = CH1_RX_PCS_CFG0;
reg [`GTM_DUAL__CH1_RX_PCS_CFG1_SZ-1:0] CH1_RX_PCS_CFG1_REG = CH1_RX_PCS_CFG1;
reg [`GTM_DUAL__CH1_TX_ANA_CFG0_SZ-1:0] CH1_TX_ANA_CFG0_REG = CH1_TX_ANA_CFG0;
reg [`GTM_DUAL__CH1_TX_ANA_CFG1_SZ-1:0] CH1_TX_ANA_CFG1_REG = CH1_TX_ANA_CFG1;
reg [`GTM_DUAL__CH1_TX_ANA_CFG2_SZ-1:0] CH1_TX_ANA_CFG2_REG = CH1_TX_ANA_CFG2;
reg [`GTM_DUAL__CH1_TX_ANA_CFG3_SZ-1:0] CH1_TX_ANA_CFG3_REG = CH1_TX_ANA_CFG3;
reg [`GTM_DUAL__CH1_TX_ANA_CFG4_SZ-1:0] CH1_TX_ANA_CFG4_REG = CH1_TX_ANA_CFG4;
reg [`GTM_DUAL__CH1_TX_CAL_CFG0_SZ-1:0] CH1_TX_CAL_CFG0_REG = CH1_TX_CAL_CFG0;
reg [`GTM_DUAL__CH1_TX_CAL_CFG1_SZ-1:0] CH1_TX_CAL_CFG1_REG = CH1_TX_CAL_CFG1;
reg [`GTM_DUAL__CH1_TX_DRV_CFG0_SZ-1:0] CH1_TX_DRV_CFG0_REG = CH1_TX_DRV_CFG0;
reg [`GTM_DUAL__CH1_TX_DRV_CFG1_SZ-1:0] CH1_TX_DRV_CFG1_REG = CH1_TX_DRV_CFG1;
reg [`GTM_DUAL__CH1_TX_DRV_CFG2_SZ-1:0] CH1_TX_DRV_CFG2_REG = CH1_TX_DRV_CFG2;
reg [`GTM_DUAL__CH1_TX_DRV_CFG3_SZ-1:0] CH1_TX_DRV_CFG3_REG = CH1_TX_DRV_CFG3;
reg [`GTM_DUAL__CH1_TX_DRV_CFG4_SZ-1:0] CH1_TX_DRV_CFG4_REG = CH1_TX_DRV_CFG4;
reg [`GTM_DUAL__CH1_TX_DRV_CFG5_SZ-1:0] CH1_TX_DRV_CFG5_REG = CH1_TX_DRV_CFG5;
reg [`GTM_DUAL__CH1_TX_LPBK_CFG0_SZ-1:0] CH1_TX_LPBK_CFG0_REG = CH1_TX_LPBK_CFG0;
reg [`GTM_DUAL__CH1_TX_LPBK_CFG1_SZ-1:0] CH1_TX_LPBK_CFG1_REG = CH1_TX_LPBK_CFG1;
reg [`GTM_DUAL__CH1_TX_PCS_CFG0_SZ-1:0] CH1_TX_PCS_CFG0_REG = CH1_TX_PCS_CFG0;
reg [`GTM_DUAL__CH1_TX_PCS_CFG1_SZ-1:0] CH1_TX_PCS_CFG1_REG = CH1_TX_PCS_CFG1;
reg [`GTM_DUAL__CH1_TX_PCS_CFG10_SZ-1:0] CH1_TX_PCS_CFG10_REG = CH1_TX_PCS_CFG10;
reg [`GTM_DUAL__CH1_TX_PCS_CFG11_SZ-1:0] CH1_TX_PCS_CFG11_REG = CH1_TX_PCS_CFG11;
reg [`GTM_DUAL__CH1_TX_PCS_CFG12_SZ-1:0] CH1_TX_PCS_CFG12_REG = CH1_TX_PCS_CFG12;
reg [`GTM_DUAL__CH1_TX_PCS_CFG13_SZ-1:0] CH1_TX_PCS_CFG13_REG = CH1_TX_PCS_CFG13;
reg [`GTM_DUAL__CH1_TX_PCS_CFG14_SZ-1:0] CH1_TX_PCS_CFG14_REG = CH1_TX_PCS_CFG14;
reg [`GTM_DUAL__CH1_TX_PCS_CFG15_SZ-1:0] CH1_TX_PCS_CFG15_REG = CH1_TX_PCS_CFG15;
reg [`GTM_DUAL__CH1_TX_PCS_CFG16_SZ-1:0] CH1_TX_PCS_CFG16_REG = CH1_TX_PCS_CFG16;
reg [`GTM_DUAL__CH1_TX_PCS_CFG17_SZ-1:0] CH1_TX_PCS_CFG17_REG = CH1_TX_PCS_CFG17;
reg [`GTM_DUAL__CH1_TX_PCS_CFG2_SZ-1:0] CH1_TX_PCS_CFG2_REG = CH1_TX_PCS_CFG2;
reg [`GTM_DUAL__CH1_TX_PCS_CFG3_SZ-1:0] CH1_TX_PCS_CFG3_REG = CH1_TX_PCS_CFG3;
reg [`GTM_DUAL__CH1_TX_PCS_CFG4_SZ-1:0] CH1_TX_PCS_CFG4_REG = CH1_TX_PCS_CFG4;
reg [`GTM_DUAL__CH1_TX_PCS_CFG5_SZ-1:0] CH1_TX_PCS_CFG5_REG = CH1_TX_PCS_CFG5;
reg [`GTM_DUAL__CH1_TX_PCS_CFG6_SZ-1:0] CH1_TX_PCS_CFG6_REG = CH1_TX_PCS_CFG6;
reg [`GTM_DUAL__CH1_TX_PCS_CFG7_SZ-1:0] CH1_TX_PCS_CFG7_REG = CH1_TX_PCS_CFG7;
reg [`GTM_DUAL__CH1_TX_PCS_CFG8_SZ-1:0] CH1_TX_PCS_CFG8_REG = CH1_TX_PCS_CFG8;
reg [`GTM_DUAL__CH1_TX_PCS_CFG9_SZ-1:0] CH1_TX_PCS_CFG9_REG = CH1_TX_PCS_CFG9;
real DATARATE_REG = DATARATE;
reg [`GTM_DUAL__DRPEN_CFG_SZ-1:0] DRPEN_CFG_REG = DRPEN_CFG;
reg [`GTM_DUAL__FEC_CFG0_SZ-1:0] FEC_CFG0_REG = FEC_CFG0;
reg [`GTM_DUAL__FEC_CFG1_SZ-1:0] FEC_CFG1_REG = FEC_CFG1;
reg [`GTM_DUAL__FEC_CFG10_SZ-1:0] FEC_CFG10_REG = FEC_CFG10;
reg [`GTM_DUAL__FEC_CFG11_SZ-1:0] FEC_CFG11_REG = FEC_CFG11;
reg [`GTM_DUAL__FEC_CFG12_SZ-1:0] FEC_CFG12_REG = FEC_CFG12;
reg [`GTM_DUAL__FEC_CFG13_SZ-1:0] FEC_CFG13_REG = FEC_CFG13;
reg [`GTM_DUAL__FEC_CFG14_SZ-1:0] FEC_CFG14_REG = FEC_CFG14;
reg [`GTM_DUAL__FEC_CFG15_SZ-1:0] FEC_CFG15_REG = FEC_CFG15;
reg [`GTM_DUAL__FEC_CFG16_SZ-1:0] FEC_CFG16_REG = FEC_CFG16;
reg [`GTM_DUAL__FEC_CFG17_SZ-1:0] FEC_CFG17_REG = FEC_CFG17;
reg [`GTM_DUAL__FEC_CFG18_SZ-1:0] FEC_CFG18_REG = FEC_CFG18;
reg [`GTM_DUAL__FEC_CFG19_SZ-1:0] FEC_CFG19_REG = FEC_CFG19;
reg [`GTM_DUAL__FEC_CFG2_SZ-1:0] FEC_CFG2_REG = FEC_CFG2;
reg [`GTM_DUAL__FEC_CFG20_SZ-1:0] FEC_CFG20_REG = FEC_CFG20;
reg [`GTM_DUAL__FEC_CFG21_SZ-1:0] FEC_CFG21_REG = FEC_CFG21;
reg [`GTM_DUAL__FEC_CFG22_SZ-1:0] FEC_CFG22_REG = FEC_CFG22;
reg [`GTM_DUAL__FEC_CFG23_SZ-1:0] FEC_CFG23_REG = FEC_CFG23;
reg [`GTM_DUAL__FEC_CFG24_SZ-1:0] FEC_CFG24_REG = FEC_CFG24;
reg [`GTM_DUAL__FEC_CFG25_SZ-1:0] FEC_CFG25_REG = FEC_CFG25;
reg [`GTM_DUAL__FEC_CFG26_SZ-1:0] FEC_CFG26_REG = FEC_CFG26;
reg [`GTM_DUAL__FEC_CFG27_SZ-1:0] FEC_CFG27_REG = FEC_CFG27;
reg [`GTM_DUAL__FEC_CFG3_SZ-1:0] FEC_CFG3_REG = FEC_CFG3;
reg [`GTM_DUAL__FEC_CFG4_SZ-1:0] FEC_CFG4_REG = FEC_CFG4;
reg [`GTM_DUAL__FEC_CFG5_SZ-1:0] FEC_CFG5_REG = FEC_CFG5;
reg [`GTM_DUAL__FEC_CFG6_SZ-1:0] FEC_CFG6_REG = FEC_CFG6;
reg [`GTM_DUAL__FEC_CFG7_SZ-1:0] FEC_CFG7_REG = FEC_CFG7;
reg [`GTM_DUAL__FEC_CFG8_SZ-1:0] FEC_CFG8_REG = FEC_CFG8;
reg [`GTM_DUAL__FEC_CFG9_SZ-1:0] FEC_CFG9_REG = FEC_CFG9;
reg [`GTM_DUAL__FEC_MODE_SZ:1] FEC_MODE_REG = FEC_MODE;
real INS_LOSS_NYQ_REG = INS_LOSS_NYQ;
reg [`GTM_DUAL__INTERFACE_WIDTH_SZ-1:0] INTERFACE_WIDTH_REG = INTERFACE_WIDTH;
reg [`GTM_DUAL__MODULATION_MODE_SZ:1] MODULATION_MODE_REG = MODULATION_MODE;
reg [`GTM_DUAL__PLL_CFG0_SZ-1:0] PLL_CFG0_REG = PLL_CFG0;
reg [`GTM_DUAL__PLL_CFG1_SZ-1:0] PLL_CFG1_REG = PLL_CFG1;
reg [`GTM_DUAL__PLL_CFG2_SZ-1:0] PLL_CFG2_REG = PLL_CFG2;
reg [`GTM_DUAL__PLL_CFG3_SZ-1:0] PLL_CFG3_REG = PLL_CFG3;
reg [`GTM_DUAL__PLL_CFG4_SZ-1:0] PLL_CFG4_REG = PLL_CFG4;
reg [`GTM_DUAL__PLL_CFG5_SZ-1:0] PLL_CFG5_REG = PLL_CFG5;
reg [`GTM_DUAL__PLL_CFG6_SZ-1:0] PLL_CFG6_REG = PLL_CFG6;
reg [`GTM_DUAL__PLL_CRS_CTRL_CFG0_SZ-1:0] PLL_CRS_CTRL_CFG0_REG = PLL_CRS_CTRL_CFG0;
reg [`GTM_DUAL__PLL_CRS_CTRL_CFG1_SZ-1:0] PLL_CRS_CTRL_CFG1_REG = PLL_CRS_CTRL_CFG1;
reg PLL_IPS_PIN_EN_REG = PLL_IPS_PIN_EN;
reg [`GTM_DUAL__PLL_IPS_REFCLK_SEL_SZ-1:0] PLL_IPS_REFCLK_SEL_REG = PLL_IPS_REFCLK_SEL;
reg RCALSAP_TESTEN_REG = RCALSAP_TESTEN;
reg RCAL_APROBE_REG = RCAL_APROBE;
reg [`GTM_DUAL__RST_CFG_SZ-1:0] RST_CFG_REG = RST_CFG;
reg [`GTM_DUAL__RST_PLL_CFG0_SZ-1:0] RST_PLL_CFG0_REG = RST_PLL_CFG0;
reg [`GTM_DUAL__SAP_CFG0_SZ-1:0] SAP_CFG0_REG = SAP_CFG0;
reg [`GTM_DUAL__SDM_CFG0_SZ-1:0] SDM_CFG0_REG = SDM_CFG0;
reg [`GTM_DUAL__SDM_CFG1_SZ-1:0] SDM_CFG1_REG = SDM_CFG1;
reg [`GTM_DUAL__SDM_CFG2_SZ-1:0] SDM_CFG2_REG = SDM_CFG2;
reg [`GTM_DUAL__SDM_SEED_CFG0_SZ-1:0] SDM_SEED_CFG0_REG = SDM_SEED_CFG0;
reg [`GTM_DUAL__SDM_SEED_CFG1_SZ-1:0] SDM_SEED_CFG1_REG = SDM_SEED_CFG1;
reg [`GTM_DUAL__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [`GTM_DUAL__SIM_RESET_SPEEDUP_SZ:1] SIM_RESET_SPEEDUP_REG = SIM_RESET_SPEEDUP;
reg [`GTM_DUAL__TX_AMPLITUDE_SWING_SZ-1:0] TX_AMPLITUDE_SWING_REG = TX_AMPLITUDE_SWING;

initial begin
  ATTR[`GTM_DUAL__A_CFG] = A_CFG;
  ATTR[`GTM_DUAL__A_SDM_DATA_CFG0] = A_SDM_DATA_CFG0;
  ATTR[`GTM_DUAL__A_SDM_DATA_CFG1] = A_SDM_DATA_CFG1;
  ATTR[`GTM_DUAL__BIAS_CFG0] = BIAS_CFG0;
  ATTR[`GTM_DUAL__BIAS_CFG1] = BIAS_CFG1;
  ATTR[`GTM_DUAL__BIAS_CFG2] = BIAS_CFG2;
  ATTR[`GTM_DUAL__BIAS_CFG3] = BIAS_CFG3;
  ATTR[`GTM_DUAL__BIAS_CFG4] = BIAS_CFG4;
  ATTR[`GTM_DUAL__BIAS_CFG5] = BIAS_CFG5;
  ATTR[`GTM_DUAL__BIAS_CFG6] = BIAS_CFG6;
  ATTR[`GTM_DUAL__BIAS_CFG7] = BIAS_CFG7;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG0] = CH0_A_CH_CFG0;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG1] = CH0_A_CH_CFG1;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG2] = CH0_A_CH_CFG2;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG3] = CH0_A_CH_CFG3;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG4] = CH0_A_CH_CFG4;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG5] = CH0_A_CH_CFG5;
  ATTR[`GTM_DUAL__CH0_A_CH_CFG6] = CH0_A_CH_CFG6;
  ATTR[`GTM_DUAL__CH0_RST_LP_CFG0] = CH0_RST_LP_CFG0;
  ATTR[`GTM_DUAL__CH0_RST_LP_CFG1] = CH0_RST_LP_CFG1;
  ATTR[`GTM_DUAL__CH0_RST_LP_CFG2] = CH0_RST_LP_CFG2;
  ATTR[`GTM_DUAL__CH0_RST_LP_CFG3] = CH0_RST_LP_CFG3;
  ATTR[`GTM_DUAL__CH0_RST_LP_CFG4] = CH0_RST_LP_CFG4;
  ATTR[`GTM_DUAL__CH0_RST_LP_ID_CFG0] = CH0_RST_LP_ID_CFG0;
  ATTR[`GTM_DUAL__CH0_RST_LP_ID_CFG1] = CH0_RST_LP_ID_CFG1;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG0] = CH0_RST_TIME_CFG0;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG1] = CH0_RST_TIME_CFG1;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG2] = CH0_RST_TIME_CFG2;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG3] = CH0_RST_TIME_CFG3;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG4] = CH0_RST_TIME_CFG4;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG5] = CH0_RST_TIME_CFG5;
  ATTR[`GTM_DUAL__CH0_RST_TIME_CFG6] = CH0_RST_TIME_CFG6;
  ATTR[`GTM_DUAL__CH0_RX_ADC_CFG0] = CH0_RX_ADC_CFG0;
  ATTR[`GTM_DUAL__CH0_RX_ADC_CFG1] = CH0_RX_ADC_CFG1;
  ATTR[`GTM_DUAL__CH0_RX_ANA_CFG0] = CH0_RX_ANA_CFG0;
  ATTR[`GTM_DUAL__CH0_RX_ANA_CFG1] = CH0_RX_ANA_CFG1;
  ATTR[`GTM_DUAL__CH0_RX_ANA_CFG2] = CH0_RX_ANA_CFG2;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG0A] = CH0_RX_APT_CFG0A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG0B] = CH0_RX_APT_CFG0B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG10A] = CH0_RX_APT_CFG10A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG10B] = CH0_RX_APT_CFG10B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG11A] = CH0_RX_APT_CFG11A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG11B] = CH0_RX_APT_CFG11B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG12A] = CH0_RX_APT_CFG12A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG12B] = CH0_RX_APT_CFG12B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG13A] = CH0_RX_APT_CFG13A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG13B] = CH0_RX_APT_CFG13B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG14A] = CH0_RX_APT_CFG14A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG14B] = CH0_RX_APT_CFG14B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG15A] = CH0_RX_APT_CFG15A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG15B] = CH0_RX_APT_CFG15B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG16A] = CH0_RX_APT_CFG16A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG16B] = CH0_RX_APT_CFG16B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG17A] = CH0_RX_APT_CFG17A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG17B] = CH0_RX_APT_CFG17B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG18A] = CH0_RX_APT_CFG18A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG18B] = CH0_RX_APT_CFG18B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG19A] = CH0_RX_APT_CFG19A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG19B] = CH0_RX_APT_CFG19B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG1A] = CH0_RX_APT_CFG1A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG1B] = CH0_RX_APT_CFG1B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG20A] = CH0_RX_APT_CFG20A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG20B] = CH0_RX_APT_CFG20B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG21A] = CH0_RX_APT_CFG21A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG21B] = CH0_RX_APT_CFG21B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG22A] = CH0_RX_APT_CFG22A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG22B] = CH0_RX_APT_CFG22B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG23A] = CH0_RX_APT_CFG23A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG23B] = CH0_RX_APT_CFG23B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG24A] = CH0_RX_APT_CFG24A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG24B] = CH0_RX_APT_CFG24B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG25A] = CH0_RX_APT_CFG25A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG25B] = CH0_RX_APT_CFG25B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG26A] = CH0_RX_APT_CFG26A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG26B] = CH0_RX_APT_CFG26B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG27A] = CH0_RX_APT_CFG27A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG27B] = CH0_RX_APT_CFG27B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG28A] = CH0_RX_APT_CFG28A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG28B] = CH0_RX_APT_CFG28B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG2A] = CH0_RX_APT_CFG2A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG2B] = CH0_RX_APT_CFG2B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG3A] = CH0_RX_APT_CFG3A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG3B] = CH0_RX_APT_CFG3B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG4A] = CH0_RX_APT_CFG4A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG4B] = CH0_RX_APT_CFG4B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG5A] = CH0_RX_APT_CFG5A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG5B] = CH0_RX_APT_CFG5B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG6A] = CH0_RX_APT_CFG6A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG6B] = CH0_RX_APT_CFG6B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG7A] = CH0_RX_APT_CFG7A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG7B] = CH0_RX_APT_CFG7B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG8A] = CH0_RX_APT_CFG8A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG8B] = CH0_RX_APT_CFG8B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG9A] = CH0_RX_APT_CFG9A;
  ATTR[`GTM_DUAL__CH0_RX_APT_CFG9B] = CH0_RX_APT_CFG9B;
  ATTR[`GTM_DUAL__CH0_RX_APT_CTRL_CFG2] = CH0_RX_APT_CTRL_CFG2;
  ATTR[`GTM_DUAL__CH0_RX_APT_CTRL_CFG3] = CH0_RX_APT_CTRL_CFG3;
  ATTR[`GTM_DUAL__CH0_RX_CAL_CFG0A] = CH0_RX_CAL_CFG0A;
  ATTR[`GTM_DUAL__CH0_RX_CAL_CFG0B] = CH0_RX_CAL_CFG0B;
  ATTR[`GTM_DUAL__CH0_RX_CAL_CFG1A] = CH0_RX_CAL_CFG1A;
  ATTR[`GTM_DUAL__CH0_RX_CAL_CFG1B] = CH0_RX_CAL_CFG1B;
  ATTR[`GTM_DUAL__CH0_RX_CAL_CFG2A] = CH0_RX_CAL_CFG2A;
  ATTR[`GTM_DUAL__CH0_RX_CAL_CFG2B] = CH0_RX_CAL_CFG2B;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG0A] = CH0_RX_CDR_CFG0A;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG0B] = CH0_RX_CDR_CFG0B;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG1A] = CH0_RX_CDR_CFG1A;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG1B] = CH0_RX_CDR_CFG1B;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG2A] = CH0_RX_CDR_CFG2A;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG2B] = CH0_RX_CDR_CFG2B;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG3A] = CH0_RX_CDR_CFG3A;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG3B] = CH0_RX_CDR_CFG3B;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG4A] = CH0_RX_CDR_CFG4A;
  ATTR[`GTM_DUAL__CH0_RX_CDR_CFG4B] = CH0_RX_CDR_CFG4B;
  ATTR[`GTM_DUAL__CH0_RX_CLKGN_CFG0] = CH0_RX_CLKGN_CFG0;
  ATTR[`GTM_DUAL__CH0_RX_CLKGN_CFG1] = CH0_RX_CLKGN_CFG1;
  ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG0] = CH0_RX_CTLE_CFG0;
  ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG1] = CH0_RX_CTLE_CFG1;
  ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG2] = CH0_RX_CTLE_CFG2;
  ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG3] = CH0_RX_CTLE_CFG3;
  ATTR[`GTM_DUAL__CH0_RX_DSP_CFG] = CH0_RX_DSP_CFG;
  ATTR[`GTM_DUAL__CH0_RX_MON_CFG] = CH0_RX_MON_CFG;
  ATTR[`GTM_DUAL__CH0_RX_PAD_CFG0] = CH0_RX_PAD_CFG0;
  ATTR[`GTM_DUAL__CH0_RX_PAD_CFG1] = CH0_RX_PAD_CFG1;
  ATTR[`GTM_DUAL__CH0_RX_PCS_CFG0] = CH0_RX_PCS_CFG0;
  ATTR[`GTM_DUAL__CH0_RX_PCS_CFG1] = CH0_RX_PCS_CFG1;
  ATTR[`GTM_DUAL__CH0_TX_ANA_CFG0] = CH0_TX_ANA_CFG0;
  ATTR[`GTM_DUAL__CH0_TX_ANA_CFG1] = CH0_TX_ANA_CFG1;
  ATTR[`GTM_DUAL__CH0_TX_ANA_CFG2] = CH0_TX_ANA_CFG2;
  ATTR[`GTM_DUAL__CH0_TX_ANA_CFG3] = CH0_TX_ANA_CFG3;
  ATTR[`GTM_DUAL__CH0_TX_ANA_CFG4] = CH0_TX_ANA_CFG4;
  ATTR[`GTM_DUAL__CH0_TX_CAL_CFG0] = CH0_TX_CAL_CFG0;
  ATTR[`GTM_DUAL__CH0_TX_CAL_CFG1] = CH0_TX_CAL_CFG1;
  ATTR[`GTM_DUAL__CH0_TX_DRV_CFG0] = CH0_TX_DRV_CFG0;
  ATTR[`GTM_DUAL__CH0_TX_DRV_CFG1] = CH0_TX_DRV_CFG1;
  ATTR[`GTM_DUAL__CH0_TX_DRV_CFG2] = CH0_TX_DRV_CFG2;
  ATTR[`GTM_DUAL__CH0_TX_DRV_CFG3] = CH0_TX_DRV_CFG3;
  ATTR[`GTM_DUAL__CH0_TX_DRV_CFG4] = CH0_TX_DRV_CFG4;
  ATTR[`GTM_DUAL__CH0_TX_DRV_CFG5] = CH0_TX_DRV_CFG5;
  ATTR[`GTM_DUAL__CH0_TX_LPBK_CFG0] = CH0_TX_LPBK_CFG0;
  ATTR[`GTM_DUAL__CH0_TX_LPBK_CFG1] = CH0_TX_LPBK_CFG1;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG0] = CH0_TX_PCS_CFG0;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG10] = CH0_TX_PCS_CFG10;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG11] = CH0_TX_PCS_CFG11;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG12] = CH0_TX_PCS_CFG12;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG13] = CH0_TX_PCS_CFG13;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG14] = CH0_TX_PCS_CFG14;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG15] = CH0_TX_PCS_CFG15;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG16] = CH0_TX_PCS_CFG16;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG17] = CH0_TX_PCS_CFG17;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG1] = CH0_TX_PCS_CFG1;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG2] = CH0_TX_PCS_CFG2;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG3] = CH0_TX_PCS_CFG3;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG4] = CH0_TX_PCS_CFG4;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG5] = CH0_TX_PCS_CFG5;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG6] = CH0_TX_PCS_CFG6;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG7] = CH0_TX_PCS_CFG7;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG8] = CH0_TX_PCS_CFG8;
  ATTR[`GTM_DUAL__CH0_TX_PCS_CFG9] = CH0_TX_PCS_CFG9;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG0] = CH1_A_CH_CFG0;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG1] = CH1_A_CH_CFG1;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG2] = CH1_A_CH_CFG2;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG3] = CH1_A_CH_CFG3;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG4] = CH1_A_CH_CFG4;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG5] = CH1_A_CH_CFG5;
  ATTR[`GTM_DUAL__CH1_A_CH_CFG6] = CH1_A_CH_CFG6;
  ATTR[`GTM_DUAL__CH1_RST_LP_CFG0] = CH1_RST_LP_CFG0;
  ATTR[`GTM_DUAL__CH1_RST_LP_CFG1] = CH1_RST_LP_CFG1;
  ATTR[`GTM_DUAL__CH1_RST_LP_CFG2] = CH1_RST_LP_CFG2;
  ATTR[`GTM_DUAL__CH1_RST_LP_CFG3] = CH1_RST_LP_CFG3;
  ATTR[`GTM_DUAL__CH1_RST_LP_CFG4] = CH1_RST_LP_CFG4;
  ATTR[`GTM_DUAL__CH1_RST_LP_ID_CFG0] = CH1_RST_LP_ID_CFG0;
  ATTR[`GTM_DUAL__CH1_RST_LP_ID_CFG1] = CH1_RST_LP_ID_CFG1;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG0] = CH1_RST_TIME_CFG0;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG1] = CH1_RST_TIME_CFG1;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG2] = CH1_RST_TIME_CFG2;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG3] = CH1_RST_TIME_CFG3;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG4] = CH1_RST_TIME_CFG4;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG5] = CH1_RST_TIME_CFG5;
  ATTR[`GTM_DUAL__CH1_RST_TIME_CFG6] = CH1_RST_TIME_CFG6;
  ATTR[`GTM_DUAL__CH1_RX_ADC_CFG0] = CH1_RX_ADC_CFG0;
  ATTR[`GTM_DUAL__CH1_RX_ADC_CFG1] = CH1_RX_ADC_CFG1;
  ATTR[`GTM_DUAL__CH1_RX_ANA_CFG0] = CH1_RX_ANA_CFG0;
  ATTR[`GTM_DUAL__CH1_RX_ANA_CFG1] = CH1_RX_ANA_CFG1;
  ATTR[`GTM_DUAL__CH1_RX_ANA_CFG2] = CH1_RX_ANA_CFG2;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG0A] = CH1_RX_APT_CFG0A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG0B] = CH1_RX_APT_CFG0B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG10A] = CH1_RX_APT_CFG10A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG10B] = CH1_RX_APT_CFG10B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG11A] = CH1_RX_APT_CFG11A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG11B] = CH1_RX_APT_CFG11B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG12A] = CH1_RX_APT_CFG12A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG12B] = CH1_RX_APT_CFG12B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG13A] = CH1_RX_APT_CFG13A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG13B] = CH1_RX_APT_CFG13B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG14A] = CH1_RX_APT_CFG14A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG14B] = CH1_RX_APT_CFG14B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG15A] = CH1_RX_APT_CFG15A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG15B] = CH1_RX_APT_CFG15B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG16A] = CH1_RX_APT_CFG16A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG16B] = CH1_RX_APT_CFG16B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG17A] = CH1_RX_APT_CFG17A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG17B] = CH1_RX_APT_CFG17B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG18A] = CH1_RX_APT_CFG18A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG18B] = CH1_RX_APT_CFG18B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG19A] = CH1_RX_APT_CFG19A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG19B] = CH1_RX_APT_CFG19B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG1A] = CH1_RX_APT_CFG1A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG1B] = CH1_RX_APT_CFG1B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG20A] = CH1_RX_APT_CFG20A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG20B] = CH1_RX_APT_CFG20B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG21A] = CH1_RX_APT_CFG21A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG21B] = CH1_RX_APT_CFG21B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG22A] = CH1_RX_APT_CFG22A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG22B] = CH1_RX_APT_CFG22B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG23A] = CH1_RX_APT_CFG23A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG23B] = CH1_RX_APT_CFG23B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG24A] = CH1_RX_APT_CFG24A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG24B] = CH1_RX_APT_CFG24B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG25A] = CH1_RX_APT_CFG25A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG25B] = CH1_RX_APT_CFG25B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG26A] = CH1_RX_APT_CFG26A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG26B] = CH1_RX_APT_CFG26B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG27A] = CH1_RX_APT_CFG27A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG27B] = CH1_RX_APT_CFG27B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG28A] = CH1_RX_APT_CFG28A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG28B] = CH1_RX_APT_CFG28B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG2A] = CH1_RX_APT_CFG2A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG2B] = CH1_RX_APT_CFG2B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG3A] = CH1_RX_APT_CFG3A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG3B] = CH1_RX_APT_CFG3B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG4A] = CH1_RX_APT_CFG4A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG4B] = CH1_RX_APT_CFG4B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG5A] = CH1_RX_APT_CFG5A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG5B] = CH1_RX_APT_CFG5B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG6A] = CH1_RX_APT_CFG6A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG6B] = CH1_RX_APT_CFG6B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG7A] = CH1_RX_APT_CFG7A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG7B] = CH1_RX_APT_CFG7B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG8A] = CH1_RX_APT_CFG8A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG8B] = CH1_RX_APT_CFG8B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG9A] = CH1_RX_APT_CFG9A;
  ATTR[`GTM_DUAL__CH1_RX_APT_CFG9B] = CH1_RX_APT_CFG9B;
  ATTR[`GTM_DUAL__CH1_RX_APT_CTRL_CFG2] = CH1_RX_APT_CTRL_CFG2;
  ATTR[`GTM_DUAL__CH1_RX_APT_CTRL_CFG3] = CH1_RX_APT_CTRL_CFG3;
  ATTR[`GTM_DUAL__CH1_RX_CAL_CFG0A] = CH1_RX_CAL_CFG0A;
  ATTR[`GTM_DUAL__CH1_RX_CAL_CFG0B] = CH1_RX_CAL_CFG0B;
  ATTR[`GTM_DUAL__CH1_RX_CAL_CFG1A] = CH1_RX_CAL_CFG1A;
  ATTR[`GTM_DUAL__CH1_RX_CAL_CFG1B] = CH1_RX_CAL_CFG1B;
  ATTR[`GTM_DUAL__CH1_RX_CAL_CFG2A] = CH1_RX_CAL_CFG2A;
  ATTR[`GTM_DUAL__CH1_RX_CAL_CFG2B] = CH1_RX_CAL_CFG2B;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG0A] = CH1_RX_CDR_CFG0A;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG0B] = CH1_RX_CDR_CFG0B;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG1A] = CH1_RX_CDR_CFG1A;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG1B] = CH1_RX_CDR_CFG1B;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG2A] = CH1_RX_CDR_CFG2A;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG2B] = CH1_RX_CDR_CFG2B;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG3A] = CH1_RX_CDR_CFG3A;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG3B] = CH1_RX_CDR_CFG3B;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG4A] = CH1_RX_CDR_CFG4A;
  ATTR[`GTM_DUAL__CH1_RX_CDR_CFG4B] = CH1_RX_CDR_CFG4B;
  ATTR[`GTM_DUAL__CH1_RX_CLKGN_CFG0] = CH1_RX_CLKGN_CFG0;
  ATTR[`GTM_DUAL__CH1_RX_CLKGN_CFG1] = CH1_RX_CLKGN_CFG1;
  ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG0] = CH1_RX_CTLE_CFG0;
  ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG1] = CH1_RX_CTLE_CFG1;
  ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG2] = CH1_RX_CTLE_CFG2;
  ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG3] = CH1_RX_CTLE_CFG3;
  ATTR[`GTM_DUAL__CH1_RX_DSP_CFG] = CH1_RX_DSP_CFG;
  ATTR[`GTM_DUAL__CH1_RX_MON_CFG] = CH1_RX_MON_CFG;
  ATTR[`GTM_DUAL__CH1_RX_PAD_CFG0] = CH1_RX_PAD_CFG0;
  ATTR[`GTM_DUAL__CH1_RX_PAD_CFG1] = CH1_RX_PAD_CFG1;
  ATTR[`GTM_DUAL__CH1_RX_PCS_CFG0] = CH1_RX_PCS_CFG0;
  ATTR[`GTM_DUAL__CH1_RX_PCS_CFG1] = CH1_RX_PCS_CFG1;
  ATTR[`GTM_DUAL__CH1_TX_ANA_CFG0] = CH1_TX_ANA_CFG0;
  ATTR[`GTM_DUAL__CH1_TX_ANA_CFG1] = CH1_TX_ANA_CFG1;
  ATTR[`GTM_DUAL__CH1_TX_ANA_CFG2] = CH1_TX_ANA_CFG2;
  ATTR[`GTM_DUAL__CH1_TX_ANA_CFG3] = CH1_TX_ANA_CFG3;
  ATTR[`GTM_DUAL__CH1_TX_ANA_CFG4] = CH1_TX_ANA_CFG4;
  ATTR[`GTM_DUAL__CH1_TX_CAL_CFG0] = CH1_TX_CAL_CFG0;
  ATTR[`GTM_DUAL__CH1_TX_CAL_CFG1] = CH1_TX_CAL_CFG1;
  ATTR[`GTM_DUAL__CH1_TX_DRV_CFG0] = CH1_TX_DRV_CFG0;
  ATTR[`GTM_DUAL__CH1_TX_DRV_CFG1] = CH1_TX_DRV_CFG1;
  ATTR[`GTM_DUAL__CH1_TX_DRV_CFG2] = CH1_TX_DRV_CFG2;
  ATTR[`GTM_DUAL__CH1_TX_DRV_CFG3] = CH1_TX_DRV_CFG3;
  ATTR[`GTM_DUAL__CH1_TX_DRV_CFG4] = CH1_TX_DRV_CFG4;
  ATTR[`GTM_DUAL__CH1_TX_DRV_CFG5] = CH1_TX_DRV_CFG5;
  ATTR[`GTM_DUAL__CH1_TX_LPBK_CFG0] = CH1_TX_LPBK_CFG0;
  ATTR[`GTM_DUAL__CH1_TX_LPBK_CFG1] = CH1_TX_LPBK_CFG1;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG0] = CH1_TX_PCS_CFG0;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG10] = CH1_TX_PCS_CFG10;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG11] = CH1_TX_PCS_CFG11;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG12] = CH1_TX_PCS_CFG12;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG13] = CH1_TX_PCS_CFG13;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG14] = CH1_TX_PCS_CFG14;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG15] = CH1_TX_PCS_CFG15;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG16] = CH1_TX_PCS_CFG16;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG17] = CH1_TX_PCS_CFG17;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG1] = CH1_TX_PCS_CFG1;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG2] = CH1_TX_PCS_CFG2;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG3] = CH1_TX_PCS_CFG3;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG4] = CH1_TX_PCS_CFG4;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG5] = CH1_TX_PCS_CFG5;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG6] = CH1_TX_PCS_CFG6;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG7] = CH1_TX_PCS_CFG7;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG8] = CH1_TX_PCS_CFG8;
  ATTR[`GTM_DUAL__CH1_TX_PCS_CFG9] = CH1_TX_PCS_CFG9;
  ATTR[`GTM_DUAL__DATARATE] = $realtobits(DATARATE);
  ATTR[`GTM_DUAL__DRPEN_CFG] = DRPEN_CFG;
  ATTR[`GTM_DUAL__FEC_CFG0] = FEC_CFG0;
  ATTR[`GTM_DUAL__FEC_CFG10] = FEC_CFG10;
  ATTR[`GTM_DUAL__FEC_CFG11] = FEC_CFG11;
  ATTR[`GTM_DUAL__FEC_CFG12] = FEC_CFG12;
  ATTR[`GTM_DUAL__FEC_CFG13] = FEC_CFG13;
  ATTR[`GTM_DUAL__FEC_CFG14] = FEC_CFG14;
  ATTR[`GTM_DUAL__FEC_CFG15] = FEC_CFG15;
  ATTR[`GTM_DUAL__FEC_CFG16] = FEC_CFG16;
  ATTR[`GTM_DUAL__FEC_CFG17] = FEC_CFG17;
  ATTR[`GTM_DUAL__FEC_CFG18] = FEC_CFG18;
  ATTR[`GTM_DUAL__FEC_CFG19] = FEC_CFG19;
  ATTR[`GTM_DUAL__FEC_CFG1] = FEC_CFG1;
  ATTR[`GTM_DUAL__FEC_CFG20] = FEC_CFG20;
  ATTR[`GTM_DUAL__FEC_CFG21] = FEC_CFG21;
  ATTR[`GTM_DUAL__FEC_CFG22] = FEC_CFG22;
  ATTR[`GTM_DUAL__FEC_CFG23] = FEC_CFG23;
  ATTR[`GTM_DUAL__FEC_CFG24] = FEC_CFG24;
  ATTR[`GTM_DUAL__FEC_CFG25] = FEC_CFG25;
  ATTR[`GTM_DUAL__FEC_CFG26] = FEC_CFG26;
  ATTR[`GTM_DUAL__FEC_CFG27] = FEC_CFG27;
  ATTR[`GTM_DUAL__FEC_CFG2] = FEC_CFG2;
  ATTR[`GTM_DUAL__FEC_CFG3] = FEC_CFG3;
  ATTR[`GTM_DUAL__FEC_CFG4] = FEC_CFG4;
  ATTR[`GTM_DUAL__FEC_CFG5] = FEC_CFG5;
  ATTR[`GTM_DUAL__FEC_CFG6] = FEC_CFG6;
  ATTR[`GTM_DUAL__FEC_CFG7] = FEC_CFG7;
  ATTR[`GTM_DUAL__FEC_CFG8] = FEC_CFG8;
  ATTR[`GTM_DUAL__FEC_CFG9] = FEC_CFG9;
  ATTR[`GTM_DUAL__FEC_MODE] = FEC_MODE;
  ATTR[`GTM_DUAL__INS_LOSS_NYQ] = $realtobits(INS_LOSS_NYQ);
  ATTR[`GTM_DUAL__INTERFACE_WIDTH] = INTERFACE_WIDTH;
  ATTR[`GTM_DUAL__MODULATION_MODE] = MODULATION_MODE;
  ATTR[`GTM_DUAL__PLL_CFG0] = PLL_CFG0;
  ATTR[`GTM_DUAL__PLL_CFG1] = PLL_CFG1;
  ATTR[`GTM_DUAL__PLL_CFG2] = PLL_CFG2;
  ATTR[`GTM_DUAL__PLL_CFG3] = PLL_CFG3;
  ATTR[`GTM_DUAL__PLL_CFG4] = PLL_CFG4;
  ATTR[`GTM_DUAL__PLL_CFG5] = PLL_CFG5;
  ATTR[`GTM_DUAL__PLL_CFG6] = PLL_CFG6;
  ATTR[`GTM_DUAL__PLL_CRS_CTRL_CFG0] = PLL_CRS_CTRL_CFG0;
  ATTR[`GTM_DUAL__PLL_CRS_CTRL_CFG1] = PLL_CRS_CTRL_CFG1;
  ATTR[`GTM_DUAL__PLL_IPS_PIN_EN] = PLL_IPS_PIN_EN;
  ATTR[`GTM_DUAL__PLL_IPS_REFCLK_SEL] = PLL_IPS_REFCLK_SEL;
  ATTR[`GTM_DUAL__RCALSAP_TESTEN] = RCALSAP_TESTEN;
  ATTR[`GTM_DUAL__RCAL_APROBE] = RCAL_APROBE;
  ATTR[`GTM_DUAL__RST_CFG] = RST_CFG;
  ATTR[`GTM_DUAL__RST_PLL_CFG0] = RST_PLL_CFG0;
  ATTR[`GTM_DUAL__SAP_CFG0] = SAP_CFG0;
  ATTR[`GTM_DUAL__SDM_CFG0] = SDM_CFG0;
  ATTR[`GTM_DUAL__SDM_CFG1] = SDM_CFG1;
  ATTR[`GTM_DUAL__SDM_CFG2] = SDM_CFG2;
  ATTR[`GTM_DUAL__SDM_SEED_CFG0] = SDM_SEED_CFG0;
  ATTR[`GTM_DUAL__SDM_SEED_CFG1] = SDM_SEED_CFG1;
  ATTR[`GTM_DUAL__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`GTM_DUAL__SIM_RESET_SPEEDUP] = SIM_RESET_SPEEDUP;
  ATTR[`GTM_DUAL__TX_AMPLITUDE_SWING] = TX_AMPLITUDE_SWING;
end

always @(trig_attr) begin
  A_CFG_REG = ATTR[`GTM_DUAL__A_CFG];
  A_SDM_DATA_CFG0_REG = ATTR[`GTM_DUAL__A_SDM_DATA_CFG0];
  A_SDM_DATA_CFG1_REG = ATTR[`GTM_DUAL__A_SDM_DATA_CFG1];
  BIAS_CFG0_REG = ATTR[`GTM_DUAL__BIAS_CFG0];
  BIAS_CFG1_REG = ATTR[`GTM_DUAL__BIAS_CFG1];
  BIAS_CFG2_REG = ATTR[`GTM_DUAL__BIAS_CFG2];
  BIAS_CFG3_REG = ATTR[`GTM_DUAL__BIAS_CFG3];
  BIAS_CFG4_REG = ATTR[`GTM_DUAL__BIAS_CFG4];
  BIAS_CFG5_REG = ATTR[`GTM_DUAL__BIAS_CFG5];
  BIAS_CFG6_REG = ATTR[`GTM_DUAL__BIAS_CFG6];
  BIAS_CFG7_REG = ATTR[`GTM_DUAL__BIAS_CFG7];
  CH0_A_CH_CFG0_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG0];
  CH0_A_CH_CFG1_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG1];
  CH0_A_CH_CFG2_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG2];
  CH0_A_CH_CFG3_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG3];
  CH0_A_CH_CFG4_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG4];
  CH0_A_CH_CFG5_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG5];
  CH0_A_CH_CFG6_REG = ATTR[`GTM_DUAL__CH0_A_CH_CFG6];
  CH0_RST_LP_CFG0_REG = ATTR[`GTM_DUAL__CH0_RST_LP_CFG0];
  CH0_RST_LP_CFG1_REG = ATTR[`GTM_DUAL__CH0_RST_LP_CFG1];
  CH0_RST_LP_CFG2_REG = ATTR[`GTM_DUAL__CH0_RST_LP_CFG2];
  CH0_RST_LP_CFG3_REG = ATTR[`GTM_DUAL__CH0_RST_LP_CFG3];
  CH0_RST_LP_CFG4_REG = ATTR[`GTM_DUAL__CH0_RST_LP_CFG4];
  CH0_RST_LP_ID_CFG0_REG = ATTR[`GTM_DUAL__CH0_RST_LP_ID_CFG0];
  CH0_RST_LP_ID_CFG1_REG = ATTR[`GTM_DUAL__CH0_RST_LP_ID_CFG1];
  CH0_RST_TIME_CFG0_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG0];
  CH0_RST_TIME_CFG1_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG1];
  CH0_RST_TIME_CFG2_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG2];
  CH0_RST_TIME_CFG3_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG3];
  CH0_RST_TIME_CFG4_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG4];
  CH0_RST_TIME_CFG5_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG5];
  CH0_RST_TIME_CFG6_REG = ATTR[`GTM_DUAL__CH0_RST_TIME_CFG6];
  CH0_RX_ADC_CFG0_REG = ATTR[`GTM_DUAL__CH0_RX_ADC_CFG0];
  CH0_RX_ADC_CFG1_REG = ATTR[`GTM_DUAL__CH0_RX_ADC_CFG1];
  CH0_RX_ANA_CFG0_REG = ATTR[`GTM_DUAL__CH0_RX_ANA_CFG0];
  CH0_RX_ANA_CFG1_REG = ATTR[`GTM_DUAL__CH0_RX_ANA_CFG1];
  CH0_RX_ANA_CFG2_REG = ATTR[`GTM_DUAL__CH0_RX_ANA_CFG2];
  CH0_RX_APT_CFG0A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG0A];
  CH0_RX_APT_CFG0B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG0B];
  CH0_RX_APT_CFG10A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG10A];
  CH0_RX_APT_CFG10B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG10B];
  CH0_RX_APT_CFG11A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG11A];
  CH0_RX_APT_CFG11B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG11B];
  CH0_RX_APT_CFG12A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG12A];
  CH0_RX_APT_CFG12B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG12B];
  CH0_RX_APT_CFG13A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG13A];
  CH0_RX_APT_CFG13B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG13B];
  CH0_RX_APT_CFG14A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG14A];
  CH0_RX_APT_CFG14B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG14B];
  CH0_RX_APT_CFG15A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG15A];
  CH0_RX_APT_CFG15B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG15B];
  CH0_RX_APT_CFG16A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG16A];
  CH0_RX_APT_CFG16B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG16B];
  CH0_RX_APT_CFG17A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG17A];
  CH0_RX_APT_CFG17B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG17B];
  CH0_RX_APT_CFG18A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG18A];
  CH0_RX_APT_CFG18B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG18B];
  CH0_RX_APT_CFG19A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG19A];
  CH0_RX_APT_CFG19B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG19B];
  CH0_RX_APT_CFG1A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG1A];
  CH0_RX_APT_CFG1B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG1B];
  CH0_RX_APT_CFG20A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG20A];
  CH0_RX_APT_CFG20B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG20B];
  CH0_RX_APT_CFG21A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG21A];
  CH0_RX_APT_CFG21B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG21B];
  CH0_RX_APT_CFG22A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG22A];
  CH0_RX_APT_CFG22B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG22B];
  CH0_RX_APT_CFG23A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG23A];
  CH0_RX_APT_CFG23B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG23B];
  CH0_RX_APT_CFG24A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG24A];
  CH0_RX_APT_CFG24B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG24B];
  CH0_RX_APT_CFG25A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG25A];
  CH0_RX_APT_CFG25B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG25B];
  CH0_RX_APT_CFG26A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG26A];
  CH0_RX_APT_CFG26B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG26B];
  CH0_RX_APT_CFG27A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG27A];
  CH0_RX_APT_CFG27B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG27B];
  CH0_RX_APT_CFG28A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG28A];
  CH0_RX_APT_CFG28B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG28B];
  CH0_RX_APT_CFG2A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG2A];
  CH0_RX_APT_CFG2B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG2B];
  CH0_RX_APT_CFG3A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG3A];
  CH0_RX_APT_CFG3B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG3B];
  CH0_RX_APT_CFG4A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG4A];
  CH0_RX_APT_CFG4B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG4B];
  CH0_RX_APT_CFG5A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG5A];
  CH0_RX_APT_CFG5B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG5B];
  CH0_RX_APT_CFG6A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG6A];
  CH0_RX_APT_CFG6B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG6B];
  CH0_RX_APT_CFG7A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG7A];
  CH0_RX_APT_CFG7B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG7B];
  CH0_RX_APT_CFG8A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG8A];
  CH0_RX_APT_CFG8B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG8B];
  CH0_RX_APT_CFG9A_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG9A];
  CH0_RX_APT_CFG9B_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CFG9B];
  CH0_RX_APT_CTRL_CFG2_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CTRL_CFG2];
  CH0_RX_APT_CTRL_CFG3_REG = ATTR[`GTM_DUAL__CH0_RX_APT_CTRL_CFG3];
  CH0_RX_CAL_CFG0A_REG = ATTR[`GTM_DUAL__CH0_RX_CAL_CFG0A];
  CH0_RX_CAL_CFG0B_REG = ATTR[`GTM_DUAL__CH0_RX_CAL_CFG0B];
  CH0_RX_CAL_CFG1A_REG = ATTR[`GTM_DUAL__CH0_RX_CAL_CFG1A];
  CH0_RX_CAL_CFG1B_REG = ATTR[`GTM_DUAL__CH0_RX_CAL_CFG1B];
  CH0_RX_CAL_CFG2A_REG = ATTR[`GTM_DUAL__CH0_RX_CAL_CFG2A];
  CH0_RX_CAL_CFG2B_REG = ATTR[`GTM_DUAL__CH0_RX_CAL_CFG2B];
  CH0_RX_CDR_CFG0A_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG0A];
  CH0_RX_CDR_CFG0B_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG0B];
  CH0_RX_CDR_CFG1A_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG1A];
  CH0_RX_CDR_CFG1B_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG1B];
  CH0_RX_CDR_CFG2A_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG2A];
  CH0_RX_CDR_CFG2B_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG2B];
  CH0_RX_CDR_CFG3A_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG3A];
  CH0_RX_CDR_CFG3B_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG3B];
  CH0_RX_CDR_CFG4A_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG4A];
  CH0_RX_CDR_CFG4B_REG = ATTR[`GTM_DUAL__CH0_RX_CDR_CFG4B];
  CH0_RX_CLKGN_CFG0_REG = ATTR[`GTM_DUAL__CH0_RX_CLKGN_CFG0];
  CH0_RX_CLKGN_CFG1_REG = ATTR[`GTM_DUAL__CH0_RX_CLKGN_CFG1];
  CH0_RX_CTLE_CFG0_REG = ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG0];
  CH0_RX_CTLE_CFG1_REG = ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG1];
  CH0_RX_CTLE_CFG2_REG = ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG2];
  CH0_RX_CTLE_CFG3_REG = ATTR[`GTM_DUAL__CH0_RX_CTLE_CFG3];
  CH0_RX_DSP_CFG_REG = ATTR[`GTM_DUAL__CH0_RX_DSP_CFG];
  CH0_RX_MON_CFG_REG = ATTR[`GTM_DUAL__CH0_RX_MON_CFG];
  CH0_RX_PAD_CFG0_REG = ATTR[`GTM_DUAL__CH0_RX_PAD_CFG0];
  CH0_RX_PAD_CFG1_REG = ATTR[`GTM_DUAL__CH0_RX_PAD_CFG1];
  CH0_RX_PCS_CFG0_REG = ATTR[`GTM_DUAL__CH0_RX_PCS_CFG0];
  CH0_RX_PCS_CFG1_REG = ATTR[`GTM_DUAL__CH0_RX_PCS_CFG1];
  CH0_TX_ANA_CFG0_REG = ATTR[`GTM_DUAL__CH0_TX_ANA_CFG0];
  CH0_TX_ANA_CFG1_REG = ATTR[`GTM_DUAL__CH0_TX_ANA_CFG1];
  CH0_TX_ANA_CFG2_REG = ATTR[`GTM_DUAL__CH0_TX_ANA_CFG2];
  CH0_TX_ANA_CFG3_REG = ATTR[`GTM_DUAL__CH0_TX_ANA_CFG3];
  CH0_TX_ANA_CFG4_REG = ATTR[`GTM_DUAL__CH0_TX_ANA_CFG4];
  CH0_TX_CAL_CFG0_REG = ATTR[`GTM_DUAL__CH0_TX_CAL_CFG0];
  CH0_TX_CAL_CFG1_REG = ATTR[`GTM_DUAL__CH0_TX_CAL_CFG1];
  CH0_TX_DRV_CFG0_REG = ATTR[`GTM_DUAL__CH0_TX_DRV_CFG0];
  CH0_TX_DRV_CFG1_REG = ATTR[`GTM_DUAL__CH0_TX_DRV_CFG1];
  CH0_TX_DRV_CFG2_REG = ATTR[`GTM_DUAL__CH0_TX_DRV_CFG2];
  CH0_TX_DRV_CFG3_REG = ATTR[`GTM_DUAL__CH0_TX_DRV_CFG3];
  CH0_TX_DRV_CFG4_REG = ATTR[`GTM_DUAL__CH0_TX_DRV_CFG4];
  CH0_TX_DRV_CFG5_REG = ATTR[`GTM_DUAL__CH0_TX_DRV_CFG5];
  CH0_TX_LPBK_CFG0_REG = ATTR[`GTM_DUAL__CH0_TX_LPBK_CFG0];
  CH0_TX_LPBK_CFG1_REG = ATTR[`GTM_DUAL__CH0_TX_LPBK_CFG1];
  CH0_TX_PCS_CFG0_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG0];
  CH0_TX_PCS_CFG10_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG10];
  CH0_TX_PCS_CFG11_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG11];
  CH0_TX_PCS_CFG12_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG12];
  CH0_TX_PCS_CFG13_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG13];
  CH0_TX_PCS_CFG14_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG14];
  CH0_TX_PCS_CFG15_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG15];
  CH0_TX_PCS_CFG16_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG16];
  CH0_TX_PCS_CFG17_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG17];
  CH0_TX_PCS_CFG1_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG1];
  CH0_TX_PCS_CFG2_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG2];
  CH0_TX_PCS_CFG3_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG3];
  CH0_TX_PCS_CFG4_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG4];
  CH0_TX_PCS_CFG5_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG5];
  CH0_TX_PCS_CFG6_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG6];
  CH0_TX_PCS_CFG7_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG7];
  CH0_TX_PCS_CFG8_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG8];
  CH0_TX_PCS_CFG9_REG = ATTR[`GTM_DUAL__CH0_TX_PCS_CFG9];
  CH1_A_CH_CFG0_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG0];
  CH1_A_CH_CFG1_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG1];
  CH1_A_CH_CFG2_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG2];
  CH1_A_CH_CFG3_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG3];
  CH1_A_CH_CFG4_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG4];
  CH1_A_CH_CFG5_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG5];
  CH1_A_CH_CFG6_REG = ATTR[`GTM_DUAL__CH1_A_CH_CFG6];
  CH1_RST_LP_CFG0_REG = ATTR[`GTM_DUAL__CH1_RST_LP_CFG0];
  CH1_RST_LP_CFG1_REG = ATTR[`GTM_DUAL__CH1_RST_LP_CFG1];
  CH1_RST_LP_CFG2_REG = ATTR[`GTM_DUAL__CH1_RST_LP_CFG2];
  CH1_RST_LP_CFG3_REG = ATTR[`GTM_DUAL__CH1_RST_LP_CFG3];
  CH1_RST_LP_CFG4_REG = ATTR[`GTM_DUAL__CH1_RST_LP_CFG4];
  CH1_RST_LP_ID_CFG0_REG = ATTR[`GTM_DUAL__CH1_RST_LP_ID_CFG0];
  CH1_RST_LP_ID_CFG1_REG = ATTR[`GTM_DUAL__CH1_RST_LP_ID_CFG1];
  CH1_RST_TIME_CFG0_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG0];
  CH1_RST_TIME_CFG1_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG1];
  CH1_RST_TIME_CFG2_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG2];
  CH1_RST_TIME_CFG3_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG3];
  CH1_RST_TIME_CFG4_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG4];
  CH1_RST_TIME_CFG5_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG5];
  CH1_RST_TIME_CFG6_REG = ATTR[`GTM_DUAL__CH1_RST_TIME_CFG6];
  CH1_RX_ADC_CFG0_REG = ATTR[`GTM_DUAL__CH1_RX_ADC_CFG0];
  CH1_RX_ADC_CFG1_REG = ATTR[`GTM_DUAL__CH1_RX_ADC_CFG1];
  CH1_RX_ANA_CFG0_REG = ATTR[`GTM_DUAL__CH1_RX_ANA_CFG0];
  CH1_RX_ANA_CFG1_REG = ATTR[`GTM_DUAL__CH1_RX_ANA_CFG1];
  CH1_RX_ANA_CFG2_REG = ATTR[`GTM_DUAL__CH1_RX_ANA_CFG2];
  CH1_RX_APT_CFG0A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG0A];
  CH1_RX_APT_CFG0B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG0B];
  CH1_RX_APT_CFG10A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG10A];
  CH1_RX_APT_CFG10B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG10B];
  CH1_RX_APT_CFG11A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG11A];
  CH1_RX_APT_CFG11B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG11B];
  CH1_RX_APT_CFG12A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG12A];
  CH1_RX_APT_CFG12B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG12B];
  CH1_RX_APT_CFG13A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG13A];
  CH1_RX_APT_CFG13B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG13B];
  CH1_RX_APT_CFG14A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG14A];
  CH1_RX_APT_CFG14B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG14B];
  CH1_RX_APT_CFG15A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG15A];
  CH1_RX_APT_CFG15B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG15B];
  CH1_RX_APT_CFG16A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG16A];
  CH1_RX_APT_CFG16B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG16B];
  CH1_RX_APT_CFG17A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG17A];
  CH1_RX_APT_CFG17B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG17B];
  CH1_RX_APT_CFG18A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG18A];
  CH1_RX_APT_CFG18B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG18B];
  CH1_RX_APT_CFG19A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG19A];
  CH1_RX_APT_CFG19B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG19B];
  CH1_RX_APT_CFG1A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG1A];
  CH1_RX_APT_CFG1B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG1B];
  CH1_RX_APT_CFG20A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG20A];
  CH1_RX_APT_CFG20B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG20B];
  CH1_RX_APT_CFG21A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG21A];
  CH1_RX_APT_CFG21B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG21B];
  CH1_RX_APT_CFG22A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG22A];
  CH1_RX_APT_CFG22B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG22B];
  CH1_RX_APT_CFG23A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG23A];
  CH1_RX_APT_CFG23B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG23B];
  CH1_RX_APT_CFG24A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG24A];
  CH1_RX_APT_CFG24B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG24B];
  CH1_RX_APT_CFG25A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG25A];
  CH1_RX_APT_CFG25B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG25B];
  CH1_RX_APT_CFG26A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG26A];
  CH1_RX_APT_CFG26B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG26B];
  CH1_RX_APT_CFG27A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG27A];
  CH1_RX_APT_CFG27B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG27B];
  CH1_RX_APT_CFG28A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG28A];
  CH1_RX_APT_CFG28B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG28B];
  CH1_RX_APT_CFG2A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG2A];
  CH1_RX_APT_CFG2B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG2B];
  CH1_RX_APT_CFG3A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG3A];
  CH1_RX_APT_CFG3B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG3B];
  CH1_RX_APT_CFG4A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG4A];
  CH1_RX_APT_CFG4B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG4B];
  CH1_RX_APT_CFG5A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG5A];
  CH1_RX_APT_CFG5B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG5B];
  CH1_RX_APT_CFG6A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG6A];
  CH1_RX_APT_CFG6B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG6B];
  CH1_RX_APT_CFG7A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG7A];
  CH1_RX_APT_CFG7B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG7B];
  CH1_RX_APT_CFG8A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG8A];
  CH1_RX_APT_CFG8B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG8B];
  CH1_RX_APT_CFG9A_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG9A];
  CH1_RX_APT_CFG9B_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CFG9B];
  CH1_RX_APT_CTRL_CFG2_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CTRL_CFG2];
  CH1_RX_APT_CTRL_CFG3_REG = ATTR[`GTM_DUAL__CH1_RX_APT_CTRL_CFG3];
  CH1_RX_CAL_CFG0A_REG = ATTR[`GTM_DUAL__CH1_RX_CAL_CFG0A];
  CH1_RX_CAL_CFG0B_REG = ATTR[`GTM_DUAL__CH1_RX_CAL_CFG0B];
  CH1_RX_CAL_CFG1A_REG = ATTR[`GTM_DUAL__CH1_RX_CAL_CFG1A];
  CH1_RX_CAL_CFG1B_REG = ATTR[`GTM_DUAL__CH1_RX_CAL_CFG1B];
  CH1_RX_CAL_CFG2A_REG = ATTR[`GTM_DUAL__CH1_RX_CAL_CFG2A];
  CH1_RX_CAL_CFG2B_REG = ATTR[`GTM_DUAL__CH1_RX_CAL_CFG2B];
  CH1_RX_CDR_CFG0A_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG0A];
  CH1_RX_CDR_CFG0B_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG0B];
  CH1_RX_CDR_CFG1A_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG1A];
  CH1_RX_CDR_CFG1B_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG1B];
  CH1_RX_CDR_CFG2A_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG2A];
  CH1_RX_CDR_CFG2B_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG2B];
  CH1_RX_CDR_CFG3A_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG3A];
  CH1_RX_CDR_CFG3B_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG3B];
  CH1_RX_CDR_CFG4A_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG4A];
  CH1_RX_CDR_CFG4B_REG = ATTR[`GTM_DUAL__CH1_RX_CDR_CFG4B];
  CH1_RX_CLKGN_CFG0_REG = ATTR[`GTM_DUAL__CH1_RX_CLKGN_CFG0];
  CH1_RX_CLKGN_CFG1_REG = ATTR[`GTM_DUAL__CH1_RX_CLKGN_CFG1];
  CH1_RX_CTLE_CFG0_REG = ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG0];
  CH1_RX_CTLE_CFG1_REG = ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG1];
  CH1_RX_CTLE_CFG2_REG = ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG2];
  CH1_RX_CTLE_CFG3_REG = ATTR[`GTM_DUAL__CH1_RX_CTLE_CFG3];
  CH1_RX_DSP_CFG_REG = ATTR[`GTM_DUAL__CH1_RX_DSP_CFG];
  CH1_RX_MON_CFG_REG = ATTR[`GTM_DUAL__CH1_RX_MON_CFG];
  CH1_RX_PAD_CFG0_REG = ATTR[`GTM_DUAL__CH1_RX_PAD_CFG0];
  CH1_RX_PAD_CFG1_REG = ATTR[`GTM_DUAL__CH1_RX_PAD_CFG1];
  CH1_RX_PCS_CFG0_REG = ATTR[`GTM_DUAL__CH1_RX_PCS_CFG0];
  CH1_RX_PCS_CFG1_REG = ATTR[`GTM_DUAL__CH1_RX_PCS_CFG1];
  CH1_TX_ANA_CFG0_REG = ATTR[`GTM_DUAL__CH1_TX_ANA_CFG0];
  CH1_TX_ANA_CFG1_REG = ATTR[`GTM_DUAL__CH1_TX_ANA_CFG1];
  CH1_TX_ANA_CFG2_REG = ATTR[`GTM_DUAL__CH1_TX_ANA_CFG2];
  CH1_TX_ANA_CFG3_REG = ATTR[`GTM_DUAL__CH1_TX_ANA_CFG3];
  CH1_TX_ANA_CFG4_REG = ATTR[`GTM_DUAL__CH1_TX_ANA_CFG4];
  CH1_TX_CAL_CFG0_REG = ATTR[`GTM_DUAL__CH1_TX_CAL_CFG0];
  CH1_TX_CAL_CFG1_REG = ATTR[`GTM_DUAL__CH1_TX_CAL_CFG1];
  CH1_TX_DRV_CFG0_REG = ATTR[`GTM_DUAL__CH1_TX_DRV_CFG0];
  CH1_TX_DRV_CFG1_REG = ATTR[`GTM_DUAL__CH1_TX_DRV_CFG1];
  CH1_TX_DRV_CFG2_REG = ATTR[`GTM_DUAL__CH1_TX_DRV_CFG2];
  CH1_TX_DRV_CFG3_REG = ATTR[`GTM_DUAL__CH1_TX_DRV_CFG3];
  CH1_TX_DRV_CFG4_REG = ATTR[`GTM_DUAL__CH1_TX_DRV_CFG4];
  CH1_TX_DRV_CFG5_REG = ATTR[`GTM_DUAL__CH1_TX_DRV_CFG5];
  CH1_TX_LPBK_CFG0_REG = ATTR[`GTM_DUAL__CH1_TX_LPBK_CFG0];
  CH1_TX_LPBK_CFG1_REG = ATTR[`GTM_DUAL__CH1_TX_LPBK_CFG1];
  CH1_TX_PCS_CFG0_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG0];
  CH1_TX_PCS_CFG10_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG10];
  CH1_TX_PCS_CFG11_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG11];
  CH1_TX_PCS_CFG12_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG12];
  CH1_TX_PCS_CFG13_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG13];
  CH1_TX_PCS_CFG14_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG14];
  CH1_TX_PCS_CFG15_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG15];
  CH1_TX_PCS_CFG16_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG16];
  CH1_TX_PCS_CFG17_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG17];
  CH1_TX_PCS_CFG1_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG1];
  CH1_TX_PCS_CFG2_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG2];
  CH1_TX_PCS_CFG3_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG3];
  CH1_TX_PCS_CFG4_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG4];
  CH1_TX_PCS_CFG5_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG5];
  CH1_TX_PCS_CFG6_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG6];
  CH1_TX_PCS_CFG7_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG7];
  CH1_TX_PCS_CFG8_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG8];
  CH1_TX_PCS_CFG9_REG = ATTR[`GTM_DUAL__CH1_TX_PCS_CFG9];
  DATARATE_REG = $bitstoreal(ATTR[`GTM_DUAL__DATARATE]);
  DRPEN_CFG_REG = ATTR[`GTM_DUAL__DRPEN_CFG];
  FEC_CFG0_REG = ATTR[`GTM_DUAL__FEC_CFG0];
  FEC_CFG10_REG = ATTR[`GTM_DUAL__FEC_CFG10];
  FEC_CFG11_REG = ATTR[`GTM_DUAL__FEC_CFG11];
  FEC_CFG12_REG = ATTR[`GTM_DUAL__FEC_CFG12];
  FEC_CFG13_REG = ATTR[`GTM_DUAL__FEC_CFG13];
  FEC_CFG14_REG = ATTR[`GTM_DUAL__FEC_CFG14];
  FEC_CFG15_REG = ATTR[`GTM_DUAL__FEC_CFG15];
  FEC_CFG16_REG = ATTR[`GTM_DUAL__FEC_CFG16];
  FEC_CFG17_REG = ATTR[`GTM_DUAL__FEC_CFG17];
  FEC_CFG18_REG = ATTR[`GTM_DUAL__FEC_CFG18];
  FEC_CFG19_REG = ATTR[`GTM_DUAL__FEC_CFG19];
  FEC_CFG1_REG = ATTR[`GTM_DUAL__FEC_CFG1];
  FEC_CFG20_REG = ATTR[`GTM_DUAL__FEC_CFG20];
  FEC_CFG21_REG = ATTR[`GTM_DUAL__FEC_CFG21];
  FEC_CFG22_REG = ATTR[`GTM_DUAL__FEC_CFG22];
  FEC_CFG23_REG = ATTR[`GTM_DUAL__FEC_CFG23];
  FEC_CFG24_REG = ATTR[`GTM_DUAL__FEC_CFG24];
  FEC_CFG25_REG = ATTR[`GTM_DUAL__FEC_CFG25];
  FEC_CFG26_REG = ATTR[`GTM_DUAL__FEC_CFG26];
  FEC_CFG27_REG = ATTR[`GTM_DUAL__FEC_CFG27];
  FEC_CFG2_REG = ATTR[`GTM_DUAL__FEC_CFG2];
  FEC_CFG3_REG = ATTR[`GTM_DUAL__FEC_CFG3];
  FEC_CFG4_REG = ATTR[`GTM_DUAL__FEC_CFG4];
  FEC_CFG5_REG = ATTR[`GTM_DUAL__FEC_CFG5];
  FEC_CFG6_REG = ATTR[`GTM_DUAL__FEC_CFG6];
  FEC_CFG7_REG = ATTR[`GTM_DUAL__FEC_CFG7];
  FEC_CFG8_REG = ATTR[`GTM_DUAL__FEC_CFG8];
  FEC_CFG9_REG = ATTR[`GTM_DUAL__FEC_CFG9];
  FEC_MODE_REG = ATTR[`GTM_DUAL__FEC_MODE];
  INS_LOSS_NYQ_REG = $bitstoreal(ATTR[`GTM_DUAL__INS_LOSS_NYQ]);
  INTERFACE_WIDTH_REG = ATTR[`GTM_DUAL__INTERFACE_WIDTH];
  MODULATION_MODE_REG = ATTR[`GTM_DUAL__MODULATION_MODE];
  PLL_CFG0_REG = ATTR[`GTM_DUAL__PLL_CFG0];
  PLL_CFG1_REG = ATTR[`GTM_DUAL__PLL_CFG1];
  PLL_CFG2_REG = ATTR[`GTM_DUAL__PLL_CFG2];
  PLL_CFG3_REG = ATTR[`GTM_DUAL__PLL_CFG3];
  PLL_CFG4_REG = ATTR[`GTM_DUAL__PLL_CFG4];
  PLL_CFG5_REG = ATTR[`GTM_DUAL__PLL_CFG5];
  PLL_CFG6_REG = ATTR[`GTM_DUAL__PLL_CFG6];
  PLL_CRS_CTRL_CFG0_REG = ATTR[`GTM_DUAL__PLL_CRS_CTRL_CFG0];
  PLL_CRS_CTRL_CFG1_REG = ATTR[`GTM_DUAL__PLL_CRS_CTRL_CFG1];
  PLL_IPS_PIN_EN_REG = ATTR[`GTM_DUAL__PLL_IPS_PIN_EN];
  PLL_IPS_REFCLK_SEL_REG = ATTR[`GTM_DUAL__PLL_IPS_REFCLK_SEL];
  RCALSAP_TESTEN_REG = ATTR[`GTM_DUAL__RCALSAP_TESTEN];
  RCAL_APROBE_REG = ATTR[`GTM_DUAL__RCAL_APROBE];
  RST_CFG_REG = ATTR[`GTM_DUAL__RST_CFG];
  RST_PLL_CFG0_REG = ATTR[`GTM_DUAL__RST_PLL_CFG0];
  SAP_CFG0_REG = ATTR[`GTM_DUAL__SAP_CFG0];
  SDM_CFG0_REG = ATTR[`GTM_DUAL__SDM_CFG0];
  SDM_CFG1_REG = ATTR[`GTM_DUAL__SDM_CFG1];
  SDM_CFG2_REG = ATTR[`GTM_DUAL__SDM_CFG2];
  SDM_SEED_CFG0_REG = ATTR[`GTM_DUAL__SDM_SEED_CFG0];
  SDM_SEED_CFG1_REG = ATTR[`GTM_DUAL__SDM_SEED_CFG1];
  SIM_DEVICE_REG = ATTR[`GTM_DUAL__SIM_DEVICE];
  SIM_RESET_SPEEDUP_REG = ATTR[`GTM_DUAL__SIM_RESET_SPEEDUP];
  TX_AMPLITUDE_SWING_REG = ATTR[`GTM_DUAL__TX_AMPLITUDE_SWING];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTM_DUAL_ADDR_SZ-1:0] addr;
  input  [`GTM_DUAL_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTM_DUAL_DATA_SZ-1:0] read_attr;
  input  [`GTM_DUAL_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
