
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.49

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v data_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         m_data[1] (net)
                  0.01    0.00    0.08 v _106_/A (INV_X1)
     1    3.50    0.01    0.02    0.09 ^ _106_/ZN (INV_X1)
                                         _047_ (net)
                  0.01    0.00    0.09 ^ _107_/C2 (AOI221_X2)
     1    1.06    0.01    0.01    0.11 v _107_/ZN (AOI221_X2)
                                         _002_ (net)
                  0.01    0.00    0.11 v data_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: m_ready (input port clocked by core_clock)
Endpoint: s_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.78    0.00    0.00    0.20 ^ m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 ^ _089_/A (BUF_X2)
     4   21.05    0.03    0.04    0.24 ^ _089_/Z (BUF_X2)
                                         _032_ (net)
                  0.03    0.00    0.24 ^ _090_/A (BUF_X2)
    10   15.52    0.02    0.04    0.28 ^ _090_/Z (BUF_X2)
                                         _033_ (net)
                  0.02    0.00    0.28 ^ _091_/B2 (AOI21_X1)
     1    1.55    0.01    0.02    0.30 v _091_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.01    0.00    0.30 v _092_/A (INV_X1)
     1    0.00    0.00    0.01    0.31 ^ _092_/ZN (INV_X1)
                                         s_ready (net)
                  0.00    0.00    0.31 ^ s_ready (out)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: m_ready (input port clocked by core_clock)
Endpoint: s_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.78    0.00    0.00    0.20 ^ m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 ^ _089_/A (BUF_X2)
     4   21.05    0.03    0.04    0.24 ^ _089_/Z (BUF_X2)
                                         _032_ (net)
                  0.03    0.00    0.24 ^ _090_/A (BUF_X2)
    10   15.52    0.02    0.04    0.28 ^ _090_/Z (BUF_X2)
                                         _033_ (net)
                  0.02    0.00    0.28 ^ _091_/B2 (AOI21_X1)
     1    1.55    0.01    0.02    0.30 v _091_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.01    0.00    0.30 v _092_/A (INV_X1)
     1    0.00    0.00    0.01    0.31 ^ _092_/ZN (INV_X1)
                                         s_ready (net)
                  0.00    0.00    0.31 ^ s_ready (out)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-04   2.55e-06   1.40e-06   1.24e-04  68.6%
Combinational          3.01e-05   2.38e-05   2.84e-06   5.67e-05  31.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.50e-04   2.63e-05   4.24e-06   1.80e-04 100.0%
                          83.1%      14.6%       2.3%
