module wideexpr_00951(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb100101;
  assign y1 = (($signed($unsigned((+(3'sb100))>>>(+((6'sb110010)<(s7))))))<<(1'b1))<<($unsigned(u4));
  assign y2 = (ctrl[2]?$signed(s4):((ctrl[3]?(ctrl[7]?((ctrl[3]?6'sb110111:$signed(+(s3))))>>>(((s2)&(6'sb111101))<<($signed($signed(+(3'sb110))))):($signed((2'b10)>>>((6'sb101100)>>($signed(3'b010)))))^~($signed((u2)<<<(({1{1'b0}})>=(u0))))):($signed((s1)&(1'sb0)))^(1'sb1)))+((ctrl[4]?+(u3):3'sb101)));
  assign y3 = (((((ctrl[4]?s3:$signed(s1)))>>(-(s3)))<=((+($signed(s7)))>>(~((u4)<<(u6)))))+((u1)^~(u1)))>>>((ctrl[6]?+((ctrl[4]?(s6)+((s4)+(s6)):6'sb101111)):1'sb1));
  assign y4 = ((ctrl[4]?$signed($signed(s7)):s6))>>>({s7,$unsigned({+(((3'sb110)>({1'sb1,2'sb10,u6,3'b101}))^~((ctrl[6]?(ctrl[6]?u5:s7):+(s6)))),-((ctrl[2]?$signed((3'b010)>>>(s3)):(ctrl[6]?s5:(3'sb001)<<<(s4))))})});
  assign y5 = $signed($signed(6'b111111));
  assign y6 = -(s0);
  assign y7 = ((^(u4))+((6'sb101111)^(((ctrl[0]?$unsigned(^((6'sb100000)^(2'sb11))):$unsigned(u3)))>(-(5'sb01111)))))<<(((ctrl[4]?3'sb011:(ctrl[2]?(ctrl[1]?((5'sb01110)^(3'sb111))>>>({~|(s1),6'sb001111,4'sb1101,-(s4)}):(($signed(5'sb01111))>>(3'sb100))|(6'sb011101)):6'sb100000)))>>(1'sb0));
endmodule
