//design
module excess_3(input [3:0]a, output [3:0]excess3);
assign excess3 = a + 4'b0011;
endmodule
