

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_rms_loop_0'
================================================================
* Date:           Sat Sep 27 10:30:59 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3079|     3079|  30.790 us|  30.790 us|  3079|  3079|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rms_loop_0  |     3077|     3077|         9|          3|          1|  1024|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     117|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     117|     115|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln182_fu_95_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln182_fu_89_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          23|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i            |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_sq_load  |   9|          2|   32|         64|
    |i_8_fu_44                     |   9|          2|   11|         22|
    |sum_sq_fu_40                  |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  83|         18|   90|        182|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_8_fu_44                         |  11|   0|   11|          0|
    |icmp_ln182_reg_139                |   1|   0|    1|          0|
    |icmp_ln182_reg_139_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_i_reg_154                     |  32|   0|   32|          0|
    |sum_sq_fu_40                      |  32|   0|   32|          0|
    |xt_load_reg_148                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 117|   0|  117|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1492_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1492_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1492_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1492_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1492_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1279_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1279_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1279_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|grp_fu_1279_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_rms_loop_0|  return value|
|sum_sq_out            |  out|   32|      ap_vld|                                  sum_sq_out|       pointer|
|sum_sq_out_ap_vld     |  out|    1|      ap_vld|                                  sum_sq_out|       pointer|
|xt_address0           |  out|   10|   ap_memory|                                          xt|         array|
|xt_ce0                |  out|    1|   ap_memory|                                          xt|         array|
|xt_q0                 |   in|   32|   ap_memory|                                          xt|         array|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

