<profile>

<section name = "Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_322_1'" level="0">
<item name = "Date">Tue Jun 18 12:24:25 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">jpeg_ahls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.960 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.335 us, 0.335 us, 67, 67, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_322_1">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 48, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 6, 6, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="zigzag_index_U">decode_block_1_Pipeline_VITIS_LOOP_322_1_zigzag_index_ROM_AUTO_1R, 0, 6, 6, 0, 64, 6, 1, 384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln322_fu_110_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln323_fu_138_p2">+, 0, 0, 17, 10, 10</column>
<column name="icmp_ln322_fu_104_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_6">9, 2, 7, 14</column>
<column name="i_fu_46">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_46">7, 0, 7, 0</column>
<column name="zext_ln322_reg_174">7, 0, 64, 57</column>
<column name="zext_ln322_reg_174_pp0_iter1_reg">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decode_block.1_Pipeline_VITIS_LOOP_322_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decode_block.1_Pipeline_VITIS_LOOP_322_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decode_block.1_Pipeline_VITIS_LOOP_322_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decode_block.1_Pipeline_VITIS_LOOP_322_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decode_block.1_Pipeline_VITIS_LOOP_322_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decode_block.1_Pipeline_VITIS_LOOP_322_1, return value</column>
<column name="out_buf">in, 10, ap_none, out_buf, scalar</column>
<column name="HuffBuff_address0">out, 8, ap_memory, HuffBuff, array</column>
<column name="HuffBuff_ce0">out, 1, ap_memory, HuffBuff, array</column>
<column name="HuffBuff_q0">in, 32, ap_memory, HuffBuff, array</column>
<column name="QuantBuff_address0">out, 6, ap_memory, QuantBuff, array</column>
<column name="QuantBuff_ce0">out, 1, ap_memory, QuantBuff, array</column>
<column name="QuantBuff_we0">out, 1, ap_memory, QuantBuff, array</column>
<column name="QuantBuff_d0">out, 32, ap_memory, QuantBuff, array</column>
</table>
</item>
</section>
</profile>
