============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 21 2020  05:04:58 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[3][0]/CP                                         0             0 R 
in_reg_reg[3][0]/Q        HS65_LS_DFPRQX27      32 125.1  152  +269     269 F 
S0[61].U0/e0[0] 
  g18426/A0                                                      +0     269   
  g18426/CO               HS65_LS_HA1X4          1   6.6   52  +148     417 F 
  g18388/A0                                                      +0     417   
  g18388/CO               HS65_LS_FA1X4          1   6.6   66  +161     578 F 
  g18332/A0                                                      +0     579   
  g18332/CO               HS65_LS_FA1X4          1   6.6   65  +168     747 F 
  g18293/A0                                                      +0     747   
  g18293/CO               HS65_LS_FA1X4          1   6.6   65  +168     915 F 
  g18244/A0                                                      +0     915   
  g18244/CO               HS65_LS_FA1X4          1   6.6   63  +168    1083 F 
  g18199/A0                                                      +0    1083   
  g18199/CO               HS65_LS_FA1X4          1   6.6   65  +167    1250 F 
  g18161/A0                                                      +0    1250   
  g18161/CO               HS65_LS_FA1X4          1   6.6   63  +168    1417 F 
  g18129/A0                                                      +0    1418   
  g18129/CO               HS65_LS_FA1X4          1   6.6   65  +167    1584 F 
  g18102/A0                                                      +0    1584   
  g18102/S0               HS65_LS_FA1X4          1   4.2   51  +223    1808 R 
  g18074/A0                                                      +0    1808   
  g18074/S0               HS65_LS_HA1X4          9  40.8  274  +276    2084 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                      +0    2084   
    g827/S0               HS65_LS_FA1X4          1   6.6   68  +316    2400 R 
    g813/A0                                                      +0    2401   
    g813/S0               HS65_LS_FA1X4          1   6.4   64  +233    2634 R 
    g302/B0                                                      +0    2634   
    g302/S0               HS65_LS_FA1X4          1   5.4   57  +231    2865 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1020/CI                                                     +0    2865   
    g1020/S0              HS65_LS_FA1X4          1   5.4   60  +224    3089 R 
    g1005/CI                                                     +0    3089   
    g1005/S0              HS65_LS_FA1X4          1   6.4   61  +205    3294 F 
    g282/B0                                                      +0    3294   
    g282/CO               HS65_LS_FA1X4          1   6.6   64  +167    3461 F 
    g281/A0                                                      +0    3461   
    g281/CO               HS65_LS_FA1X4          1   6.6   64  +167    3628 F 
    g280/A0                                                      +0    3628   
    g280/CO               HS65_LS_FA1X4          1   6.6   64  +167    3795 F 
    g279/A0                                                      +0    3795   
    g279/CO               HS65_LS_FA1X4          1   6.6   64  +167    3962 F 
    g278/A0                                                      +0    3962   
    g278/CO               HS65_LS_FA1X4          1   6.6   64  +167    4130 F 
    g277/A0                                                      +0    4130   
    g277/CO               HS65_LS_FA1X4          1   6.6   64  +167    4297 F 
    g276/A0                                                      +0    4297   
    g276/CO               HS65_LS_FA1X4          1   6.3   62  +166    4462 F 
    g275/A                                                       +0    4463   
    g275/Z                HS65_LSS_XOR3X2        1   3.6   92  +155    4617 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[61].U0/f7[10] 
reg_f7_reg[61][9]/D  <<<  HS65_LS_DFPHQX9                        +0    4618   
reg_f7_reg[61][9]/CP      setup                             0  +185    4803 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                     56593 R 
                          adjustments                          -100   56493   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :   51690ps 
Start-point  : in_reg_reg[3][0]/CP
End-point    : reg_f7_reg[61][9]/D
