{"Source Block": ["zipcpu/rtl/core/dblfetch.v@207:221@HdlStmProcess", "\t\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\t\tcache_valid[cache_write_addr] <= 1'b1;\n\t\tend\n\n\tinitial\to_i = {(32){1'b1}};\n\talways @(posedge i_clk)\n\t\tif ((i_stall_n)&&(o_wb_cyc)&&(i_wb_ack))\n\t\t\to_i <= i_wb_data;\n\t\telse\n\t\t\to_i <= cache[cache_read_addr];\n\n\tinitial\to_pc = 0;\n\talways @(posedge i_clk)\n\t\tif (i_new_pc)\n\t\t\to_pc <= i_pc;\n"], "Clone Blocks": [["zipcpu/rtl/core/dblfetch.v@214:228", "\t\t\to_i <= i_wb_data;\n\t\telse\n\t\t\to_i <= cache[cache_read_addr];\n\n\tinitial\to_pc = 0;\n\talways @(posedge i_clk)\n\t\tif (i_new_pc)\n\t\t\to_pc <= i_pc;\n\t\telse if ((o_v)&&(i_stall_n))\n\t\t\to_pc <= o_pc + 1'b1;\n\n\tassign\to_v = cache_valid[cache_read_addr];\n\n\tinitial\to_illegal = 1'b0;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/core/dblfetch.v@206:216", "\t\t\t\tcache_valid[cache_read_addr] <= 1'b0;\n\t\t\tif ((o_wb_cyc)&&(i_wb_ack))\n\t\t\t\tcache_valid[cache_write_addr] <= 1'b1;\n\t\tend\n\n\tinitial\to_i = {(32){1'b1}};\n\talways @(posedge i_clk)\n\t\tif ((i_stall_n)&&(o_wb_cyc)&&(i_wb_ack))\n\t\t\to_i <= i_wb_data;\n\t\telse\n\t\t\to_i <= cache[cache_read_addr];\n"]], "Diff Content": {"Delete": [[213, "\t\tif ((i_stall_n)&&(o_wb_cyc)&&(i_wb_ack))\n"]], "Add": [[213, "\t\tif (((i_stall_n)||(!o_v))&&(o_wb_cyc)&&(i_wb_ack))\n"]]}}