/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/prcm.bf cdefs_use_reg_comment=0               \
     cdefs_use_field_comment=0 cdefs_use_field_get=2 cdefs_use_field_set=2     \
     cdefs_use_field_shift=1 cdefs_use_field_shifted_mask=1                    \
     cdefs_use_field_shifter=0 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_PRCM_BFGEN_DEFS_
#define _CC26XX_PRCM_BFGEN_DEFS_

#define CC26XX_PRCM_INFRCLKDIVR_ADDR                 0x00000000
  #define CC26XX_PRCM_INFRCLKDIVR_RATIO            0x00000003
  #define CC26XX_PRCM_INFRCLKDIVR_RATIO_SHIFT      0
  #define CC26XX_PRCM_INFRCLKDIVR_RATIO_SET(x, v)  do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_INFRCLKDIVR_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_INFRCLKDIVR_RATIO_GET(x)     (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_INFRCLKDIVR_RATIO_DIV1       0x00000000
    #define CC26XX_PRCM_INFRCLKDIVR_RATIO_DIV2       0x00000001
    #define CC26XX_PRCM_INFRCLKDIVR_RATIO_DIV8       0x00000002
    #define CC26XX_PRCM_INFRCLKDIVR_RATIO_DIV32      0x00000003

#define CC26XX_PRCM_INFRCLKDIVS_ADDR                 0x00000004
  #define CC26XX_PRCM_INFRCLKDIVS_RATIO            0x00000003
  #define CC26XX_PRCM_INFRCLKDIVS_RATIO_SHIFT      0
  #define CC26XX_PRCM_INFRCLKDIVS_RATIO_SET(x, v)  do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_INFRCLKDIVS_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_INFRCLKDIVS_RATIO_GET(x)     (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_INFRCLKDIVS_RATIO_DIV1       0x00000000
    #define CC26XX_PRCM_INFRCLKDIVS_RATIO_DIV2       0x00000001
    #define CC26XX_PRCM_INFRCLKDIVS_RATIO_DIV8       0x00000002
    #define CC26XX_PRCM_INFRCLKDIVS_RATIO_DIV32      0x00000003

#define CC26XX_PRCM_INFRCLKDIVDS_ADDR                0x00000008
  #define CC26XX_PRCM_INFRCLKDIVDS_RATIO           0x00000003
  #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_SHIFT     0
  #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_SET(x, v) do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_INFRCLKDIVDS_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_GET(x)    (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_DIV1      0x00000000
    #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_DIV2      0x00000001
    #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_DIV8      0x00000002
    #define CC26XX_PRCM_INFRCLKDIVDS_RATIO_DIV32     0x00000003

#define CC26XX_PRCM_VDCTL_ADDR                       0x0000000c
  #define CC26XX_PRCM_VDCTL_ULDO                   0x00000001
  #define CC26XX_PRCM_VDCTL_ULDO_SHIFT             0
  #define CC26XX_PRCM_VDCTL_MCU_VD                 0x00000004
  #define CC26XX_PRCM_VDCTL_MCU_VD_SHIFT           2

#define CC26XX_PRCM_CLKLOADCTL_ADDR                  0x00000028
  #define CC26XX_PRCM_CLKLOADCTL_LOAD              0x00000001
  #define CC26XX_PRCM_CLKLOADCTL_LOAD_SHIFT        0
  #define CC26XX_PRCM_CLKLOADCTL_LOAD_DONE         0x00000002
  #define CC26XX_PRCM_CLKLOADCTL_LOAD_DONE_SHIFT   1

#define CC26XX_PRCM_RFCCLKG_ADDR                     0x0000002c
  #define CC26XX_PRCM_RFCCLKG_CLK_EN               0x00000001
  #define CC26XX_PRCM_RFCCLKG_CLK_EN_SHIFT         0

#define CC26XX_PRCM_VIMSCLKG_ADDR                    0x00000030
  #define CC26XX_PRCM_VIMSCLKG_CLK_EN              0x00000003
  #define CC26XX_PRCM_VIMSCLKG_CLK_EN_SHIFT        0
  #define CC26XX_PRCM_VIMSCLKG_CLK_EN_SET(x, v)    do { (x) = (((x) & ~0x3) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_VIMSCLKG_CLK_EN_GET(x)       (((x) >> 0) & 0x3)

#define CC26XX_PRCM_PERBUSCPUCLKG_ADDR               0x00000034

#define CC26XX_PRCM_PERBUSDMACLKG_ADDR               0x00000038

#define CC26XX_PRCM_SECDMACLKGR_ADDR                 0x0000003c
  #define CC26XX_PRCM_SECDMACLKGR_CRYPTO_CLK_EN    0x00000001
  #define CC26XX_PRCM_SECDMACLKGR_CRYPTO_CLK_EN_SHIFT 0
  #define CC26XX_PRCM_SECDMACLKGR_TRNG_CLK_EN      0x00000002
  #define CC26XX_PRCM_SECDMACLKGR_TRNG_CLK_EN_SHIFT 1
  #define CC26XX_PRCM_SECDMACLKGR_DMA_CLK_EN       0x00000100
  #define CC26XX_PRCM_SECDMACLKGR_DMA_CLK_EN_SHIFT 8

#define CC26XX_PRCM_SECDMACLKGS_ADDR                 0x00000040
  #define CC26XX_PRCM_SECDMACLKGS_CRYPTO_CLK_EN    0x00000001
  #define CC26XX_PRCM_SECDMACLKGS_CRYPTO_CLK_EN_SHIFT 0
  #define CC26XX_PRCM_SECDMACLKGS_TRNG_CLK_EN      0x00000002
  #define CC26XX_PRCM_SECDMACLKGS_TRNG_CLK_EN_SHIFT 1
  #define CC26XX_PRCM_SECDMACLKGS_DMA_CLK_EN       0x00000100
  #define CC26XX_PRCM_SECDMACLKGS_DMA_CLK_EN_SHIFT 8

#define CC26XX_PRCM_SECDMACLKGDS_ADDR                0x00000044
  #define CC26XX_PRCM_SECDMACLKGDS_CRYPTO_CLK_EN   0x00000001
  #define CC26XX_PRCM_SECDMACLKGDS_CRYPTO_CLK_EN_SHIFT 0
  #define CC26XX_PRCM_SECDMACLKGDS_TRNG_CLK_EN     0x00000002
  #define CC26XX_PRCM_SECDMACLKGDS_TRNG_CLK_EN_SHIFT 1
  #define CC26XX_PRCM_SECDMACLKGDS_DMA_CLK_EN      0x00000100
  #define CC26XX_PRCM_SECDMACLKGDS_DMA_CLK_EN_SHIFT 8

#define CC26XX_PRCM_GPIOCLKGR_ADDR                   0x00000048
  #define CC26XX_PRCM_GPIOCLKGR_CLK_EN             0x00000001
  #define CC26XX_PRCM_GPIOCLKGR_CLK_EN_SHIFT       0

#define CC26XX_PRCM_GPIOCLKGS_ADDR                   0x0000004c
  #define CC26XX_PRCM_GPIOCLKGS_CLK_EN             0x00000001
  #define CC26XX_PRCM_GPIOCLKGS_CLK_EN_SHIFT       0

#define CC26XX_PRCM_GPIOCLKGDS_ADDR                  0x00000050
  #define CC26XX_PRCM_GPIOCLKGDS_CLK_EN            0x00000001
  #define CC26XX_PRCM_GPIOCLKGDS_CLK_EN_SHIFT      0

#define CC26XX_PRCM_GPTCLKGR_ADDR                    0x00000054
  #define CC26XX_PRCM_GPTCLKGR_CLK_EN              0x0000000f
  #define CC26XX_PRCM_GPTCLKGR_CLK_EN_SHIFT        0
  #define CC26XX_PRCM_GPTCLKGR_CLK_EN_SET(x, v)    do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_GPTCLKGR_CLK_EN_##v) << 0)); } while(0)
  #define CC26XX_PRCM_GPTCLKGR_CLK_EN_GET(x)       (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_GPTCLKGR_CLK_EN_GPT0         0x00000001
    #define CC26XX_PRCM_GPTCLKGR_CLK_EN_GPT1         0x00000002
    #define CC26XX_PRCM_GPTCLKGR_CLK_EN_GPT2         0x00000004
    #define CC26XX_PRCM_GPTCLKGR_CLK_EN_GPT3         0x00000008

#define CC26XX_PRCM_GPTCLKGS_ADDR                    0x00000058
  #define CC26XX_PRCM_GPTCLKGS_CLK_EN              0x0000000f
  #define CC26XX_PRCM_GPTCLKGS_CLK_EN_SHIFT        0
  #define CC26XX_PRCM_GPTCLKGS_CLK_EN_SET(x, v)    do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_GPTCLKGS_CLK_EN_##v) << 0)); } while(0)
  #define CC26XX_PRCM_GPTCLKGS_CLK_EN_GET(x)       (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_GPTCLKGS_CLK_EN_GPT0         0x00000001
    #define CC26XX_PRCM_GPTCLKGS_CLK_EN_GPT1         0x00000002
    #define CC26XX_PRCM_GPTCLKGS_CLK_EN_GPT2         0x00000004
    #define CC26XX_PRCM_GPTCLKGS_CLK_EN_GPT3         0x00000008

#define CC26XX_PRCM_GPTCLKGDS_ADDR                   0x0000005c
  #define CC26XX_PRCM_GPTCLKGDS_CLK_EN             0x0000000f
  #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_SHIFT       0
  #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_SET(x, v)   do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_GPTCLKGDS_CLK_EN_##v) << 0)); } while(0)
  #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_GET(x)      (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_GPT0        0x00000001
    #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_GPT1        0x00000002
    #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_GPT2        0x00000004
    #define CC26XX_PRCM_GPTCLKGDS_CLK_EN_GPT3        0x00000008

#define CC26XX_PRCM_I2CCLKGR_ADDR                    0x00000060
  #define CC26XX_PRCM_I2CCLKGR_CLK_EN              0x00000001
  #define CC26XX_PRCM_I2CCLKGR_CLK_EN_SHIFT        0

#define CC26XX_PRCM_I2CCLKGS_ADDR                    0x00000064
  #define CC26XX_PRCM_I2CCLKGS_CLK_EN              0x00000001
  #define CC26XX_PRCM_I2CCLKGS_CLK_EN_SHIFT        0

#define CC26XX_PRCM_I2CCLKGDS_ADDR                   0x00000068
  #define CC26XX_PRCM_I2CCLKGDS_CLK_EN             0x00000001
  #define CC26XX_PRCM_I2CCLKGDS_CLK_EN_SHIFT       0

#define CC26XX_PRCM_UARTCLKGR_ADDR                   0x0000006c
  #define CC26XX_PRCM_UARTCLKGR_CLK_EN             0x00000001
  #define CC26XX_PRCM_UARTCLKGR_CLK_EN_SHIFT       0

#define CC26XX_PRCM_UARTCLKGS_ADDR                   0x00000070
  #define CC26XX_PRCM_UARTCLKGS_CLK_EN             0x00000001
  #define CC26XX_PRCM_UARTCLKGS_CLK_EN_SHIFT       0

#define CC26XX_PRCM_UARTCLKGDS_ADDR                  0x00000074
  #define CC26XX_PRCM_UARTCLKGDS_CLK_EN            0x00000001
  #define CC26XX_PRCM_UARTCLKGDS_CLK_EN_SHIFT      0

#define CC26XX_PRCM_SSICLKGR_ADDR                    0x00000078
  #define CC26XX_PRCM_SSICLKGR_CLK_EN              0x00000003
  #define CC26XX_PRCM_SSICLKGR_CLK_EN_SHIFT        0
  #define CC26XX_PRCM_SSICLKGR_CLK_EN_SET(x, v)    do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_SSICLKGR_CLK_EN_##v) << 0)); } while(0)
  #define CC26XX_PRCM_SSICLKGR_CLK_EN_GET(x)       (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_SSICLKGR_CLK_EN_SSI0         0x00000001
    #define CC26XX_PRCM_SSICLKGR_CLK_EN_SSI1         0x00000002

#define CC26XX_PRCM_SSICLKGS_ADDR                    0x0000007c
  #define CC26XX_PRCM_SSICLKGS_CLK_EN              0x00000003
  #define CC26XX_PRCM_SSICLKGS_CLK_EN_SHIFT        0
  #define CC26XX_PRCM_SSICLKGS_CLK_EN_SET(x, v)    do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_SSICLKGS_CLK_EN_##v) << 0)); } while(0)
  #define CC26XX_PRCM_SSICLKGS_CLK_EN_GET(x)       (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_SSICLKGS_CLK_EN_SSI0         0x00000001
    #define CC26XX_PRCM_SSICLKGS_CLK_EN_SSI1         0x00000002

#define CC26XX_PRCM_SSICLKGDS_ADDR                   0x00000080
  #define CC26XX_PRCM_SSICLKGDS_CLK_EN             0x00000003
  #define CC26XX_PRCM_SSICLKGDS_CLK_EN_SHIFT       0
  #define CC26XX_PRCM_SSICLKGDS_CLK_EN_SET(x, v)   do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_SSICLKGDS_CLK_EN_##v) << 0)); } while(0)
  #define CC26XX_PRCM_SSICLKGDS_CLK_EN_GET(x)      (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_SSICLKGDS_CLK_EN_SSI0        0x00000001
    #define CC26XX_PRCM_SSICLKGDS_CLK_EN_SSI1        0x00000002

#define CC26XX_PRCM_I2SCLKGR_ADDR                    0x00000084
  #define CC26XX_PRCM_I2SCLKGR_CLK_EN              0x00000001
  #define CC26XX_PRCM_I2SCLKGR_CLK_EN_SHIFT        0

#define CC26XX_PRCM_I2SCLKGS_ADDR                    0x00000088
  #define CC26XX_PRCM_I2SCLKGS_CLK_EN              0x00000001
  #define CC26XX_PRCM_I2SCLKGS_CLK_EN_SHIFT        0

#define CC26XX_PRCM_I2SCLKGDS_ADDR                   0x0000008c
  #define CC26XX_PRCM_I2SCLKGDS_CLK_EN             0x00000001
  #define CC26XX_PRCM_I2SCLKGDS_CLK_EN_SHIFT       0

#define CC26XX_PRCM_SYSBUSCLKDIV_ADDR                0x000000b4
  #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO           0x00000007
  #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_SHIFT     0
  #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_SET(x, v) do { (x) = (((x) & ~0x7) | ((CC26XX_PRCM_SYSBUSCLKDIV_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_GET(x)    (((x) >> 0) & 0x7)
    #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_DIV1      0x00000000
    #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_DIV2      0x00000001
    #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_DIV4      0x00000002
    #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_DIV8      0x00000003
    #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_DIV16     0x00000004
    #define CC26XX_PRCM_SYSBUSCLKDIV_RATIO_DIV32     0x00000005

#define CC26XX_PRCM_CPUCLKDIV_ADDR                   0x000000b8
  #define CC26XX_PRCM_CPUCLKDIV_RATIO              0x00000001
  #define CC26XX_PRCM_CPUCLKDIV_RATIO_SHIFT        0
  #define CC26XX_PRCM_CPUCLKDIV_RATIO_SET(x, v)    do { (x) = (((x) & ~0x1) | ((CC26XX_PRCM_CPUCLKDIV_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_CPUCLKDIV_RATIO_GET(x)       (((x) >> 0) & 0x1)
    #define CC26XX_PRCM_CPUCLKDIV_RATIO_DIV1         0x00000000
    #define CC26XX_PRCM_CPUCLKDIV_RATIO_DIV2         0x00000001

#define CC26XX_PRCM_PERBUSCPUCLKDIV_ADDR             0x000000bc
  #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO        0x0000000f
  #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_SHIFT  0
  #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_SET(x, v) do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_GET(x) (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV1   0x00000000
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV2   0x00000001
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV4   0x00000002
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV8   0x00000003
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV16  0x00000004
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV32  0x00000005
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV64  0x00000006
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV128 0x00000007
    #define CC26XX_PRCM_PERBUSCPUCLKDIV_RATIO_DIV256 0x00000008

#define CC26XX_PRCM_PERBUSDMACLKDIV_ADDR             0x000000c0

#define CC26XX_PRCM_PERDMACLKDIV_ADDR                0x000000c4
  #define CC26XX_PRCM_PERDMACLKDIV_RATIO           0x0000000f
  #define CC26XX_PRCM_PERDMACLKDIV_RATIO_SHIFT     0
  #define CC26XX_PRCM_PERDMACLKDIV_RATIO_SET(x, v) do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_PERDMACLKDIV_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_PERDMACLKDIV_RATIO_GET(x)    (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV1      0x00000000
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV2      0x00000001
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV4      0x00000002
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV8      0x00000003
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV16     0x00000004
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV32     0x00000005
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV64     0x00000006
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV128    0x00000007
    #define CC26XX_PRCM_PERDMACLKDIV_RATIO_DIV256    0x00000008

#define CC26XX_PRCM_I2SBCLKSEL_ADDR                  0x000000c8
  #define CC26XX_PRCM_I2SBCLKSEL_SRC               0x00000001
  #define CC26XX_PRCM_I2SBCLKSEL_SRC_SHIFT         0

#define CC26XX_PRCM_GPTCLKDIV_ADDR                   0x000000cc
  #define CC26XX_PRCM_GPTCLKDIV_RATIO              0x0000000f
  #define CC26XX_PRCM_GPTCLKDIV_RATIO_SHIFT        0
  #define CC26XX_PRCM_GPTCLKDIV_RATIO_SET(x, v)    do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_GPTCLKDIV_RATIO_##v) << 0)); } while(0)
  #define CC26XX_PRCM_GPTCLKDIV_RATIO_GET(x)       (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV1         0x00000000
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV2         0x00000001
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV4         0x00000002
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV8         0x00000003
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV16        0x00000004
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV32        0x00000005
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV64        0x00000006
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV128       0x00000007
    #define CC26XX_PRCM_GPTCLKDIV_RATIO_DIV256       0x00000008

#define CC26XX_PRCM_I2SCLKCTL_ADDR                   0x000000d0
  #define CC26XX_PRCM_I2SCLKCTL_EN                 0x00000001
  #define CC26XX_PRCM_I2SCLKCTL_EN_SHIFT           0
  #define CC26XX_PRCM_I2SCLKCTL_WCLK_PHASE         0x00000006
  #define CC26XX_PRCM_I2SCLKCTL_WCLK_PHASE_SHIFT   1
  #define CC26XX_PRCM_I2SCLKCTL_WCLK_PHASE_SET(x, v) do { (x) = (((x) & ~0x6) | ((v) << 1)); } while(0)
  #define CC26XX_PRCM_I2SCLKCTL_WCLK_PHASE_GET(x)  (((x) >> 1) & 0x3)
  #define CC26XX_PRCM_I2SCLKCTL_SMPL_ON_POSEDGE    0x00000008
  #define CC26XX_PRCM_I2SCLKCTL_SMPL_ON_POSEDGE_SHIFT 3

#define CC26XX_PRCM_I2SMCLKDIV_ADDR                  0x000000d4
  #define CC26XX_PRCM_I2SMCLKDIV_MDIV              0x000003ff
  #define CC26XX_PRCM_I2SMCLKDIV_MDIV_SHIFT        0
  #define CC26XX_PRCM_I2SMCLKDIV_MDIV_SET(x, v)    do { (x) = (((x) & ~0x3ff) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_I2SMCLKDIV_MDIV_GET(x)       (((x) >> 0) & 0x3ff)

#define CC26XX_PRCM_I2SBCLKDIV_ADDR                  0x000000d8
  #define CC26XX_PRCM_I2SBCLKDIV_BDIV              0x000003ff
  #define CC26XX_PRCM_I2SBCLKDIV_BDIV_SHIFT        0
  #define CC26XX_PRCM_I2SBCLKDIV_BDIV_SET(x, v)    do { (x) = (((x) & ~0x3ff) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_I2SBCLKDIV_BDIV_GET(x)       (((x) >> 0) & 0x3ff)

#define CC26XX_PRCM_I2SWCLKDIV_ADDR                  0x000000dc
  #define CC26XX_PRCM_I2SWCLKDIV_WDIV              0x0000ffff
  #define CC26XX_PRCM_I2SWCLKDIV_WDIV_SHIFT        0
  #define CC26XX_PRCM_I2SWCLKDIV_WDIV_SET(x, v)    do { (x) = (((x) & ~0xffff) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_I2SWCLKDIV_WDIV_GET(x)       (((x) >> 0) & 0xffff)

#define CC26XX_PRCM_RESETSECDMA_ADDR                 0x000000f0
  #define CC26XX_PRCM_RESETSECDMA_CRYPTO           0x00000001
  #define CC26XX_PRCM_RESETSECDMA_CRYPTO_SHIFT     0
  #define CC26XX_PRCM_RESETSECDMA_TRNG             0x00000002
  #define CC26XX_PRCM_RESETSECDMA_TRNG_SHIFT       1
  #define CC26XX_PRCM_RESETSECDMA_DMA              0x00000100
  #define CC26XX_PRCM_RESETSECDMA_DMA_SHIFT        8

#define CC26XX_PRCM_RESETGPIO_ADDR                   0x000000f4
  #define CC26XX_PRCM_RESETGPIO_GPIO               0x00000001
  #define CC26XX_PRCM_RESETGPIO_GPIO_SHIFT         0

#define CC26XX_PRCM_RESETGPT_ADDR                    0x000000f8
  #define CC26XX_PRCM_RESETGPT_GPT                 0x0000000f
  #define CC26XX_PRCM_RESETGPT_GPT_SHIFT           0
  #define CC26XX_PRCM_RESETGPT_GPT_SET(x, v)       do { (x) = (((x) & ~0xf) | ((CC26XX_PRCM_RESETGPT_GPT_##v) << 0)); } while(0)
  #define CC26XX_PRCM_RESETGPT_GPT_GET(x)          (((x) >> 0) & 0xf)
    #define CC26XX_PRCM_RESETGPT_GPT_GPT0            0x00000001
    #define CC26XX_PRCM_RESETGPT_GPT_GPT1            0x00000002
    #define CC26XX_PRCM_RESETGPT_GPT_GPT2            0x00000004
    #define CC26XX_PRCM_RESETGPT_GPT_GPT3            0x00000008

#define CC26XX_PRCM_RESETI2C_ADDR                    0x000000fc
  #define CC26XX_PRCM_RESETI2C_I2C                 0x00000001
  #define CC26XX_PRCM_RESETI2C_I2C_SHIFT           0

#define CC26XX_PRCM_RESETUART_ADDR                   0x00000100
  #define CC26XX_PRCM_RESETUART_UART               0x00000001
  #define CC26XX_PRCM_RESETUART_UART_SHIFT         0

#define CC26XX_PRCM_RESETSSI_ADDR                    0x00000104
  #define CC26XX_PRCM_RESETSSI_SSI                 0x00000003
  #define CC26XX_PRCM_RESETSSI_SSI_SHIFT           0
  #define CC26XX_PRCM_RESETSSI_SSI_SET(x, v)       do { (x) = (((x) & ~0x3) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_RESETSSI_SSI_GET(x)          (((x) >> 0) & 0x3)

#define CC26XX_PRCM_RESETI2S_ADDR                    0x00000108
  #define CC26XX_PRCM_RESETI2S_I2S                 0x00000001
  #define CC26XX_PRCM_RESETI2S_I2S_SHIFT           0

#define CC26XX_PRCM_SWRESET_ADDR                     0x0000010c
  #define CC26XX_PRCM_SWRESET_CPU                  0x00000001
  #define CC26XX_PRCM_SWRESET_CPU_SHIFT            0
  #define CC26XX_PRCM_SWRESET_RFC                  0x00000002
  #define CC26XX_PRCM_SWRESET_RFC_SHIFT            1
  #define CC26XX_PRCM_SWRESET_MCU                  0x00000004
  #define CC26XX_PRCM_SWRESET_MCU_SHIFT            2

#define CC26XX_PRCM_WARMRESET_ADDR                   0x00000110
  #define CC26XX_PRCM_WARMRESET_WDT_STAT           0x00000001
  #define CC26XX_PRCM_WARMRESET_WDT_STAT_SHIFT     0
  #define CC26XX_PRCM_WARMRESET_LOCKUP_STAT        0x00000002
  #define CC26XX_PRCM_WARMRESET_LOCKUP_STAT_SHIFT  1
  #define CC26XX_PRCM_WARMRESET_WR_TO_PINRESET     0x00000004
  #define CC26XX_PRCM_WARMRESET_WR_TO_PINRESET_SHIFT 2

#define CC26XX_PRCM_PDCTL0_ADDR                      0x0000012c
  #define CC26XX_PRCM_PDCTL0_RFC_ON                0x00000001
  #define CC26XX_PRCM_PDCTL0_RFC_ON_SHIFT          0
  #define CC26XX_PRCM_PDCTL0_SERIAL_ON             0x00000002
  #define CC26XX_PRCM_PDCTL0_SERIAL_ON_SHIFT       1
  #define CC26XX_PRCM_PDCTL0_PERIPH_ON             0x00000004
  #define CC26XX_PRCM_PDCTL0_PERIPH_ON_SHIFT       2

#define CC26XX_PRCM_PDCTL0RFC_ADDR                   0x00000130
  #define CC26XX_PRCM_PDCTL0RFC_ON                 0x00000001
  #define CC26XX_PRCM_PDCTL0RFC_ON_SHIFT           0

#define CC26XX_PRCM_PDCTL0SERIAL_ADDR                0x00000134
  #define CC26XX_PRCM_PDCTL0SERIAL_ON              0x00000001
  #define CC26XX_PRCM_PDCTL0SERIAL_ON_SHIFT        0

#define CC26XX_PRCM_PDCTL0PERIPH_ADDR                0x00000138
  #define CC26XX_PRCM_PDCTL0PERIPH_ON              0x00000001
  #define CC26XX_PRCM_PDCTL0PERIPH_ON_SHIFT        0

#define CC26XX_PRCM_PDSTAT0_ADDR                     0x00000140
  #define CC26XX_PRCM_PDSTAT0_RFC_ON               0x00000001
  #define CC26XX_PRCM_PDSTAT0_RFC_ON_SHIFT         0
  #define CC26XX_PRCM_PDSTAT0_SERIAL_ON            0x00000002
  #define CC26XX_PRCM_PDSTAT0_SERIAL_ON_SHIFT      1
  #define CC26XX_PRCM_PDSTAT0_PERIPH_ON            0x00000004
  #define CC26XX_PRCM_PDSTAT0_PERIPH_ON_SHIFT      2

#define CC26XX_PRCM_PDSTAT0RFC_ADDR                  0x00000144
  #define CC26XX_PRCM_PDSTAT0RFC_ON                0x00000001
  #define CC26XX_PRCM_PDSTAT0RFC_ON_SHIFT          0

#define CC26XX_PRCM_PDSTAT0SERIAL_ADDR               0x00000148
  #define CC26XX_PRCM_PDSTAT0SERIAL_ON             0x00000001
  #define CC26XX_PRCM_PDSTAT0SERIAL_ON_SHIFT       0

#define CC26XX_PRCM_PDSTAT0PERIPH_ADDR               0x0000014c
  #define CC26XX_PRCM_PDSTAT0PERIPH_ON             0x00000001
  #define CC26XX_PRCM_PDSTAT0PERIPH_ON_SHIFT       0

#define CC26XX_PRCM_PDCTL1_ADDR                      0x0000017c
  #define CC26XX_PRCM_PDCTL1_CPU_ON                0x00000002
  #define CC26XX_PRCM_PDCTL1_CPU_ON_SHIFT          1
  #define CC26XX_PRCM_PDCTL1_RFC_ON                0x00000004
  #define CC26XX_PRCM_PDCTL1_RFC_ON_SHIFT          2
  #define CC26XX_PRCM_PDCTL1_VIMS_MODE             0x00000008
  #define CC26XX_PRCM_PDCTL1_VIMS_MODE_SHIFT       3

#define CC26XX_PRCM_PDCTL1CPU_ADDR                   0x00000184
  #define CC26XX_PRCM_PDCTL1CPU_ON                 0x00000001
  #define CC26XX_PRCM_PDCTL1CPU_ON_SHIFT           0

#define CC26XX_PRCM_PDCTL1RFC_ADDR                   0x00000188
  #define CC26XX_PRCM_PDCTL1RFC_ON                 0x00000001
  #define CC26XX_PRCM_PDCTL1RFC_ON_SHIFT           0

#define CC26XX_PRCM_PDCTL1VIMS_ADDR                  0x0000018c
  #define CC26XX_PRCM_PDCTL1VIMS_ON                0x00000001
  #define CC26XX_PRCM_PDCTL1VIMS_ON_SHIFT          0

#define CC26XX_PRCM_PDSTAT1_ADDR                     0x00000194
  #define CC26XX_PRCM_PDSTAT1_CPU_ON               0x00000002
  #define CC26XX_PRCM_PDSTAT1_CPU_ON_SHIFT         1
  #define CC26XX_PRCM_PDSTAT1_RFC_ON               0x00000004
  #define CC26XX_PRCM_PDSTAT1_RFC_ON_SHIFT         2
  #define CC26XX_PRCM_PDSTAT1_VIMS_MODE            0x00000008
  #define CC26XX_PRCM_PDSTAT1_VIMS_MODE_SHIFT      3
  #define CC26XX_PRCM_PDSTAT1_BUS_ON               0x00000010
  #define CC26XX_PRCM_PDSTAT1_BUS_ON_SHIFT         4

#define CC26XX_PRCM_PDSTAT1BUS_ADDR                  0x00000198
  #define CC26XX_PRCM_PDSTAT1BUS_ON                0x00000001
  #define CC26XX_PRCM_PDSTAT1BUS_ON_SHIFT          0

#define CC26XX_PRCM_PDSTAT1RFC_ADDR                  0x0000019c
  #define CC26XX_PRCM_PDSTAT1RFC_ON                0x00000001
  #define CC26XX_PRCM_PDSTAT1RFC_ON_SHIFT          0

#define CC26XX_PRCM_PDSTAT1CPU_ADDR                  0x000001a0
  #define CC26XX_PRCM_PDSTAT1CPU_ON                0x00000001
  #define CC26XX_PRCM_PDSTAT1CPU_ON_SHIFT          0

#define CC26XX_PRCM_PDSTAT1VIMS_ADDR                 0x000001a4
  #define CC26XX_PRCM_PDSTAT1VIMS_ON               0x00000001
  #define CC26XX_PRCM_PDSTAT1VIMS_ON_SHIFT         0

#define CC26XX_PRCM_RFCBITS_ADDR                     0x000001cc
  #define CC26XX_PRCM_RFCBITS_READ                 0xffffffff
  #define CC26XX_PRCM_RFCBITS_READ_SHIFT           0
  #define CC26XX_PRCM_RFCBITS_READ_SET(x, v)       do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_RFCBITS_READ_GET(x)          (((x) >> 0) & 0xffffffff)

#define CC26XX_PRCM_RFCMODESEL_ADDR                  0x000001d0
  #define CC26XX_PRCM_RFCMODESEL_CURR              0x00000007
  #define CC26XX_PRCM_RFCMODESEL_CURR_SHIFT        0
  #define CC26XX_PRCM_RFCMODESEL_CURR_SET(x, v)    do { (x) = (((x) & ~0x7) | ((CC26XX_PRCM_RFCMODESEL_CURR_##v) << 0)); } while(0)
  #define CC26XX_PRCM_RFCMODESEL_CURR_GET(x)       (((x) >> 0) & 0x7)
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE0        0x00000000
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE1        0x00000001
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE2        0x00000002
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE3        0x00000003
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE4        0x00000004
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE5        0x00000005
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE6        0x00000006
    #define CC26XX_PRCM_RFCMODESEL_CURR_MODE7        0x00000007

#define CC26XX_PRCM_PWRPROFSTAT_ADDR                 0x000001e0
  #define CC26XX_PRCM_PWRPROFSTAT_VALUE            0x000000ff
  #define CC26XX_PRCM_PWRPROFSTAT_VALUE_SHIFT      0
  #define CC26XX_PRCM_PWRPROFSTAT_VALUE_SET(x, v)  do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_PWRPROFSTAT_VALUE_GET(x)     (((x) >> 0) & 0xff)

#define CC26XX_PRCM_RAMRETEN_ADDR                    0x00000224
  #define CC26XX_PRCM_RAMRETEN_VIMS                0x00000003
  #define CC26XX_PRCM_RAMRETEN_VIMS_SHIFT          0
  #define CC26XX_PRCM_RAMRETEN_VIMS_SET(x, v)      do { (x) = (((x) & ~0x3) | ((v) << 0)); } while(0)
  #define CC26XX_PRCM_RAMRETEN_VIMS_GET(x)         (((x) >> 0) & 0x3)
  #define CC26XX_PRCM_RAMRETEN_RFC                 0x00000004
  #define CC26XX_PRCM_RAMRETEN_RFC_SHIFT           2

#define CC26XX_PRCM_PDRETEN_ADDR                     0x0000022c
  #define CC26XX_PRCM_PDRETEN_CLKCTL               0x00000001
  #define CC26XX_PRCM_PDRETEN_CLKCTL_SHIFT         0
  #define CC26XX_PRCM_PDRETEN_CPU                  0x00000002
  #define CC26XX_PRCM_PDRETEN_CPU_SHIFT            1
  #define CC26XX_PRCM_PDRETEN_BUS                  0x00000008
  #define CC26XX_PRCM_PDRETEN_BUS_SHIFT            3
  #define CC26XX_PRCM_PDRETEN_RFC                  0x00000010
  #define CC26XX_PRCM_PDRETEN_RFC_SHIFT            4
  #define CC26XX_PRCM_PDRETEN_SERIAL               0x00000020
  #define CC26XX_PRCM_PDRETEN_SERIAL_SHIFT         5
  #define CC26XX_PRCM_PDRETEN_PERIPH               0x00000040
  #define CC26XX_PRCM_PDRETEN_PERIPH_SHIFT         6

#define CC26XX_PRCM_RAMHWOPT_ADDR                    0x00000250
  #define CC26XX_PRCM_RAMHWOPT_SIZE                0x00000003
  #define CC26XX_PRCM_RAMHWOPT_SIZE_SHIFT          0
  #define CC26XX_PRCM_RAMHWOPT_SIZE_SET(x, v)      do { (x) = (((x) & ~0x3) | ((CC26XX_PRCM_RAMHWOPT_SIZE_##v) << 0)); } while(0)
  #define CC26XX_PRCM_RAMHWOPT_SIZE_GET(x)         (((x) >> 0) & 0x3)
    #define CC26XX_PRCM_RAMHWOPT_SIZE_4K             0x00000000
    #define CC26XX_PRCM_RAMHWOPT_SIZE_10K            0x00000001
    #define CC26XX_PRCM_RAMHWOPT_SIZE_16K            0x00000002
    #define CC26XX_PRCM_RAMHWOPT_SIZE_20K            0x00000003

#define CC26XX_PRCM_CLKGOVR_ADDR                     0x0000026c
  #define CC26XX_PRCM_CLKGOVR_RFC                  0x00000002
  #define CC26XX_PRCM_CLKGOVR_RFC_SHIFT            1
  #define CC26XX_PRCM_CLKGOVR_FLASH                0x00000004
  #define CC26XX_PRCM_CLKGOVR_FLASH_SHIFT          2
  #define CC26XX_PRCM_CLKGOVR_CRYPTO               0x00000010
  #define CC26XX_PRCM_CLKGOVR_CRYPTO_SHIFT         4
  #define CC26XX_PRCM_CLKGOVR_TRNG                 0x00000020
  #define CC26XX_PRCM_CLKGOVR_TRNG_SHIFT           5
  #define CC26XX_PRCM_CLKGOVR_DMA                  0x00000040
  #define CC26XX_PRCM_CLKGOVR_DMA_SHIFT            6
  #define CC26XX_PRCM_CLKGOVR_GPIO                 0x00000080
  #define CC26XX_PRCM_CLKGOVR_GPIO_SHIFT           7
  #define CC26XX_PRCM_CLKGOVR_GPT0                 0x00000100
  #define CC26XX_PRCM_CLKGOVR_GPT0_SHIFT           8
  #define CC26XX_PRCM_CLKGOVR_GPT1                 0x00000200
  #define CC26XX_PRCM_CLKGOVR_GPT1_SHIFT           9
  #define CC26XX_PRCM_CLKGOVR_GPT2                 0x00000400
  #define CC26XX_PRCM_CLKGOVR_GPT2_SHIFT           10
  #define CC26XX_PRCM_CLKGOVR_GPT3                 0x00000800
  #define CC26XX_PRCM_CLKGOVR_GPT3_SHIFT           11
  #define CC26XX_PRCM_CLKGOVR_PERDMA               0x00002000
  #define CC26XX_PRCM_CLKGOVR_PERDMA_SHIFT         13
  #define CC26XX_PRCM_CLKGOVR_I2C0                 0x00004000
  #define CC26XX_PRCM_CLKGOVR_I2C0_SHIFT           14
  #define CC26XX_PRCM_CLKGOVR_UART0                0x00010000
  #define CC26XX_PRCM_CLKGOVR_UART0_SHIFT          16
  #define CC26XX_PRCM_CLKGOVR_SSI0                 0x00040000
  #define CC26XX_PRCM_CLKGOVR_SSI0_SHIFT           18
  #define CC26XX_PRCM_CLKGOVR_SSI1                 0x00080000
  #define CC26XX_PRCM_CLKGOVR_SSI1_SHIFT           19
  #define CC26XX_PRCM_CLKGOVR_I2S0                 0x00100000
  #define CC26XX_PRCM_CLKGOVR_I2S0_SHIFT           20

#define CC26XX_PRCM_SYSRESETDBG_ADDR                 0x00000270
  #define CC26XX_PRCM_SYSRESETDBG_TRIG             0x00000001
  #define CC26XX_PRCM_SYSRESETDBG_TRIG_SHIFT       0

#define CC26XX_PRCM_PDFORCEON_ADDR                   0x00000278
  #define CC26XX_PRCM_PDFORCEON_VIMS               0x00000001
  #define CC26XX_PRCM_PDFORCEON_VIMS_SHIFT         0
  #define CC26XX_PRCM_PDFORCEON_RFC                0x00000002
  #define CC26XX_PRCM_PDFORCEON_RFC_SHIFT          1
  #define CC26XX_PRCM_PDFORCEON_PERIPH             0x00000004
  #define CC26XX_PRCM_PDFORCEON_PERIPH_SHIFT       2
  #define CC26XX_PRCM_PDFORCEON_SERIAL             0x00000008
  #define CC26XX_PRCM_PDFORCEON_SERIAL_SHIFT       3

#define CC26XX_PRCM_PDTEST_ADDR                      0x0000027c
  #define CC26XX_PRCM_PDTEST_ON                    0x00000001
  #define CC26XX_PRCM_PDTEST_ON_SHIFT              0

#endif

