
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               492105972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    95201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6464.50                       # Real time elapsed on the host
host_tick_rate                               76124369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613386313                       # Number of instructions simulated
sim_ops                                     615425076                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.492106                       # Number of seconds simulated
sim_ticks                                492105972500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.628051                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77579322                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89554505                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8666072                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120352957                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11653289                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11815467                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          162178                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156052779                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052984                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509394                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5656798                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138963370                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17243919                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57278527                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561776348                       # Number of instructions committed
system.cpu0.commit.committedOps             562287010                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    891539319                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.630692                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.423920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    627061073     70.33%     70.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156945080     17.60%     87.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35950396      4.03%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34940838      3.92%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11777090      1.32%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4412128      0.49%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       963293      0.11%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2245502      0.25%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17243919      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    891539319                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672013                       # Number of function calls committed.
system.cpu0.commit.int_insts                543424785                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174754777                       # Number of loads committed
system.cpu0.commit.membars                    1019943                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019949      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311034026     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175264163     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69813893     12.42%    100.00% # Class of committed instruction
=======
final_tick                               545000899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701552                       # Number of bytes of host memory used
host_op_rate                                    60374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10179.59                       # Real time elapsed on the host
host_tick_rate                               53538572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612545295                       # Number of instructions simulated
sim_ops                                     614582868                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.545001                       # Number of seconds simulated
sim_ticks                                545000899500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.080402                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               83398060                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94684014                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14751271                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121875481                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10662302                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10942130                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          279828                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157497865                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061437                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018192                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8281553                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143202936                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15571885                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44017460                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580282279                       # Number of instructions committed
system.cpu0.commit.committedOps             581301754                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    994558163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.584482                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.338223                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    713015979     71.69%     71.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165989938     16.69%     88.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42345506      4.26%     92.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37306172      3.75%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12481414      1.25%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4194939      0.42%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2339453      0.24%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1312877      0.13%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15571885      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    994558163                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887247                       # Number of function calls committed.
system.cpu0.commit.int_insts                561281048                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949507                       # Number of loads committed
system.cpu0.commit.membars                    2037573                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037579      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322227566     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967691     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70914027     12.20%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total        562287010                       # Class of committed instruction
system.cpu0.commit.refs                     245078084                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561776348                       # Number of Instructions Simulated
system.cpu0.committedOps                    562287010                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.727449                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.727449                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            107205094                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3013933                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75863221                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632060069                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               349150989                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438011300                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5661755                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9638541                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2515356                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        581301754                       # Class of committed instruction
system.cpu0.commit.refs                     251881746                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580282279                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301754                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.858496                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.858496                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176235788                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6479649                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81387558                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             645012062                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               373050146                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                445481258                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8286128                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9710965                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3073699                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  156052779                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102911764                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    553417217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2925550                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     653341415                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17342074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160806                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         340456018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89232611                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.673242                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         902544494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.724823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.939170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               445376757     49.35%     49.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               337967183     37.45%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61676834      6.83%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43718189      4.84%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10675123      1.18%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1815701      0.20%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  293484      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     479      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020744      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           902544494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                       67895503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5763643                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146643268                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.630736                       # Inst execution rate
system.cpu0.iew.exec_refs                   275398663                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77587670                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               88090716                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198401904                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            682587                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2843223                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78926553                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          619552449                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197810993                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3916998                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612091878                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                506219                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1761190                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5661755                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2866664                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69512                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9404509                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30173                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5339                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3520936                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23647127                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8603246                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5339                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       823281                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4940362                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271294644                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605616623                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837932                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227326431                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.624064                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605713423                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745085364                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387126502                       # number of integer regfile writes
system.cpu0.ipc                              0.578888                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.578888                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020963      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332700917     54.01%     54.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213311      0.68%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.17%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199582866     32.40%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77472698     12.58%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  157497865                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                108992889                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    632520388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3954429                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     663434572                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           62                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29511708                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146041                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         358850480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94060362                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.615173                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1006127019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913353                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               538434924     53.52%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               348229846     34.61%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62113002      6.17%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43843098      4.36%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10383797      1.03%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1840296      0.18%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261703      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     447      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1019906      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1006127019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       72325515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8400223                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147082017                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.571378                       # Inst execution rate
system.cpu0.iew.exec_refs                   274961633                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74356399                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148731110                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            202110786                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021094                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5339722                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75172894                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625301618                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            200605234                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7116568                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            616204551                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1037557                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2122232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8286128                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4302502                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8867296                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57269                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5148                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2194742                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22161279                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3240655                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5148                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       875845                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7524378                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274050362                       # num instructions consuming a value
system.cpu0.iew.wb_count                    608944583                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840069                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230221091                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.564647                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     608993242                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               750841504                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392064206                       # number of integer regfile writes
system.cpu0.ipc                              0.538069                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538069                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038437      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337766194     54.19%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213009      0.68%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018047      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           204616514     32.83%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73668860     11.82%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total             616008876                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     701353                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001139                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 122140     17.41%     17.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                493433     70.35%     87.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                85769     12.23%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.FU_type_0::total             623321119                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1216096                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001951                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 192510     15.83%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                890047     73.19%     89.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               133532     10.98%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses             615689204                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2135318459                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605616570                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        676822474                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617509796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616008876                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2042653                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57265436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            54980                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        510309                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14041344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    902544494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.682525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867282                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          473402428     52.45%     52.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287471838     31.85%     84.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104026005     11.53%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31346453      3.47%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5604714      0.62%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             300761      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             274910      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              65532      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              51853      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      902544494                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.634773                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses             622498716                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2254065030                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    608944531                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669305826                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622242771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623321119                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058847                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43999861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            79797                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15270211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1006127019                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          567990777     56.45%     56.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298155721     29.63%     86.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102034704     10.14%     96.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32285159      3.21%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4822690      0.48%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             310404      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             366528      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              89723      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71313      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1006127019                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.577977                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads          8234210                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1531332                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198401904                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78926553                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1034                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       970439997                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13771977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95039710                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357808895                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3687313                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               355130556                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3150656                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8948                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766074375                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628369366                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403355982                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434063936                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5477819                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5661755                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12539456                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45547083                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766074331                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        109081                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3135                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7795821                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3130                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1493848054                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1250143379                       # The number of ROB writes
system.cpu0.timesIdled                       11197186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1001                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.785949                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2899415                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3633992                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           387742                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4808489                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136077                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139298                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3221                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5427015                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8810                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509183                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288204                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419693                       # Number of branches committed
system.cpu1.commit.bw_lim_events               459998                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528239                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2262891                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244549                       # Number of instructions committed
system.cpu1.commit.committedOps              19753938                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115155974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171541                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.813182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106861258     92.80%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4138026      3.59%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1421766      1.23%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1286429      1.12%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323138      0.28%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       121042      0.11%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       474872      0.41%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69445      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       459998      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115155974                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227458                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553353                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320355                       # Number of loads committed
system.cpu1.commit.membars                    1018438                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018438      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646229     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829538     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259595      6.38%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         10000579                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2337212                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           202110786                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75172894                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    875                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1078452534                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11549271                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160362994                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370569272                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6717384                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               382665621                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3200672                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10780                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777981628                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             639184871                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          416249576                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438373982                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6288608                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8286128                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16346022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45680300                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777981584                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92272                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2786                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13963207                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2780                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1604294585                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262216997                       # The number of ROB writes
system.cpu0.timesIdled                       10903696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  842                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.023106                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4411532                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4955491                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           818625                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7558934                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            255803                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         399037                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          143234                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8526840                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3225                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485010                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095514                       # Number of branches committed
system.cpu1.commit.bw_lim_events               712837                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3559041                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263016                       # Number of instructions committed
system.cpu1.commit.committedOps              33281114                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191471722                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177327419     92.61%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7149153      3.73%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2495301      1.30%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2115347      1.10%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       432020      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188776      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       935421      0.49%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       115448      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       712837      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191471722                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320806                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047784                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248572                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082647     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266500     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895859      5.70%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         19753938                       # Class of committed instruction
system.cpu1.commit.refs                       7089145                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244549                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753938                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.039899                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.039899                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101528719                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               104906                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2758680                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23046557                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3898675                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8747032                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288634                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               260472                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1171002                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         33281114                       # Class of committed instruction
system.cpu1.commit.refs                      12162371                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263016                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281114                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.969095                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.969095                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170125548                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337074                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4245438                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39054817                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6219348                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13378062                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485198                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               625121                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2032084                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                    5427015                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3603255                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111204440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71324                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23597024                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 776354                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046690                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4041388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3035492                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.203011                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115634062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.208484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.635039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100575075     86.98%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9321842      8.06%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3395162      2.94%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1698666      1.47%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  435028      0.38%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   90546      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117556      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     177      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115634062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         601079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              305931                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4751745                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183723                       # Inst execution rate
system.cpu1.iew.exec_refs                     7699037                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849586                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               88960699                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5926250                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510037                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308947                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1921312                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22011619                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5849451                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270347                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21355100                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                423792                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               968646                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288634                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1986336                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          143989                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6764                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1197                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       605895                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152522                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           435                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91933                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        213998                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12008206                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21114684                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850794                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10216512                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181655                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21123005                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26623358                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14139212                       # number of integer regfile writes
system.cpu1.ipc                              0.165566                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165566                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018649      4.71%      4.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12823089     59.30%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6427297     29.72%     93.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356265      6.27%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                    8526840                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6243569                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184797209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               114788                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39855067                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1637632                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044277                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6624177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4667335                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206952                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192240240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.646264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167364000     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14852762      7.73%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5572312      2.90%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3355367      1.75%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  799225      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166400      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129921      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     240      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192240240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         340764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              505964                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7591591                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184018                       # Inst execution rate
system.cpu1.iew.exec_refs                    12809194                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943999                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147719382                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9952780                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018588                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           819259                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2981521                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36834377                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9865195                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           621719                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35438417                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                726644                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1500249                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485198                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3376480                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          164832                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5696                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       704208                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        67722                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           132                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87094                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        418870                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20335913                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35228538                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866096                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17612854                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182928                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35236510                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43635558                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23873317                       # number of integer regfile writes
system.cpu1.ipc                              0.167530                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167530                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036071      5.65%      5.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21139449     58.62%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10950395     30.37%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934077      5.36%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              21625447                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              36060136                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     560441                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025916                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  92333     16.48%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                417616     74.52%     90.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                50488      9.01%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    1050746                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029139                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 154883     14.74%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804100     76.53%     91.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91759      8.73%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              21167223                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159472985                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21114672                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24269558                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20482998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21625447                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528621                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2257680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            27616                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           382                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       969981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115634062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.628795                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102162955     88.35%     88.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8774217      7.59%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2771682      2.40%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             944851      0.82%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             698333      0.60%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              92246      0.08%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             133123      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              33227      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23428      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115634062                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186049                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              35074795                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265469314                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35228526                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40387728                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33779700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36060136                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054677                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3553262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58084                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1537667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192240240                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.624054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169175338     88.00%     88.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15860096      8.25%     96.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4001697      2.08%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1471664      0.77%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1289076      0.67%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             141046      0.07%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219973      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              50518      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              30832      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192240240                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187247                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          3267068                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          346063                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5926250                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1921312                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       116235141                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   867958643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               94568278                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165872                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3288597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4429979                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                842544                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7332                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28417290                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22684672                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15182804                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  9041317                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2945014                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288634                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7282624                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2016932                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28417278                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23230                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               803                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7044172                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           803                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136711804                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44512717                       # The number of ROB writes
system.cpu1.timesIdled                          12943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.907818                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2441058                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3348143                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           413540                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4580034                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98347                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         137630                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           39283                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5033303                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2688                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509154                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           265382                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647124                       # Number of branches committed
system.cpu2.commit.bw_lim_events               420200                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3381496                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504820                       # Number of instructions committed
system.cpu2.commit.committedOps              17014181                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    114331277                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148815                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.764724                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    107230075     93.79%     93.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3537942      3.09%     96.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1228046      1.07%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1113435      0.97%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       228363      0.20%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        94216      0.08%     99.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       419290      0.37%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59710      0.05%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       420200      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    114331277                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174038                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892613                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697151                       # Number of loads committed
system.cpu2.commit.membars                    1018410                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018410      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796316     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206305     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993012      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014181                       # Class of committed instruction
system.cpu2.commit.refs                       6199329                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504820                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014181                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.978645                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.978645                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101868490                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               150982                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2252102                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21544818                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3563614                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8209587                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                265698                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               278449                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1032044                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads          6176574                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          541242                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9952780                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2981521                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       192581004                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   897401827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158414856                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412857                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6763019                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7417698                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1345803                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4930                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47551207                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38531630                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26513331                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13654405                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3909695                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485198                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12243851                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4100474                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47551195                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24232                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               635                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13350183                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           634                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227598780                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74450213                       # The number of ROB writes
system.cpu1.timesIdled                           4906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                    5033303                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3465718                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110730647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                49485                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23205954                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 827714                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.043699                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3794873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2539405                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.201473                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114939433                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.208310                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.658514                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100442388     87.39%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8741224      7.61%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3495115      3.04%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1450595      1.26%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  448983      0.39%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  103326      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  257613      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     179      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114939433                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         241839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              278587                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4073269                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.160121                       # Inst execution rate
system.cpu2.iew.exec_refs                     6596832                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526255                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90313824                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5635514                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            603566                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           362716                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1732163                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20391265                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5070577                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           168922                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18442982                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                376016                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1104862                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                265698                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2042577                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          105551                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3944                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          529                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       938363                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       229985                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           205                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       111671                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        166916                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10517948                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18306609                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.863753                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9084905                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.158937                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18311178                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22873805                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12303212                       # number of integer regfile writes
system.cpu2.ipc                              0.143294                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.143294                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018605      5.47%      5.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10956728     58.87%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5613958     30.16%     94.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022469      5.49%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18611904                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     535329                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028763                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  87789     16.40%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                405109     75.67%     92.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                42427      7.93%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18128612                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152729159                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18306597                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23768476                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18547386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18611904                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1843879                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3377083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            30617                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        315720                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2080732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114939433                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.161928                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.587880                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          103180573     89.77%     89.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7961752      6.93%     96.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2138113      1.86%     98.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             733870      0.64%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             670742      0.58%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              90877      0.08%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             123110      0.11%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              26865      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13531      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114939433                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.161588                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          3783653                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          488596                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5635514                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1732163                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    193                       # number of misc regfile reads
system.cpu2.numCycles                       115181272                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   869013572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               95438074                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441669                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2873521                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4078051                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                852673                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3462                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26052521                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21108431                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14245060                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8387758                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2861406                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                265698                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6742985                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2803391                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26052509                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26867                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               787                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6156990                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   134305753                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41399761                       # The number of ROB writes
system.cpu2.timesIdled                           4690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            70.940634                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2313384                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3261014                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           566246                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4429327                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            114084                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         259592                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          145508                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4996477                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1278                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           330993                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470533                       # Number of branches committed
system.cpu3.commit.bw_lim_events               377472                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3636611                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860596                       # Number of instructions committed
system.cpu3.commit.committedOps              16369947                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107122917                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152815                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.767628                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100172066     93.51%     93.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3500214      3.27%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1246877      1.16%     97.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1051885      0.98%     98.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       209557      0.20%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        85787      0.08%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       420028      0.39%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        59031      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       377472      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107122917                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151216                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255012                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568831                       # Number of loads committed
system.cpu3.commit.membars                    1018391                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018391      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353640     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077993     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919785      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369947                       # Class of committed instruction
system.cpu3.commit.refs                       5997790                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860596                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369947                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.808110                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.808110                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             94661455                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               236109                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2149936                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21697088                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3658572                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  8121932                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                331264                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               396301                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1025617                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                    4996477                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3552463                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103362006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                62508                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24108631                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                1133038                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046272                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3870267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2427468                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.223268                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107798840                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.230801                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700370                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93083765     86.35%     86.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8682295      8.05%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3517662      3.26%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1573343      1.46%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  546194      0.51%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  116299      0.11%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  279066      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     206      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107798840                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         181841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              342079                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3922602                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.165514                       # Inst execution rate
system.cpu3.iew.exec_refs                     6347500                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440622                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               83237568                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5463948                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            590573                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           582795                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1614115                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20002973                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4906878                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           318910                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17872365                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                509743                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1071197                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                331264                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2087434                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88219                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2470                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       895117                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       185156                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            76                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       111359                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        230720                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10150393                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17753295                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.867308                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8803521                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.164412                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17757820                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22057217                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11977716                       # number of integer regfile writes
system.cpu3.ipc                              0.146884                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146884                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018601      5.60%      5.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10791460     59.32%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5446095     29.94%     94.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             934979      5.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18191275                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     538961                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029627                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  91935     17.06%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                403742     74.91%     91.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                43280      8.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17711619                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144763881                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17753283                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23636055                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18208302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18191275                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1794671                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3633025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43558                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        266486                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2212913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107798840                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.168752                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.598769                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96274060     89.31%     89.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7827368      7.26%     96.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2094253      1.94%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             702194      0.65%     99.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             659041      0.61%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              77643      0.07%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             120822      0.11%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              28164      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              15295      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107798840                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.168468                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          3667238                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          398714                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5463948                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1614115                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu3.numCycles                       107980681                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   876213566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88444774                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036889                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2724962                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4325300                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                877656                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1459                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26020323                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21165870                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14535461                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  8202573                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2744378                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                331264                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6468436                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3498572                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26020311                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26493                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               898                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6081704                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           896                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   126750859                       # The number of ROB reads
system.cpu3.rob.rob_writes                   40689823                       # The number of ROB writes
system.cpu3.timesIdled                           2438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3934415                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                46163                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4043669                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 93981                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5357849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10673426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311781                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        77254                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26035375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2157035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52197463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2234289                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4054211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1587264                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3728194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1024                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            649                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1301178                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1301138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4054211                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16028769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16028769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    444327296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               444327296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1433                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5357961                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5357961    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3883133                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1621                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3904709                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 96409                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5228438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10418752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68254                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26113642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2053853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52202281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2122107                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3940620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1605200                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3584977                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1286509                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1286505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3940620                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15645877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15645877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    437268800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               437268800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5228575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5228575    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             5357961                       # Request fanout histogram
system.membus.respLayer1.occupancy        27583939135                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18187610841                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3742970219.827586                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21352498915.268055                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199288008000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57921427000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 434184545500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3459702                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3459702                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3459702                       # number of overall hits
system.cpu2.icache.overall_hits::total        3459702                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6016                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6016                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6016                       # number of overall misses
system.cpu2.icache.overall_misses::total         6016                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    242665999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    242665999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    242665999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    242665999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3465718                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3465718                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3465718                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3465718                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001736                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001736                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001736                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001736                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40336.768451                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40336.768451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40336.768451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40336.768451                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          618                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.538462                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5370                       # number of writebacks
system.cpu2.icache.writebacks::total             5370                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          614                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          614                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5402                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5402                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5402                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5402                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    221179999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    221179999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    221179999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    221179999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001559                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001559                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001559                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001559                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 40944.094595                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40944.094595                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 40944.094595                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40944.094595                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5370                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3459702                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3459702                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6016                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6016                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    242665999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    242665999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3465718                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3465718                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001736                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001736                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40336.768451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40336.768451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          614                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          614                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5402                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5402                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    221179999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    221179999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001559                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001559                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 40944.094595                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40944.094595                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978242                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3386398                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5370                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           630.614153                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        330863000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978242                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999320                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999320                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6936838                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6936838                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4775980                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4775980                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4775980                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4775980                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1125290                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1125290                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1125290                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1125290                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 130372900606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 130372900606                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 130372900606                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 130372900606                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5901270                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5901270                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5901270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5901270                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.190686                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.190686                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.190686                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.190686                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 115857.157360                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115857.157360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 115857.157360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115857.157360                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1008332                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        39806                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13959                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            397                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.235260                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   100.267003                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531169                       # number of writebacks
system.cpu2.dcache.writebacks::total           531169                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       799836                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       799836                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       799836                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       799836                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325454                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325454                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  34781253412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  34781253412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  34781253412                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  34781253412                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055150                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055150                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055150                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055150                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106869.952165                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106869.952165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106869.952165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106869.952165                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531169                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4245447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4245447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       663201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       663201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  66995928000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  66995928000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4908648                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4908648                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.135109                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.135109                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101019.039477                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101019.039477                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       508271                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       508271                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154930                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154930                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14004396500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14004396500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031563                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031563                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90391.767250                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90391.767250                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       530533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        530533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       462089                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       462089                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  63376972606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  63376972606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992622                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992622                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.465524                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.465524                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 137153.173103                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 137153.173103                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       291565                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       291565                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170524                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170524                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20776856912                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20776856912                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171791                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171791                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121841.247637                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121841.247637                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5528000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5528000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.419540                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.419540                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25242.009132                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25242.009132                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.126437                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.126437                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12424.242424                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12424.242424                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1259000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1259000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458101                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458101                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7676.829268                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7676.829268                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1121000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1121000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452514                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452514                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6919.753086                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6919.753086                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       658500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       658500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       634500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       634500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284854                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284854                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224300                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224300                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21763092000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21763092000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509154                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509154                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440535                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440535                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 97026.714222                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 97026.714222                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224300                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224300                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21538792000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21538792000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440535                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440535                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 96026.714222                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 96026.714222                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.786528                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5609044                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549584                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.205981                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        330874500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.786528                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.930829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.930829                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13372221                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13372221                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3648160279.166667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   20999379324.605068                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199288086000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54326739000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 437779233500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3549350                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3549350                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3549350                       # number of overall hits
system.cpu3.icache.overall_hits::total        3549350                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3113                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3113                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3113                       # number of overall misses
system.cpu3.icache.overall_misses::total         3113                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    174101500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    174101500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    174101500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    174101500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3552463                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3552463                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3552463                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3552463                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000876                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000876                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000876                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000876                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55927.240604                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55927.240604                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55927.240604                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55927.240604                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2330                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   105.909091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2840                       # number of writebacks
system.cpu3.icache.writebacks::total             2840                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          241                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          241                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2872                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2872                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2872                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2872                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    160240500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    160240500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    160240500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    160240500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000808                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000808                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000808                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000808                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55794.045961                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55794.045961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55794.045961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55794.045961                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2840                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3549350                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3549350                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3113                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3113                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    174101500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    174101500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3552463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3552463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000876                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000876                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55927.240604                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55927.240604                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          241                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2872                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2872                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    160240500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    160240500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55794.045961                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55794.045961                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978041                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3497237                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2840                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1231.421479                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        336473000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978041                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999314                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999314                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7107798                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7107798                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4584488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4584488                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4584488                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4584488                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1104601                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1104601                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1104601                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1104601                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 124962727023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 124962727023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 124962727023                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 124962727023                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5689089                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5689089                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5689089                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5689089                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.194161                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.194161                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.194161                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.194161                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 113129.290145                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113129.290145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 113129.290145                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113129.290145                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       972941                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        37628                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12776                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            360                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    76.153804                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   104.522222                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495571                       # number of writebacks
system.cpu3.dcache.writebacks::total           495571                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       799252                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       799252                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       799252                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       799252                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305349                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305349                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305349                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305349                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32047773000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32047773000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32047773000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32047773000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053673                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053673                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053673                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053673                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104954.570017                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104954.570017                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104954.570017                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104954.570017                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495571                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4101533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4101533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       668183                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       668183                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  66321422500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  66321422500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4769716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4769716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.140089                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.140089                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99256.375125                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99256.375125                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       518507                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       518507                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149676                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149676                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13658364000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13658364000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 91252.866191                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91252.866191                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       482955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        482955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       436418                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       436418                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  58641304523                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  58641304523                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919373                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919373                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.474691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.474691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 134369.582655                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 134369.582655                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       280745                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       280745                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155673                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155673                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18389409000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18389409000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169325                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169325                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 118128.442312                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 118128.442312                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          337                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4743000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4743000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.386157                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.386157                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22372.641509                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22372.641509                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          146                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.120219                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.120219                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9545.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9545.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1283000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1283000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460526                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460526                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7331.428571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7331.428571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1135000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1135000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.444737                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.444737                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6715.976331                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6715.976331                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       562500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       562500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       541500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       541500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305691                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305691                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203471                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203471                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19962023500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19962023500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399619                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399619                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 98107.462489                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 98107.462489                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203471                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203471                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  19758552500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  19758552500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399619                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399619                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 97107.462489                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 97107.462489                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.954650                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5397980                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508605                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.613305                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        336484500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.954650                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.873583                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873583                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12906991                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12906991                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       573832875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   909893917.884715                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2633375500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   485219978000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6885994500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88544011                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88544011                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88544011                       # number of overall hits
system.cpu0.icache.overall_hits::total       88544011                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14367753                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14367753                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14367753                       # number of overall misses
system.cpu0.icache.overall_misses::total     14367753                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 184050833995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 184050833995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 184050833995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 184050833995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102911764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102911764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102911764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102911764                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139612                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139612                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139612                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139612                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12809.994297                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12809.994297                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12809.994297                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12809.994297                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4004                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12838869                       # number of writebacks
system.cpu0.icache.writebacks::total         12838869                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1528851                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1528851                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1528851                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1528851                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12838902                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12838902                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12838902                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12838902                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158206337996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158206337996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158206337996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158206337996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124756                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124756                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124756                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124756                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12322.419627                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12322.419627                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12322.419627                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12322.419627                       # average overall mshr miss latency
system.cpu0.icache.replacements              12838869                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88544011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88544011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14367753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14367753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 184050833995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 184050833995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102911764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102911764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139612                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139612                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12809.994297                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12809.994297                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1528851                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1528851                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12838902                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12838902                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158206337996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158206337996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124756                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12322.419627                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12322.419627                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999921                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101381499                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12838869                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.896451                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        218662429                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       218662429                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238790225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238790225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238790225                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238790225                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15596546                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15596546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15596546                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15596546                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 430744547308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 430744547308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 430744547308                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 430744547308                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254386771                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254386771                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254386771                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254386771                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061310                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061310                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061310                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27617.944852                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27617.944852                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27617.944852                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27617.944852                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4274509                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127282                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80004                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1554                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.428691                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.906049                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11629086                       # number of writebacks
system.cpu0.dcache.writebacks::total         11629086                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4138256                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4138256                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4138256                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4138256                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11458290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11458290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11458290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11458290                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 211462645477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 211462645477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 211462645477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 211462645477                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045043                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045043                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045043                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045043                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18454.991581                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18454.991581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18454.991581                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18454.991581                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11629086                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172651378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172651378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11923481                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11923481                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 284286848000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 284286848000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184574859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184574859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23842.605024                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23842.605024                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2406346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2406346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9517135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9517135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 159751447500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 159751447500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16785.665802                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16785.665802                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66138847                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66138847                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3673065                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3673065                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 146457699308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 146457699308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69811912                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69811912                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052614                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052614                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39873.429767                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39873.429767                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1731910                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1731910                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1941155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1941155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51711197977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51711197977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027805                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027805                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26639.396636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26639.396636                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          905                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10230000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10230000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11303.867403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11303.867403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          877                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          877                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1652000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1652000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013365                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013365                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        59000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2924500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2924500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10634.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10634.545455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2657500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2657500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.135000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.135000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9842.592593                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9842.592593                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        74000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        74000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        71000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        71000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318265                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318265                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191129                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191129                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17272430500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17272430500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375209                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375209                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90370.537700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90370.537700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191129                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191129                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17081301500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17081301500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375209                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375209                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89370.537700                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89370.537700                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.851719                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250761173                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11649124                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.526183                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.851719                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995366                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995366                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521449676                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521449676                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12796145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10930717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               91067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               78515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               78147                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23990837                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12796145                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10930717                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11125                       # number of overall hits
system.l2.overall_hits::.cpu1.data              91067                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3685                       # number of overall hits
system.l2.overall_hits::.cpu2.data              78515                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1436                       # number of overall hits
system.l2.overall_hits::.cpu3.data              78147                       # number of overall hits
system.l2.overall_hits::total                23990837                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             42754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            695909                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3734                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            451738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            453388                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1436                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            418148                       # number of demand (read+write) misses
system.l2.demand_misses::total                2068824                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            42754                       # number of overall misses
system.l2.overall_misses::.cpu0.data           695909                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3734                       # number of overall misses
system.l2.overall_misses::.cpu1.data           451738                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1717                       # number of overall misses
system.l2.overall_misses::.cpu2.data           453388                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1436                       # number of overall misses
system.l2.overall_misses::.cpu3.data           418148                       # number of overall misses
system.l2.overall_misses::total               2068824                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3844671493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  73506560668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    386678993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54246985800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    170340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54338004804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    138825499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49923750815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236555818572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3844671493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  73506560668                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    386678993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54246985800                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    170340500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54338004804                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    138825499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49923750815                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236555818572                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12838899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11626626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542805                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26059661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12838899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11626626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542805                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26059661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.251296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.832229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.317845                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.852388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.842539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.251296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.832229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.317845                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.852388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.842539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89925.422019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105626.684909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103556.238082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120085.062138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99208.211998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119848.793537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96675.138579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119392.537606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114343.133380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89925.422019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105626.684909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103556.238082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120085.062138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99208.211998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119848.793537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96675.138579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119392.537606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114343.133380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             206859                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4299                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.117934                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3172866                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1587265                       # number of writebacks
system.l2.writebacks::total                   1587265                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         112767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            378                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34268                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          32053                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              210370                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        112767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           378                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34268                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         32053                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             210370                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       583142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       417470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       421335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       387956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1858454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       583142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       417470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       421335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       387956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3611523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5469977                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3409516993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  58379442800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    325388496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45967164890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    132592000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46244843885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    109530500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42400394910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196968874474                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3409516993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  58379442800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    325388496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45967164890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    132592000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46244843885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    109530500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42400394910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 335458846126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 532427720600                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.225856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.769098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.255091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.792128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.412604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.781704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071315                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.225856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.769098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.255091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.792128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.412604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.781704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209902                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79975.534645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100111.881497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96957.239571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110108.905766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96220.609579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109757.897837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92430.801688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109291.762236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105985.337530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79975.534645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100111.881497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96957.239571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110108.905766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96220.609579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109757.897837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92430.801688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109291.762236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92885.701164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97336.372822                       # average overall mshr miss latency
system.l2.replacements                        7424181                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3384932                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3384932                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3384932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3384932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22564855                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22564855                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     22564856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22564856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3611523                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3611523                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 335458846126                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 335458846126                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92885.701164                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92885.701164                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                147                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       545500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       575000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.595238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.489796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.683721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7371.621622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1229.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3911.564626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1451000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       506000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       483000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       486999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2926999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.912500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.595238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.489796                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.679070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19876.712329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20291.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20047.938356                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           61                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.859155                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.677419                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.724138                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.761290                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total          750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           61                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       357500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       417000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       422000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2414000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.859155                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.677419                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.724138                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.754839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19959.016393                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 25535.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20095.238095                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20632.478632                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1693557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39694                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            35291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            37907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1806449                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         422712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         333854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         309284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1408031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  47128802833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40373718441                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41142629445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37018076458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  165663227177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2116269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3214480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.199744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.890818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111491.518653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120932.259134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120236.452185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119689.594218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117655.951593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60320                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18482                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        17600                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        17007                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           113409                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       362392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       315372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       324581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       292277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1294622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38066978883                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34845028470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35656780466                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  31970470485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140539258304                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.171241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.859881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.841833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.402747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105043.651303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110488.656158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109854.798851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109384.147521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108556.210465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12796145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12812391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        42754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1717                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            49641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3844671493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    386678993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    170340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    138825499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4540516485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12838899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12862032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.251296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.317845                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89925.422019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103556.238082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99208.211998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96675.138579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91467.063214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          122                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          378                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          339                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1090                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48551                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3409516993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    325388496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    132592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    109530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3977027989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.225856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.255091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.412604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79975.534645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96957.239571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96220.609579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92430.801688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81914.440259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9237160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        51373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        43224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        40240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9371997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       273197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       117884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       111207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       108864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          611152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  26377757835                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13873267359                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13195375359                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  12905674357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66352074910                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9510357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       169257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9983149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.696479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.720108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.730121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96552.150408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117685.753444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 118655.978122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118548.596019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108568.858336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52447                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15786                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        95871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       220750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       102098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        96754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        95679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       515281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  20312463917                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11122136420                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  10588063419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  10429924425                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52452588181                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.603213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.626519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.641693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92015.691583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108935.889244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109432.823646                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 109009.546766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101794.143741                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          109                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               119                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1186                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19683998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       804998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       293499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       192500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20974995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1230                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.911382                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.818182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.908812                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17559.320250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22361.055556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 41928.428571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data         8750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17685.493255                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          275                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          294                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          846                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          892                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16756989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       473000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        60999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       383499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     17674487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.687805                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.863636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.683525                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19807.315603                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19708.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20184.157895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19814.447309                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999879                       # Cycle average of tags in use
system.l2.tags.total_refs                    55296105                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7424587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.447701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.258951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.199781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.297791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.370623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.369524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.332389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.135824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.441546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.081247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 423513651                       # Number of tag accesses
system.l2.tags.data_accesses                423513651                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2728448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37487168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        214784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26821952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         88192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      27076480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      24924288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    223325184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          342742336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2728448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       214784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3107264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101584896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101584896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         585737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         419093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         423070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         389442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3489456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5355349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1587264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1587264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5544432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         76177023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           436459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         54504423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           179213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55021645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           154113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         50648213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    453815228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             696480748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5544432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       436459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       179213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       154113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6314217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206428903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206428903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206428903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5544432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        76177023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          436459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        54504423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          179213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55021645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          154113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        50648213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    453815228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            902909651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1572233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    564101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    413484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    416374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    381267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3474687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002416204750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8816885                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1483982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5355349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1587265                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5355349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1587265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  56887                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15032                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            253762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            249975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            265641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            344389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            320417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            390743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            366214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            331189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            400582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            433959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           456465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           322999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           321032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           298645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           271118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           271332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            108773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            129371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75843                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 245065390175                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26492310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            344411552675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46252.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65002.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4063560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968242                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.58                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             5228575                       # Request fanout histogram
system.membus.respLayer1.occupancy        27025171652                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18173121252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1154927600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1106590504.285088                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8853500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2889365000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   539226261500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5774638000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93549694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93549694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93549694                       # number of overall hits
system.cpu0.icache.overall_hits::total       93549694                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15443195                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15443195                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15443195                       # number of overall misses
system.cpu0.icache.overall_misses::total     15443195                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 198857855994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 198857855994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 198857855994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 198857855994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    108992889                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108992889                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    108992889                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108992889                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141690                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141690                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141690                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141690                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12876.730236                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12876.730236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12876.730236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12876.730236                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3776                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13906164                       # number of writebacks
system.cpu0.icache.writebacks::total         13906164                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1536995                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1536995                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1536995                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1536995                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13906200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13906200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13906200                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13906200                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 171820762996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 171820762996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 171820762996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 171820762996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127588                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127588                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127588                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127588                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.replacements              13906164                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93549694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93549694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15443195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15443195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 198857855994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 198857855994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    108992889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108992889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12876.730236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12876.730236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1536995                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1536995                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13906200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13906200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 171820762996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 171820762996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127588                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127588                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12355.694798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12355.694798                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999923                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107454419                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13906167                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.727105                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999923                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        231891977                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       231891977                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244636634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244636634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244636634                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244636634                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15531334                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15531334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15531334                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15531334                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 456824020527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 456824020527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 456824020527                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 456824020527                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    260167968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    260167968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    260167968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    260167968                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059697                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059697                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059697                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059697                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29413.057534                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29413.057534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29413.057534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29413.057534                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3703681                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       144211                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80289                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1969                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.129370                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.240731                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11145012                       # number of writebacks
system.cpu0.dcache.writebacks::total         11145012                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4779531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4779531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4779531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4779531                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10751803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10751803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10751803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10751803                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 216266366331                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 216266366331                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 216266366331                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 216266366331                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041326                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041326                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041326                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041326                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11145012                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    177177719                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      177177719                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12078035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12078035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 297400807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 297400807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    189255754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    189255754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24623.277503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24623.277503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2658243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2658243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9419792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9419792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 161131601000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 161131601000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17105.643203                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17105.643203                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67458915                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67458915                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3453299                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3453299                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 159423213027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 159423213027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70912214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70912214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46165.482058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46165.482058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2121288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2121288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1332011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1332011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55134765331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55134765331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018784                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018784                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41392.124638                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41392.124638                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6758500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6758500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9245.554036                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9245.554036                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006893                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006893                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65961.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65961.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       679000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       679000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079192                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079192                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4682.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4682.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       534000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       534000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079192                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079192                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3682.758621                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3682.758621                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31874056000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31874056000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018192                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018192                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78517.003284                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78517.003284                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31468105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31468105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77517.003284                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77517.003284                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.956829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256409611                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11157529                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.980860                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.956829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998651                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998651                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        533537315                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       533537315                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13851699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10037236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              194175                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24085986                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13851699                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10037236                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2876                       # number of overall hits
system.l2.overall_hits::.cpu1.data             194175                       # number of overall hits
system.l2.overall_hits::total                24085986                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             54495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1105421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            837976                       # number of demand (read+write) misses
system.l2.demand_misses::total                2000559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            54495                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1105421                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2667                       # number of overall misses
system.l2.overall_misses::.cpu1.data           837976                       # number of overall misses
system.l2.overall_misses::total               2000559                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4687723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104627953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83740013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     193302942000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4687723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104627953000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247253000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83740013000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    193302942000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13906194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11142657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26086545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13906194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11142657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26086545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.481147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811873                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076689                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.481147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811873                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076689                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86021.157904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94649.869145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92708.286464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99931.278461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96624.464462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86021.157904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94649.869145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92708.286464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99931.278461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96624.464462                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3007831                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1605201                       # number of writebacks
system.l2.writebacks::total                   1605201                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140469                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          58785                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              199417                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140469                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         58785                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             199417                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       964952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       779191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1801142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       964952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       779191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3508552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5309694                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4138378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85458623501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    217298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71298440501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161112740502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4138378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85458623501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    217298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71298440501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 272278445517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433391186019                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.467076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.467076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203541                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76059.143540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88562.564253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83931.440711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91503.162255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89450.326794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76059.143540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88562.564253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83931.440711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91503.162255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77604.221205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81622.629481                       # average overall mshr miss latency
system.l2.replacements                        7214212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2617686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2617686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2617686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2617686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23389789                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23389789                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23389789                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23389789                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3508552                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3508552                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 272278445517                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 272278445517                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77604.221205                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77604.221205                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       218500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       337500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.945205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5462.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4891.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       588500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       838500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1427000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20293.103448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20985.294118                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           974367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1065585                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         748961                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         643641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1392602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72783154500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64736217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137519372000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1723328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2458187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97178.831074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100578.144494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98749.945785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79419                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36592                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116011                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       669542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       607049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1276591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60066050500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55499235501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115565286001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.388517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89712.147259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91424.638705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90526.477158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13851699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13854575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        54495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4687723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4934976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13906194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13911737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.481147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86021.157904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92708.286464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86333.158392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4138378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    217298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4355676500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.467076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76059.143540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83931.440711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76416.717837                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9062869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       102957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9165826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       356460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       194335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          550795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31844798500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19003795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50848594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9419329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9716621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.653684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89336.246704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97788.846579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92318.546828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22193                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       295410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       172142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25392573001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15799205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41191778001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.579033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85957.052913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91780.071104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88100.955618                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               111                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1057                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1075                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13229000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       208500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13437500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.908076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.818182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.906408                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12515.610218                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11583.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        12500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          226                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          231                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          831                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          844                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16376997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       262000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16638997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.713918                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.590909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.711636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19707.577617                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20153.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19714.451422                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999887                       # Cycle average of tags in use
system.l2.tags.total_refs                    55320549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7214551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.667913                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.155585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.569683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.395976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.864860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.004098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.359439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 423976951                       # Number of tag accesses
system.l2.tags.data_accesses                423976951                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3482304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      62165824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50148736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    218573440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334536000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3482304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3648000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102732800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102732800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         971341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3415210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5227125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1605200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1605200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6389538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114065544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           304029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92015877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    401051522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613826510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6389538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       304029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6693567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188500239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188500239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188500239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6389538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114065544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          304029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92015877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    401051522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            802326749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1590727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    945914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    766891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3399290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003948700750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97677                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10211578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1497255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5227125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1605200                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5227125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1605200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58031                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14473                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            227492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            248269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            332325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            356413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            410391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            468069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            464672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            403643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            349079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           396493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           270674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           260249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           242987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           244130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            137037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            163460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            158276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70111                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 154014075641                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25845470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250934588141                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29795.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48545.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4068952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1013636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.72                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               5355349                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               5227125                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              1587265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  564916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  667899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  596186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  588372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  534471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  446873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  371339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  287212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  203916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 172116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 156908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  90863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  55820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1009                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              1605200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1051246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1108735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1178534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  524775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  363331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 100245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1838853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.127117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.825397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.033289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       485127     26.38%     26.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       870522     47.34%     73.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       166935      9.08%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       129583      7.05%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49332      2.68%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25702      1.40%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20221      1.10%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13549      0.74%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77882      4.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1838853                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.605171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.657340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97027     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::77824-81919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.202933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.703465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88597     91.31%     91.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              532      0.55%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5578      5.75%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1646      1.70%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              456      0.47%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              139      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               49      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              339101568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3640768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100620992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               342742336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101584960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       689.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    696.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  492105964500                       # Total gap between requests
system.mem_ctrls.avgGap                      70881.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2728320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36102464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       214784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     26462976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        88192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     26647936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24401088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    222379968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100620992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5544171.687532201409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 73363190.079957827926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 436458.836109736527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 53774953.930273629725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 179213.431513473450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54150807.933955729008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 154113.146838509478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 49585027.135593242943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 451894470.758531570435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204470170.294468432665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       585737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       419093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       423070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       389442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3489456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1587265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1642318210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34180991237                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    183073287                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28477193947                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     74196346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28599056546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     59267605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26185490036                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 225009965461                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11785930018671                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38523.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58355.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54551.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67949.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53843.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67598.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50014.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67238.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64482.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7425307.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7091483700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3769197795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19821582480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4377403260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38845862640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85514495670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116956486560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       276376512105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.619910                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 303109480119                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16432260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 172564232381                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6037998120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3209249340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18009436200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3829496400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38845862640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130224817440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79305689280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       279462549420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.890993                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 204758256394                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16432260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 270915456106                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3387998734.375000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20341745270.370354                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     97.66%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199288020000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58442134500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 433663838000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3586422                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3586422                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3586422                       # number of overall hits
system.cpu1.icache.overall_hits::total        3586422                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16833                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16833                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16833                       # number of overall misses
system.cpu1.icache.overall_misses::total        16833                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    594254999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    594254999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    594254999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    594254999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3603255                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3603255                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3603255                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3603255                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004672                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004672                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004672                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004672                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35302.976237                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35302.976237                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35302.976237                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35302.976237                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.700000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14827                       # number of writebacks
system.cpu1.icache.writebacks::total            14827                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1974                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1974                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1974                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1974                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14859                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14859                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    536628499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    536628499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    536628499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    536628499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004124                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004124                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004124                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004124                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36114.711555                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36114.711555                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36114.711555                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36114.711555                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14827                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3586422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3586422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16833                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    594254999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    594254999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3603255                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3603255                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35302.976237                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35302.976237                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1974                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1974                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    536628499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    536628499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36114.711555                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36114.711555                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978595                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3517420                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14827                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           237.230728                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324642000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978595                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999331                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999331                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7221369                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7221369                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5652132                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5652132                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5652132                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5652132                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1241003                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1241003                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1241003                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1241003                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 138890952652                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 138890952652                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 138890952652                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 138890952652                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6893135                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6893135                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6893135                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6893135                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180035                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 111918.305316                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111918.305316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 111918.305316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111918.305316                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1089289                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        86318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16568                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            772                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.746560                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   111.810881                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542942                       # number of writebacks
system.cpu1.dcache.writebacks::total           542942                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       894336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       894336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       894336                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       894336                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346667                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346667                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  36276186147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  36276186147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  36276186147                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  36276186147                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050292                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050292                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050292                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050292                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104642.744037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104642.744037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104642.744037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104642.744037                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542942                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4896577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4896577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       737364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       737364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  71663353000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  71663353000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5633941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5633941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97188.570367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97188.570367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       567579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       567579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169785                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169785                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14806765000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14806765000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030136                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030136                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87208.911270                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87208.911270                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       755555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        755555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       503639                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       503639                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  67227599652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  67227599652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259194                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259194                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.399969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.399969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 133483.704900                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 133483.704900                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       326757                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       326757                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176882                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176882                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21469421147                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21469421147                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121377.082727                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121377.082727                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6208000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6208000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.460967                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.460967                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25032.258065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25032.258065                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       998500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       998500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.150558                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.150558                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12327.160494                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12327.160494                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1121500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1121500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.425287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.425287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7577.702703                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7577.702703                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       988500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       988500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6817.241379                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6817.241379                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       288000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       288000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291954                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291954                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217229                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217229                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  20359369500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  20359369500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509183                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509183                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426623                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426623                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 93723.073347                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 93723.073347                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217229                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217229                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  20142140500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  20142140500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426623                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426623                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 92723.073347                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 92723.073347                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.658152                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6506103                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563716                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.541455                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324653500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.658152                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926817                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926817                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15370154                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15370154                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 492105972500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22847606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4972197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22675713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5836916                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5741343                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1077                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           686                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1763                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3284210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3284209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12862035                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9985572                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38516669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34906810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1649987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1613155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78256961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643377088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1488365504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1899904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69487744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       689408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68036992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       365568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63479616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3335701824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13239170                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106209152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39301378                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073308                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313386                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36781692     93.59%     93.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2343578      5.96%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38989      0.10%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88937      0.23%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  48166      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     16      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                   9917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1677201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.944497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.395904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.950452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       446297     26.61%     26.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       730144     43.53%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       160691      9.58%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124678      7.43%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53825      3.21%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28274      1.69%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24798      1.48%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16955      1.01%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91539      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1677201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.920278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.935063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.463115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97672     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85199     87.23%     87.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1498      1.53%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7776      7.96%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2317      2.37%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              671      0.69%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              128      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              330822016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3713984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101804928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334536000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102732800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       607.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  545000891500                       # Total gap between requests
system.mem_ctrls.avgGap                      79768.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3482240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60538496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49081024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    217554560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101804928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6389420.647185555659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111079625.841975331306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 304028.856011089985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90056776.135651141405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 399182020.065638482571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186797724.725590109825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       971341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3415210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1605200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1888338136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45434088307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    108561971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38891739428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 164611860299                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12979218240489                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34705.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46774.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41932.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49633.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48199.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8085732.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5916618120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3144741930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17397138360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3853169100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43021726800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98810121300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126071822400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       298215338010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.183203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 326694859332                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18198700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200107340168                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6058647000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3220235865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19510192800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4450264020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43021726800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     148876110060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83910989760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       309048166305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.059920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216555052709                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18198700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 310247146791                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5748556057.692307                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26642432042.679157                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 204965689000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96613527000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 448387372500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6237328                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6237328                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6237328                       # number of overall hits
system.cpu1.icache.overall_hits::total        6237328                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6241                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6241                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6241                       # number of overall misses
system.cpu1.icache.overall_misses::total         6241                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    323378000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    323378000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    323378000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    323378000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6243569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6243569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6243569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6243569                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51815.093735                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51815.093735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51815.093735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51815.093735                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5511                       # number of writebacks
system.cpu1.icache.writebacks::total             5511                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          698                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5543                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    287952000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    287952000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    287952000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    287952000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000888                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000888                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000888                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000888                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5511                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6237328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6237328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6241                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6241                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    323378000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    323378000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6243569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6243569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51815.093735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51815.093735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    287952000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    287952000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51948.764207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51948.764207                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980954                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6150076                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5511                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1115.963709                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323078000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980954                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12492681                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12492681                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9385654                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9385654                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9385654                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9385654                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2160140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2160140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2160140                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2160140                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177724047979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177724047979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177724047979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177724047979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11545794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11545794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11545794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11545794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187093                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82274.319247                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82274.319247                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82274.319247                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82274.319247                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       901987                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46647                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15952                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            541                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.543819                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.223660                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030983                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030983                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1541152                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1541152                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1541152                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1541152                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618988                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618988                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52282905329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52282905329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52282905329                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52282905329                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053612                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053612                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053612                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053612                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030983                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8361139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8361139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1289214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1289214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  89200049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  89200049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9650353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9650353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69189.482119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69189.482119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       991714                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       991714                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20714429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20714429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69628.332773                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69628.332773                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1024515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1024515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       870926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       870926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88523998979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88523998979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101643.536855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101643.536855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       549438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       549438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31568476329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31568476329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169611                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169611                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98194.882325                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98194.882325                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6512000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6512000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.313559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.313559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        44000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        44000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3282500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3282500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        65650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       652000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       652000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.260563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.260563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5873.873874                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5873.873874                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       543000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       543000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4981.651376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4981.651376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592112                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592112                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35956620500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35956620500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418316                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418316                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84441.684906                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84441.684906                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35530804500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35530804500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418316                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418316                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83441.684906                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83441.684906                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.978489                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11021429                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044687                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.549982                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323089500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.978489                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26173954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26173954                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23629091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4222887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23469975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5609011                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5381927                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2483741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2483740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13911743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9717349                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1186                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     41718557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33446778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78290102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1779990848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1426410624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       707456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132040640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3339149568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12622950                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104415808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38710759                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061946                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248340                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36381472     93.98%     93.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2260853      5.84%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  68161      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    273      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39301378                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52160295158                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825280120                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8278090                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763682406                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4427191                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17475281001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19279016086                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         846462082                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22486520                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            55526                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38710759                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52188807987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16736870463                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20865517038                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567734380                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8359410                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12002                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               536299961000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396021                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   397270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1814.60                       # Real time elapsed on the host
host_tick_rate                               24354657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718619873                       # Number of instructions simulated
sim_ops                                     720885828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044194                       # Number of seconds simulated
sim_ticks                                 44193988500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.016804                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7478046                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7788268                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1362169                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13580276                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34527                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          56607                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22080                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14587084                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12747                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4251                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1143651                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5983443                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1417581                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139474                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22949400                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27495382                       # Number of instructions committed
system.cpu0.commit.committedOps              27560116                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     71538069                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.385251                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.346912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     61321770     85.72%     85.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5610089      7.84%     93.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1427214      2.00%     95.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       758076      1.06%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       350108      0.49%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       161628      0.23%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169070      0.24%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       322533      0.45%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1417581      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     71538069                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70112                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27121166                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6796347                       # Number of loads committed
system.cpu0.commit.membars                      97478                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98162      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19588976     71.08%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6800024     24.67%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1061048      3.85%    100.00% # Class of committed instruction
=======
final_tick                               613275724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706480                       # Number of bytes of host memory used
host_op_rate                                   304767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2360.66                       # Real time elapsed on the host
host_tick_rate                               28921882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717197967                       # Number of instructions simulated
sim_ops                                     719452465                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068275                       # Number of seconds simulated
sim_ticks                                 68274825000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.834692                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14334636                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14957669                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2634610                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26018986                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34869                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          53098                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18229                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27844788                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11589                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5050                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2234077                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11625939                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2674621                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44370595                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53286694                       # Number of instructions committed
system.cpu0.commit.committedOps              53408522                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    116702407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.457647                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.448276                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     96609424     82.78%     82.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11177356      9.58%     92.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2786100      2.39%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1470846      1.26%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       691917      0.59%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       313489      0.27%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       336231      0.29%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       642423      0.55%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2674621      2.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    116702407                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69717                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52558920                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13284199                       # Number of loads committed
system.cpu0.commit.membars                     183679                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184363      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38160121     71.45%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6836      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13288675     24.88%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1763383      3.30%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         27560116                       # Class of committed instruction
system.cpu0.commit.refs                       7861955                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27495382                       # Number of Instructions Simulated
system.cpu0.committedOps                     27560116                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.088994                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.088994                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             37569322                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               220418                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6429780                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55955995                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7733457                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28075876                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1146452                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               669278                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1041513                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total         53408522                       # Class of committed instruction
system.cpu0.commit.refs                      15052941                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53286694                       # Number of Instructions Simulated
system.cpu0.committedOps                     53408522                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.507525                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.507525                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             52618786                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               403263                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12508870                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108469821                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12644070                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54946813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2235847                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1233621                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2005502                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   14587084                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3801020                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     67235672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                85546                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          682                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64204582                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2729980                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.171748                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6964973                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7512573                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.755943                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          75566620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.855080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.047240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                36968558     48.92%     48.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20422035     27.03%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11920254     15.77%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5496573      7.27%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  256074      0.34%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292443      0.39%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  146348      0.19%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16010      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48325      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            75566620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2825                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                        9366455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1276837                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9439159                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.522607                       # Inst execution rate
system.cpu0.iew.exec_refs                    12765238                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1164715                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11186803                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12495660                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             73157                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           586157                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1261848                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50464097                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11600523                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1330159                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44386661                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 72452                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4279453                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1146452                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4403139                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           20779                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5699313                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       196240                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           208                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       451380                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        825457                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31053289                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42550489                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821888                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25522319                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.500988                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42851605                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57000228                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32236862                       # number of integer regfile writes
system.cpu0.ipc                              0.323730                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.323730                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100810      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32291568     70.63%     70.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7080      0.02%     70.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1960      0.00%     70.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1385      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12140038     26.55%     97.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1172005      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            631      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45716820                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3405                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6773                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3303                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3440                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     264284                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005781                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 153021     57.90%     57.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     57.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     50      0.02%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 97453     36.87%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13708      5.19%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45876889                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         167330707                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42547186                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73364836                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50251055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45716820                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             213042                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22903983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72936                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         73568                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9263880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     75566620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604987                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.113124                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           51047834     67.55%     67.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13038292     17.25%     84.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6025289      7.97%     92.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2812423      3.72%     96.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1731525      2.29%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             441905      0.58%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             271536      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             156688      0.21%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              41128      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       75566620                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.538269                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   27844788                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7235796                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    111097713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               137068                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          880                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123271639                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           84                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5272786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.208391                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10715651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14369505                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.922570                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         124451018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.995496                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.056027                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50217672     40.35%     40.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39247896     31.54%     71.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22991978     18.47%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10666514      8.57%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  465547      0.37%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  557869      0.45%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  196980      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26785      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   79777      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           124451018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2828                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2050                       # number of floating regfile writes
system.cpu0.idleCycles                        9166691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2492921                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18280425                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.642115                       # Inst execution rate
system.cpu0.iew.exec_refs                    24394930                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1976985                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16185223                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24268438                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            117753                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1143443                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2203144                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97699647                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22417945                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2636659                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85797955                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                133759                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5807950                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2235847                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6031142                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31609                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10984239                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       434402                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           325                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       889279                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1603642                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60358109                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82407749                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823803                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49723202                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.616743                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83012758                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110269006                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62689734                       # number of integer regfile writes
system.cpu0.ipc                              0.398800                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.398800                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185922      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62769501     70.98%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7296      0.01%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1969      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23472605     26.54%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1993971      2.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            622      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88434614                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3380                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6734                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3308                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3474                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     435876                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004929                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 272152     62.44%     62.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    63      0.01%     62.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.01%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                152519     34.99%     97.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11063      2.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88681188                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         301885094                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82404441                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        141987603                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97327580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88434614                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372067                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44291127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           135706                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        119534                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17915074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    124451018                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.710598                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           77019179     61.89%     61.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24972259     20.07%     81.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11879515      9.55%     91.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5550507      4.46%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3362768      2.70%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             827832      0.67%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             484616      0.39%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280860      0.23%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73482      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      124451018                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.661848                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           134277                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11001                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12495660                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1261848                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6172                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        84933075                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3454913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               22028766                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20488518                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                453251                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9079892                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10359561                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               291717                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69451760                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53612893                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40266291                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27490272                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                569618                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1146452                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11646549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19777777                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2885                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69448875                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4174689                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             67027                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2588096                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         67038                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   120598362                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105055444                       # The number of ROB writes
system.cpu0.timesIdled                         112847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2622                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.118592                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7484772                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7551330                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1347574                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13457865                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12547                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17018                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4471                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14371516                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2039                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4011                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1146170                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5705234                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1297023                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129029                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23499705                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26030061                       # Number of instructions committed
system.cpu1.commit.committedOps              26091537                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     68209049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.382523                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.331885                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     58319631     85.50%     85.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5541509      8.12%     93.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1375839      2.02%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       706282      1.04%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       332800      0.49%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       157587      0.23%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       164461      0.24%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313917      0.46%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1297023      1.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68209049                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20436                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25669491                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6505034                       # Number of loads committed
system.cpu1.commit.membars                      92477                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92477      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18736702     71.81%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            215      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6509045     24.95%     97.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        752744      2.89%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads           250491                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           19502                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24268438                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2203144                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5049                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       133617709                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2931949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30427455                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39933388                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                822032                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15246785                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14151019                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               423332                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            134842743                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103956279                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78291504                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53823761                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                484507                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2235847                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15981834                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38358120                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2912                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       134839831                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6735336                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            111000                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4701320                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        111024                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   211789119                       # The number of ROB reads
system.cpu0.rob.rob_writes                  203321950                       # The number of ROB writes
system.cpu0.timesIdled                         114549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1499                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.252629                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14153535                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14553370                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2604653                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25414800                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15519                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18828                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3309                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27135528                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1394                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4424                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2231914                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11260761                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2455130                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45132588                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51365978                       # Number of instructions committed
system.cpu1.commit.committedOps              51461075                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111541192                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.461364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.435448                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     91618830     82.14%     82.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11297324     10.13%     92.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2777241      2.49%     94.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1438557      1.29%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664639      0.60%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       346947      0.31%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       338401      0.30%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604123      0.54%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2455130      2.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111541192                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23174                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50665769                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12793203                       # Number of loads committed
system.cpu1.commit.membars                     143643                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143643      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37101054     72.10%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12797627     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1418120      2.76%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         26091537                       # Class of committed instruction
system.cpu1.commit.refs                       7261789                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26030061                       # Number of Instructions Simulated
system.cpu1.committedOps                     26091537                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.868444                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.868444                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             36558506                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               202523                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6460223                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55152072                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5702686                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27855322                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1147713                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               642380                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1034920                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         51461075                       # Class of committed instruction
system.cpu1.commit.refs                      14215747                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51365978                       # Number of Instructions Simulated
system.cpu1.committedOps                     51461075                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.366863                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.366863                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             49601807                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               374631                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12463491                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107322644                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10731635                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54832209                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2232724                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1192891                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1963718                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   14371516                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3642027                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     66275176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60760                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63292598                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                2698238                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.192478                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4674813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7497319                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.847679                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          72299147                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.879794                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.036054                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                34024541     47.06%     47.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20322609     28.11%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11845890     16.38%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5476133      7.57%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  209848      0.29%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  277228      0.38%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   95445      0.13%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12258      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   35195      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72299147                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2366631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1285434                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9259722                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.580001                       # Inst execution rate
system.cpu1.iew.exec_refs                    12229006                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    881152                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11411908                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12277958                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             58425                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           593313                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1021870                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49548920                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11347854                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1340480                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43306251                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 71992                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3868955                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1147713                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3993780                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11173                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5772924                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       265115                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       461102                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        824332                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30497828                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41496051                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822141                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25073525                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.555757                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41830135                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55586347                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31653912                       # number of integer regfile writes
system.cpu1.ipc                              0.348621                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.348621                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93959      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31777191     71.17%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 266      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11886635     26.62%     98.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888326      1.99%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   27135528                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7076209                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108208686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               108330                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     121624069                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5210926                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.223198                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8547944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14169054                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.000394                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119362093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.021553                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.036720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45665696     38.26%     38.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39206295     32.85%     71.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22814063     19.11%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10566947      8.85%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  415050      0.35%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543593      0.46%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   81126      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20082      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   49241      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119362093                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2214115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2495409                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17970470                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.693654                       # Inst execution rate
system.cpu1.iew.exec_refs                    23570398                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1666470                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16661158                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23770779                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             77521                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1112643                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1983684                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96522812                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21903928                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2657502                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84331850                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                135589                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4799937                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2232724                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5030308                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       143282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21128                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10977576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       561140                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       920792                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1574617                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59328695                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81029652                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822132                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48776029                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.666493                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81665345                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108314690                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61964549                       # number of integer regfile writes
system.cpu1.ipc                              0.422500                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.422500                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144395      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62224108     71.53%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 328      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22947594     26.38%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1672573      1.92%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              44646731                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              86989352                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     228068                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005108                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145622     63.85%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 81493     35.73%     99.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  953      0.42%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                     393751                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004526                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 257639     65.43%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                134140     34.07%     99.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1972      0.50%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              44780840                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161899287                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41496051                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73006365                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49365548                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44646731                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183372                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23457383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            78610                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54343                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9527326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     72299147                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.617528                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.116098                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           48369970     66.90%     66.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12565724     17.38%     84.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6036811      8.35%     92.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2788713      3.86%     96.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1695936      2.35%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             413660      0.57%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             246267      0.34%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144928      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37138      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72299147                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.597954                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              87238708                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293881522                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81029652                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        141584620                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96263710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86989352                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             259102                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45061737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           146974                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62195                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18315190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119362093                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.728785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172233                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           72789865     60.98%     60.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24152699     20.23%     81.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11982801     10.04%     91.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5546369      4.65%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3350539      2.81%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             784583      0.66%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             440635      0.37%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             253753      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              60849      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119362093                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.715513                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           130116                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9015                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12277958                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1021870                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1480                       # number of misc regfile reads
system.cpu1.numCycles                        74665778                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13647070                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               21867223                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19583357                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                468081                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7051598                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10339928                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               297503                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68456053                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52770338                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39770875                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27253232                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                154350                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1147713                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11210358                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20187518                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68456053                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3769023                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             53577                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2486545                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         53552                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   116494662                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103280026                       # The number of ROB writes
system.cpu1.timesIdled                          23473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.011028                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7454794                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7684481                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1336616                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13382868                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12362                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17116                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4754                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14293609                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2000                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3999                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1149409                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5685169                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1244650                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         116070                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23830797                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25923288                       # Number of instructions committed
system.cpu2.commit.committedOps              25978263                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     67580499                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.384405                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.322487                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     57525896     85.12%     85.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5709365      8.45%     93.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1400991      2.07%     95.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       718165      1.06%     96.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334513      0.49%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       171695      0.25%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       167874      0.25%     97.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307350      0.45%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1244650      1.84%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     67580499                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20482                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25566984                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6477581                       # Number of loads committed
system.cpu2.commit.membars                      82699                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82699      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18684478     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            213      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6481580     24.95%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728939      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25978263                       # Class of committed instruction
system.cpu2.commit.refs                       7210519                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25923288                       # Number of Instructions Simulated
system.cpu2.committedOps                     25978263                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.856511                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.856511                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             35707422                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               188308                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6468910                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55385136                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5751850                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28058728                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1151004                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               595951                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1030628                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           243248                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           20170                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23770779                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1983684                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    752                       # number of misc regfile reads
system.cpu1.numCycles                       121576208                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14896247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30002808                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38699896                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                757998                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13325428                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13609463                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               431643                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133432812                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102794239                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77740926                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53665323                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                141584                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2232724                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15030413                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39041030                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133432812                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5105397                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70688                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4488495                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70720                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   205676345                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201022716                       # The number of ROB writes
system.cpu1.timesIdled                          23006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   14293609                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3718872                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     65625873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58979                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63594260                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2676422                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.193026                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4735461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7467156                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.858800                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          71699632                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.890374                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.031480                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                33165861     46.26%     46.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20492809     28.58%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11961770     16.68%     91.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5475420      7.64%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  211544      0.30%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  283333      0.40%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   63470      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10199      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   35226      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            71699632                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2350529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1290113                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9250503                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.586001                       # Inst execution rate
system.cpu2.iew.exec_refs                    12232165                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    877137                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11455697                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12285374                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             53470                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           570553                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1053378                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49768354                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11355028                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1354949                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43393450                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 73505                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3607035                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1151004                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3734639                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        81278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11309                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5807793                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       320440                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            65                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       476065                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        814048                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30390042                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41592549                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821330                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24960239                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.561681                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41937338                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55703656                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31780643                       # number of integer regfile writes
system.cpu2.ipc                              0.350077                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.350077                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84232      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31893684     71.27%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 261      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11889858     26.57%     98.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             880010      1.97%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44748399                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                     218778                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004889                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 139142     63.60%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 78810     36.02%     99.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  826      0.38%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44882945                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         161496916                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41592549                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73558507                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49605235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44748399                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             163119                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23790091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            81708                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         47049                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9708651                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     71699632                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.624109                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.115574                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47697587     66.52%     66.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12534183     17.48%     84.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6121322      8.54%     92.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2825732      3.94%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1711431      2.39%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             409078      0.57%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             232713      0.32%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             133704      0.19%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33882      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       71699632                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.604298                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           111932                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11944                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12285374                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1053378                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1533                       # number of misc regfile reads
system.cpu2.numCycles                        74050161                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14261227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               21574961                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19520560                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                452515                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7087089                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              10289606                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               282947                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68784130                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52979306                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39987332                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27463430                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 74882                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1151004                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11058007                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20466772                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68784130                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3365141                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48271                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2437393                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48286                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   116135510                       # The number of ROB reads
system.cpu2.rob.rob_writes                  103744906                       # The number of ROB writes
system.cpu2.timesIdled                          23350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.081552                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7359567                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7580809                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1341094                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13219598                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12879                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16624                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3745                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14131786                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1889                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3898                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1138946                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5648789                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1256597                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98086                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23579159                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25784829                       # Number of instructions committed
system.cpu3.commit.committedOps              25830836                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66342159                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.389358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.332602                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     56393293     85.00%     85.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5614952      8.46%     93.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1395759      2.10%     95.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       729078      1.10%     96.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       325812      0.49%     97.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       170196      0.26%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       165176      0.25%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291296      0.44%     98.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1256597      1.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66342159                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20282                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25431559                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6408697                       # Number of loads committed
system.cpu3.commit.membars                      69311                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69311      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18623364     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            203      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6412595     24.83%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        725009      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25830836                       # Class of committed instruction
system.cpu3.commit.refs                       7137604                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25784829                       # Number of Instructions Simulated
system.cpu3.committedOps                     25830836                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.821763                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.821763                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             34676447                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               203229                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6374468                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54912292                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5757127                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27830900                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1140445                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               640310                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1019573                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   14131786                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3647132                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     64414565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57464                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63041722                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2685186                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.194228                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4667186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7372446                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.866450                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          70424492                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.898892                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.035204                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                32317782     45.89%     45.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20199791     28.68%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11817568     16.78%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5466541      7.76%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  223629      0.32%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  282023      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   82206      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8009      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26943      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70424492                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2334188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1277167                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9155637                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.591442                       # Inst execution rate
system.cpu3.iew.exec_refs                    12055651                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    853304                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11439276                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12156392                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             47654                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           559868                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1018203                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49370838                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11202347                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1339878                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43032530                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 74741                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3359065                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1140445                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3488675                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        76270                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11125                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5747695                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       289296                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            55                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       466763                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        810404                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30209226                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41281616                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.820929                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24799630                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.567377                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41611394                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55214954                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31581622                       # number of integer regfile writes
system.cpu3.ipc                              0.354388                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.354388                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70766      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31712771     71.47%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 247      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11734023     26.44%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             854247      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44372408                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                     218088                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004915                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 142022     65.12%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 74989     34.38%     99.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1077      0.49%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44519730                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         159466504                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41281616                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         72910890                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49230694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44372408                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             140144                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23540002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            79108                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         42058                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9593396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     70424492                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.630071                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.120500                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           46675498     66.28%     66.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12341940     17.53%     83.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6095868      8.66%     92.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2818381      4.00%     96.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1687577      2.40%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             401527      0.57%     99.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             234700      0.33%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             134562      0.19%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34439      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70424492                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.609857                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads            98369                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9024                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12156392                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1018203                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1455                       # number of misc regfile reads
system.cpu3.numCycles                        72758680                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15552826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               21349191                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19422297                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                448572                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7083711                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              10145746                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               292666                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68162560                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52552880                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39761246                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27236136                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                103195                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1140445                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10936917                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20338949                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68162560                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2678092                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             42600                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2383873                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         42601                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   114486483                       # The number of ROB reads
system.cpu3.rob.rob_writes                  102909799                       # The number of ROB writes
system.cpu3.timesIdled                          22753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3851472                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                41130                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3983757                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              28818                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 88023                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4676056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9086180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       739808                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       342467                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2566150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2009270                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5601870                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2351737                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4557545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       386720                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4024755                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13024                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21831                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82171                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4557548                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13725444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13725444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    321663296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321663296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4674700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4674700    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3552178                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5896                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3589434                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 80544                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4421749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8693881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       292726                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       144156                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2719188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1862350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5439860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2006506                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4319782                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374398                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3898276                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22413                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10029                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68906                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4319782                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13082438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13082438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    304829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29192                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4421204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4421204    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             4674700                       # Request fanout histogram
system.membus.respLayer1.occupancy        23804150298                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             53.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11619596415                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1644                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          823                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8711201.701094                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13101214.999492                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          823    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    145121500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            823                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    37024669500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7169319000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3693852                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3693852                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3693852                       # number of overall hits
system.cpu2.icache.overall_hits::total        3693852                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25020                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25020                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25020                       # number of overall misses
system.cpu2.icache.overall_misses::total        25020                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1848166500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1848166500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1848166500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1848166500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3718872                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3718872                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3718872                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3718872                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006728                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006728                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006728                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006728                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73867.565947                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73867.565947                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73867.565947                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73867.565947                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3256                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    85.684211                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23321                       # number of writebacks
system.cpu2.icache.writebacks::total            23321                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1699                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1699                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1699                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1699                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23321                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23321                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1708403500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1708403500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1708403500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1708403500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006271                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006271                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006271                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006271                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73256.013893                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73256.013893                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73256.013893                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73256.013893                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23321                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3693852                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3693852                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25020                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25020                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1848166500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1848166500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3718872                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3718872                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006728                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006728                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73867.565947                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73867.565947                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1699                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1699                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1708403500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1708403500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73256.013893                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73256.013893                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3795879                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23353                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.543528                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7461065                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7461065                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8780640                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8780640                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8780640                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8780640                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2828631                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2828631                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2828631                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2828631                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 233472710483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 233472710483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 233472710483                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 233472710483                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11609271                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11609271                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11609271                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11609271                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.243653                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.243653                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.243653                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.243653                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82539.118918                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82539.118918                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82539.118918                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82539.118918                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5053799                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118289                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            87550                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1634                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.724717                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.392289                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       622596                       # number of writebacks
system.cpu2.dcache.writebacks::total           622596                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2194568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2194568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2194568                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2194568                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       634063                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       634063                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       634063                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       634063                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  56163705845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56163705845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  56163705845                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56163705845                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054617                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054617                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054617                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054617                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 88577.484958                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88577.484958                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 88577.484958                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88577.484958                       # average overall mshr miss latency
system.cpu2.dcache.replacements                622595                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8241564                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8241564                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2666607                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2666607                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 220270632000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 220270632000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10908171                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10908171                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.244460                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.244460                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82603.335250                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82603.335250                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2061128                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2061128                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       605479                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       605479                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53698097000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53698097000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055507                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055507                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 88686.968499                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88686.968499                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       539076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        539076                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       162024                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       162024                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  13202078483                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13202078483                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       701100                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701100                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.231100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.231100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 81482.240180                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81482.240180                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       133440                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       133440                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28584                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28584                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2465608845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2465608845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040770                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040770                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86258.355898                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86258.355898                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1613                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1613                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     40330000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40330000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.055757                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055757                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25003.099814                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25003.099814                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          455                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          455                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1158                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1158                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16942500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16942500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040029                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040029                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14630.829016                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14630.829016                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21886                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21886                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5710                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5710                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     44689500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     44689500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27596                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27596                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.206914                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.206914                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7826.532399                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7826.532399                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5509                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5509                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39325500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39325500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.199630                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.199630                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7138.409875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7138.409875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3097000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3097000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2952000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2952000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1071                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1071                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2928                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2928                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     41251500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     41251500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3999                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3999                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.732183                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.732183                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 14088.627049                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 14088.627049                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2927                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2927                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     38323500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     38323500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.731933                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.731933                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 13093.098736                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 13093.098736                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.012793                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9478178                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           635404                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.916774                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.012793                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969150                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969150                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23974965                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23974965                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1530                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          766                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10202390.339426                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17610106.095622                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          766    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    264901000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            766                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    36378957500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7815031000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3622718                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3622718                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3622718                       # number of overall hits
system.cpu3.icache.overall_hits::total        3622718                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24414                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24414                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24414                       # number of overall misses
system.cpu3.icache.overall_misses::total        24414                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1834363999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1834363999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1834363999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1834363999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3647132                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3647132                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3647132                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3647132                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006694                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006694                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006694                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006694                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 75135.741747                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 75135.741747                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 75135.741747                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 75135.741747                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2898                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22753                       # number of writebacks
system.cpu3.icache.writebacks::total            22753                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1661                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1661                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1661                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1661                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22753                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22753                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22753                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22753                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1692635500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1692635500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1692635500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1692635500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006239                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006239                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006239                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006239                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 74391.750538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 74391.750538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 74391.750538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 74391.750538                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22753                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3622718                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3622718                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24414                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24414                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1834363999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1834363999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3647132                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3647132                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 75135.741747                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 75135.741747                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1661                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1661                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22753                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22753                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1692635500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1692635500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006239                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006239                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 74391.750538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 74391.750538                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3700456                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22785                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           162.407549                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7317017                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7317017                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8679311                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8679311                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8679311                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8679311                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2808135                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2808135                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2808135                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2808135                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 231632628263                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 231632628263                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 231632628263                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 231632628263                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11487446                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11487446                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11487446                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11487446                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.244453                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.244453                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.244453                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.244453                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82486.286544                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82486.286544                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82486.286544                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82486.286544                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4690432                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       135051                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            82176                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1668                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.077882                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.965827                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       610556                       # number of writebacks
system.cpu3.dcache.writebacks::total           610556                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2185082                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2185082                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2185082                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2185082                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       623053                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       623053                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       623053                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       623053                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  54912598377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54912598377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  54912598377                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  54912598377                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054238                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054238                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054238                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054238                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 88134.714666                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88134.714666                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 88134.714666                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88134.714666                       # average overall mshr miss latency
system.cpu3.dcache.replacements                610554                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8144874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8144874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2640985                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2640985                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 217946005000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 217946005000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10785859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10785859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.244856                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.244856                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82524.514528                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82524.514528                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2047521                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2047521                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       593464                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       593464                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  52433098000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  52433098000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.055022                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055022                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 88350.932828                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88350.932828                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       534437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        534437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       167150                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       167150                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  13686623263                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13686623263                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       701587                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       701587                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.238246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.238246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 81882.280963                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81882.280963                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       137561                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       137561                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29589                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29589                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2479500377                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2479500377                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042174                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042174                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83798.045794                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83798.045794                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22927                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22927                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1588                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1588                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     50450000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     50450000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.064777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31769.521411                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31769.521411                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          492                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          492                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1096                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1096                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     20731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20731500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.044707                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.044707                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18915.602190                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18915.602190                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17966                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17966                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5225                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5225                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     37161500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     37161500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.225303                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.225303                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7112.248804                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7112.248804                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5083                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5083                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     32200500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     32200500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.219180                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.219180                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6334.939996                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6334.939996                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2965500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2965500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2843500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2843500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1116                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1116                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2782                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2782                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     42041000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     42041000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3898                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3898                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.713699                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.713699                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 15111.790079                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 15111.790079                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2781                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2781                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     39259000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     39259000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.713443                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.713443                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 14116.864437                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 14116.864437                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.798089                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9356436                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           623597                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.003979                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.798089                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962440                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962440                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23701671                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23701671                       # Number of data accesses
system.cpu0.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          208                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8305579.326923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17257526.408604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          208    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    149345000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            208                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42466428000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1727560500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3682685                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3682685                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3682685                       # number of overall hits
system.cpu0.icache.overall_hits::total        3682685                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118333                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118333                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118333                       # number of overall misses
system.cpu0.icache.overall_misses::total       118333                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7592589984                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7592589984                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7592589984                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7592589984                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3801018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3801018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3801018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3801018                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031132                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031132                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031132                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031132                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64162.913000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64162.913000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64162.913000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64162.913000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23367                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              368                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.497283                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110167                       # number of writebacks
system.cpu0.icache.writebacks::total           110167                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8165                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8165                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8165                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8165                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110168                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110168                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7063635484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7063635484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7063635484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7063635484                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.028984                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.028984                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.028984                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.028984                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64116.943976                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64116.943976                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64116.943976                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64116.943976                       # average overall mshr miss latency
system.cpu0.icache.replacements                110167                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3682685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3682685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118333                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118333                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7592589984                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7592589984                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3801018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3801018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031132                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031132                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64162.913000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64162.913000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8165                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8165                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7063635484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7063635484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.028984                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028984                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64116.943976                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64116.943976                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3794265                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110199                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.431029                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7712203                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7712203                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9012778                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9012778                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9012778                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9012778                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3083272                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3083272                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3083272                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3083272                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 249989837258                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 249989837258                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 249989837258                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 249989837258                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12096050                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12096050                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12096050                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12096050                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.254899                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.254899                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.254899                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.254899                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81079.397879                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81079.397879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81079.397879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81079.397879                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6452869                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127524                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           114387                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1607                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.412608                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.355320                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       696627                       # number of writebacks
system.cpu0.dcache.writebacks::total           696627                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2374807                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2374807                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2374807                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2374807                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       708465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       708465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       708465                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       708465                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  62230101788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  62230101788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  62230101788                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  62230101788                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058570                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87837.933826                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87837.933826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87837.933826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87837.933826                       # average overall mshr miss latency
system.cpu0.dcache.replacements                696624                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8321845                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8321845                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2747286                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2747286                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 224550934500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 224550934500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11069131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11069131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.248193                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.248193                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81735.550831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81735.550831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2098157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2098157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       649129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       649129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  57608019500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  57608019500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88746.642809                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88746.642809                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       690933                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        690933                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       335986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       335986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25438902758                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25438902758                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1026919                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1026919                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.327179                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.327179                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75714.174870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75714.174870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       276650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       276650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4622082288                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4622082288                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77896.762303                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77896.762303                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32774                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32774                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     67591000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     67591000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075226                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075226                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25352.963241                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25352.963241                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2023                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2023                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          643                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          643                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10279.160187                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10279.160187                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27425                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27425                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6860                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6860                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     65390000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65390000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34285                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34285                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.200088                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200088                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9532.069971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9532.069971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6706                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6706                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58735000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58735000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.195596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.195596                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8758.574411                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8758.574411                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       989500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       989500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       938500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       938500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2046                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2046                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2205                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2205                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     39010000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     39010000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.518701                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.518701                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17691.609977                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17691.609977                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2204                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2204                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     36805000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     36805000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.518466                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.518466                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16699.183303                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16699.183303                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.721982                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9794273                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           707446                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.844552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.721982                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991312                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25047466                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25047466                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              165357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              156286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              157269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              156165                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700865                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42335                       # number of overall hits
system.l2.overall_hits::.cpu0.data             165357                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7771                       # number of overall hits
system.l2.overall_hits::.cpu1.data             156286                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7996                       # number of overall hits
system.l2.overall_hits::.cpu2.data             157269                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7686                       # number of overall hits
system.l2.overall_hits::.cpu3.data             156165                       # number of overall hits
system.l2.overall_hits::total                  700865                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            528854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            471878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            466186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15067                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            455291                       # number of demand (read+write) misses
system.l2.demand_misses::total                2035876                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67832                       # number of overall misses
system.l2.overall_misses::.cpu0.data           528854                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15443                       # number of overall misses
system.l2.overall_misses::.cpu1.data           471878                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15325                       # number of overall misses
system.l2.overall_misses::.cpu2.data           466186                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15067                       # number of overall misses
system.l2.overall_misses::.cpu3.data           455291                       # number of overall misses
system.l2.overall_misses::total               2035876                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6428293362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  58755948896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1582499893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53741028373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1571857917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52912202882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1560310373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51713123840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228265265536                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6428293362                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  58755948896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1582499893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53741028373                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1571857917                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52912202882                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1560310373                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51713123840                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228265265536                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          694211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          628164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          623455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          611456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2736741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         694211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         628164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         623455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         611456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2736741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.615720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.761806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.665245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.751202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.657133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.747746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.662198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.744601                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743905                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.615720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.761806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.665245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.751202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.657133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.747746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.662198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.744601                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743905                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94767.858267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111100.509585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102473.605711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113887.547995                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102568.216444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113500.197093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103558.131878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113582.574310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112121.399111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94767.858267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111100.509585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102473.605711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113887.547995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102568.216444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113500.197093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103558.131878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113582.574310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112121.399111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1716046                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     83062                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.659820                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2640573                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              386710                       # number of writebacks
system.l2.writebacks::total                    386710                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          81989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3739                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          68508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3661                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          66410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          65424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              294048                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         81989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3739                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         68508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3661                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         66410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         65424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             294048                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       446865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       403370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       399776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       389867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1741828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       446865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       403370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       399776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       389867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3177409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4919237                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5702342380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48601070885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1116881426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44855621384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1116540943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44294358427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1103661412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  43261592859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 190052069716                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5702342380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48601070885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1116881426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44855621384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1116540943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44294358427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1103661412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  43261592859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 276545401714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 466597471430                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.608776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.643702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.504179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.642141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.500150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.641227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.506087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.637604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.636461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.608776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.643702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.504179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.642141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.500150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.641227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.506087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.637604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.797480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85024.563198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108760.074933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95427.326213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111202.175134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95725.389489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110797.942916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95845.541641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110965.003088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109110.698482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85024.563198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108760.074933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95427.326213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111202.175134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95725.389489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110797.942916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95845.541641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110965.003088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87034.877069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94851.594146                       # average overall mshr miss latency
system.l2.replacements                        6449172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447519                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447519                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            9                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              9                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       447528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000020                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000020                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000020                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000020                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1836735                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1836735                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1836740                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1836740                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3177409                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3177409                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 276545401714                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 276545401714                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87034.877069                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87034.877069                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             210                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             185                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  793                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           575                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           396                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           385                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1694                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1851000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       342500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       438500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       574500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          785                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          603                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          529                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          570                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2487                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.732484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.656716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.638941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.675439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.681142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3219.130435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   864.898990                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1297.337278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1492.207792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1892.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          573                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          395                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          336                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          381                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1685                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11467497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      8005996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6804000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7744997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     34022490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.729936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.655058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.635161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.668421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.677523                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20013.083770                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20268.344304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20328.076115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20191.388724                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           226                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           198                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           174                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                830                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          679                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          679                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          524                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3093                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5514498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4351499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4787496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2076998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16730491                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1443                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          905                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          877                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3923                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.839224                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.774230                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.750716                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.788427                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4553.672998                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6408.687776                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  7050.804124                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3963.736641                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5409.146783                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            58                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1198                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          663                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          658                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          516                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3035                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24327999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     13872500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14615000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10609998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     63425497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.830215                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.732597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.750285                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.739255                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.773643                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20307.177796                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20923.831071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22211.246201                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20562.011628                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20898.022076                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9844                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          45854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          20456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              106743                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4383736404                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2381606413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2329053402                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2342318396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11436714615                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.823261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.751212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.736631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.747442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95602.050072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116403.050489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116610.093727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114505.201212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107142.525646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16573                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2379                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3030                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25388                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        17594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        17426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          81355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3000045935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1979962927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1998757929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1973162922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8951929713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.525710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.626157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.648890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.636729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.592034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102457.085994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116099.620441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113604.520234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113230.972225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110035.396878                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           113667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6428293362                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1582499893                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1571857917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1560310373                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11142961545                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.615720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.665245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.657133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.662198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94767.858267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102473.605711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102568.216444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103558.131878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98031.632268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          765                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3739                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3661                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3552                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11717                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11664                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5702342380                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1116881426                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1116540943                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1103661412                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9039426161                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.608776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.504179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.500150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.506087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85024.563198                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95427.326213                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95725.389489                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95845.541641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88665.288485                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       155513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       149510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       150128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       149253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            604404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       483000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       451418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       446213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       434835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1815466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54372212492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  51359421960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50583149480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49370805444                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205685589376                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       638513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       600928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       596341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       584088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2419870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.756445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.751201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.748251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.744468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.750233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112571.868513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113773.535747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113360.994592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113539.171051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113296.304847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        65416                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        65102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        64031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        62394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       256943                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       417584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       386316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       382182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       372441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1558523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45601024950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42875658457                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  42295600498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  41288429937                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172060713842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.653995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.642866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.640878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.637645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.644052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109202.040667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110985.976395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110668.740281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110858.981522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110399.855403                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           38                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                52                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           79                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             182                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2618998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       339999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       345000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       456499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3760496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          117                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           234                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.675214                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.864865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.787879                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.957447                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33151.873418                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10624.968750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 13269.230769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10144.422222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20662.065934                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       663494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       558997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       440499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       808000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2470990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.273504                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.756757                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.851064                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.521368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20734.187500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19964.178571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20022.681818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20254.016393                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999912                       # Cycle average of tags in use
system.l2.tags.total_refs                     7626697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6449344                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.182554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.860000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.629091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.737580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.203151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.450761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.181529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.413018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.208254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.328227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    36.988301                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.247813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.037703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.036379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.577942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46671752                       # Number of tag accesses
system.l2.tags.data_accesses                 46671752                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4292352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      28661568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        749120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25859328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        746560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25629632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        737024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      24984192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    185253120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          296912896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4292352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       749120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       746560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       737024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6525056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24750080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24750080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         447837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         404052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         400463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         390378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2894580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4639264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       386720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386720                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         97125246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        648539971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16950722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        585132252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16892795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        579934803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         16677019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        565330101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4191817174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6718400083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     97125246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16950722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16892795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     16677019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        147645782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      560032729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            560032729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      560032729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        97125246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       648539971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16950722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       585132252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16892795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       579934803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        16677019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       565330101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4191817174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7278432812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    373678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    437403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    397789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    394081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    384607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2884031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000232752750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23181                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23181                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6203733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             353806                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4639267                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386725                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4639267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386725                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13047                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            211102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            216228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            299505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            278404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            291304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            257107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            273289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            214643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           303171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           199102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           204418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           320545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           495449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           636463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27527                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 216000985605                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22999325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            302248454355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46958.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65708.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3910798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  338245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.52                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             4421204                       # Request fanout histogram
system.membus.respLayer1.occupancy        22620518859                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11072421500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11277226.923077                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22203038.959024                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          130    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71731500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    66808785500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1466039500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7117492                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7117492                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7117492                       # number of overall hits
system.cpu0.icache.overall_hits::total        7117492                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118301                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118301                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118301                       # number of overall misses
system.cpu0.icache.overall_misses::total       118301                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7390965493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7390965493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7390965493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7390965493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7235793                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7235793                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7235793                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7235793                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016349                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016349                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016349                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016349                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62475.934210                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62475.934210                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62475.934210                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62475.934210                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28016                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              397                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.569270                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109038                       # number of writebacks
system.cpu0.icache.writebacks::total           109038                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9226                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9226                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109075                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109075                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109075                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109075                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6829783993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6829783993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6829783993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6829783993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015074                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015074                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015074                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015074                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.replacements                109038                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7117492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7117492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7390965493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7390965493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7235793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7235793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62475.934210                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62475.934210                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109075                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109075                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6829783993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6829783993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62615.484694                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62615.484694                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7228041                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109107                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.247271                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14580661                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14580661                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17603780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17603780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17603780                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17603780                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5661544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5661544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5661544                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5661544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 351233116032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 351233116032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 351233116032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 351233116032                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23265324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23265324                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23265324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23265324                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.243347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.243347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.243347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.243347                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62038.397305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62038.397305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62038.397305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62038.397305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8600732                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127965                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           187297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2121                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.920287                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.332390                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1324193                       # number of writebacks
system.cpu0.dcache.writebacks::total          1324193                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4308383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4308383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4308383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4308383                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1353161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1353161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1353161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1353161                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91947816227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91947816227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91947816227                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91947816227                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058162                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1324181                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16383711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16383711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5179541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5179541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 321682438500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 321682438500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21563252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21563252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.240202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.240202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62106.360100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62106.360100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3919139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3919139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1260402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1260402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86518188500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86518188500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68643.328478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68643.328478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1220069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1220069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       482003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       482003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29550677532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29550677532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1702072                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1702072                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61308.078024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61308.078024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       389244                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       389244                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92759                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92759                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5429627727                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5429627727                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58534.780744                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58534.780744                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60838                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60838                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1477                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1477                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43241500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43241500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023702                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023702                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29276.574137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29276.574137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          439                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          439                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9548.974943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9548.974943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5572                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5572                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41264000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41264000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61526                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61526                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090563                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090563                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7405.599426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7405.599426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5463                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5463                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6557.935200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6557.935200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       434000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       434000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     54019500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     54019500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5050                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5050                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.558218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.558218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19162.646328                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19162.646328                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2819                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2819                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51200500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51200500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.558218                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.558218                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18162.646328                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18162.646328                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.871594                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19087030                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1344537                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.195987                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.871594                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48132935                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48132935                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              406871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              390613                       # number of demand (read+write) hits
system.l2.demand_hits::total                   845950                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41742                       # number of overall hits
system.l2.overall_hits::.cpu0.data             406871                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6724                       # number of overall hits
system.l2.overall_hits::.cpu1.data             390613                       # number of overall hits
system.l2.overall_hits::total                  845950                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            915773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            836338                       # number of demand (read+write) misses
system.l2.demand_misses::total                1834984                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67295                       # number of overall misses
system.l2.overall_misses::.cpu0.data           915773                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15578                       # number of overall misses
system.l2.overall_misses::.cpu1.data           836338                       # number of overall misses
system.l2.overall_misses::total               1834984                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6208751498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  84642423496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1480532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77615037995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169946744989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6208751498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  84642423496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1480532000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77615037995                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169946744989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1322644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1226951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2680934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1322644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1226951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2680934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.617176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.692381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.698502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.681639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.617176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.692381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.698502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.681639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92261.705892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92427.297481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95039.928104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92803.433534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92614.837508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92261.705892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92427.297481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95039.928104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92803.433534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92614.837508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9209                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       295                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.216949                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2417444                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374395                       # number of writebacks
system.l2.writebacks::total                    374395                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         111584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              241756                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        111584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             241756                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       786610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       724754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1593228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       786610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       724754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2952131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4545359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5507840005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  69796877506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1306477503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  64500498502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141111693516                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5507840005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  69796877506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1306477503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  64500498502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 209160326161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 350272019677                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.612370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.594725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.676755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.590695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.594281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.612370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.594725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.676755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.590695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.695439                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82488.505564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88731.235944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86561.816935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88996.402230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88569.679616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82488.505564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88731.235944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86561.816935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88996.402230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70850.624908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77061.464161                       # average overall mshr miss latency
system.l2.replacements                        6099078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       443401                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           443401                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       443403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       443403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1990108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1990108                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1990111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1990111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2952131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2952131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 209160326161                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 209160326161                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70850.624908                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70850.624908                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             993                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2118                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1279                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2437                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1790500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2218000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4008500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.538354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.532030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.535016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1546.200345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1734.167318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1644.850226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1273                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2428                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     23344492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25697489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     49041981                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.536960                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.529534                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.533041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20211.681385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20186.558523                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20198.509473                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           198                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                425                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          591                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          357                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              948                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3619000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1817500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5436500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          789                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          584                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1373                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.749049                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.611301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6123.519459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5091.036415                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5734.704641                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          580                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          351                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11971500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7085500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19057000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.735108                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.601027                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.678077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20640.517241                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20186.609687                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20469.387755                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42860                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          57991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          32793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4955267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3083328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8038595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.725559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.610466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.679297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85448.897243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94023.968530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88546.384826                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            22468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        28877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3427426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2557689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5985115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.493444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.537567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.511179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86904.485408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88571.856495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87609.278939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6208751498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1480532000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7689283498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.617176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.698502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92261.705892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95039.928104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92783.940463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          524                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          485                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1009                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5507840005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1306477503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6814317508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.612370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.676755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.623303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82488.505564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86561.816935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83239.488762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       384936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       369688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            754624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       857782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       803545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1661327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79687156496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  74531709995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 154218866491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1242718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1173233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2415951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.690247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.684898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92899.077500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92753.623002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92828.724562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       110611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       107668                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       218279                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       747171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       695877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1443048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66369451506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61942809002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128312260508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.601239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.593128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.597300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88827.659941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89014.019722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88917.527697                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                47                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             128                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3749000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       912000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4661000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          101                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.663366                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.824324                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.731429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 55955.223881                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14950.819672                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36414.062500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       480498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       930999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1411497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.237624                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.635135                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.405714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20020.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19808.489362                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19880.239437                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                     7671044                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6099243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.257704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.158515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.389982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.141982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.102109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.790243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.417101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.236852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.059223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.631517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47064515                       # Number of tag accesses
system.l2.tags.data_accesses                 47064515                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4273408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      50458432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        966144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      46480064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    178689600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280867648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4273408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       966144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5239552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23961472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23961472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         788413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         726251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2792025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4388557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         62591270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        739048866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14150809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        680778955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2617210663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4113780563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     62591270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14150809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         76742079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      350956183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            350956183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      350956183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        62591270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       739048866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14150809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       680778955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2617210663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4464736746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    363597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    774687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    717715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2781756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000365576750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22089                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22088                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7676143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             343375                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4388557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374401                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4388557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32533                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10804                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            167654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            202668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            198668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            292554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            279775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            206747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            216366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            201865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           322607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           376084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           546947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           561107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           168817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 115013245422                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21780120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            196688695422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26403.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45153.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3818237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               4639267                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               4388557                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               386725                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  195220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  254035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  272573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  306448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  330102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  340145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  348191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  343687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  344940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 400048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 534582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 377270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 153419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 104813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  68499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  41249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3231                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               374401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  545428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  645508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  745491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  584634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  512715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  405007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  286957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  210105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  145517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   98003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  67883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  47886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
=======
system.mem_ctrls.wrQLenPdf::15                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.bytesPerActivate::samples       724509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.340894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   311.894238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.037226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62523      8.63%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       257501     35.54%     44.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97402     13.44%     57.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        69924      9.65%     67.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33822      4.67%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20610      2.84%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17025      2.35%     77.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13482      1.86%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152220     21.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       724509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     198.432423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    122.041802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.487481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16072     69.33%     69.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5682     24.51%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1073      4.63%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          204      0.88%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           70      0.30%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           42      0.18%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23181                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.120573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22127     95.45%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              204      0.88%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              425      1.83%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              217      0.94%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               97      0.42%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               39      0.17%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.16%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23181                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              294391360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2521728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23916224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               296913088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24750400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6661.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       541.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6718.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    560.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44193960000                       # Total gap between requests
system.mem_ctrls.avgGap                       8793.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4292416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     27993792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       749120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     25458496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       746496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25221184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       737024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24614848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    184577984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23916224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 97126694.052518025041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 633429861.167656302452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16950721.702794484794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 576062420.797344326973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16891347.111609987915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 570692640.697048664093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 16677019.319041546434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556972765.651147246361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4176540526.546953201294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 541164642.788464307785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       447837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       404052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       400463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       390378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2894582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       386725                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2911556472                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29944300774                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    622438352                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27981748387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    623386609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27572169703                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    617472626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26956280998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 185019100434                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1145476208278                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43411.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66864.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53177.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69252.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53440.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68850.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53618.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69051.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63919.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2961991.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3094061880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1644525300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18900151200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          978442020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3488696640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19956246060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        165231840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48227354940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1091.265047                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    261260747                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1475760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42456967753                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2078960940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1104986355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13942884900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          972225000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3488696640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19383492960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        647550240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41618797035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        941.729825                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1515295992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1475760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41202932508                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1664                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          833                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8237113.445378                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10776426.637720                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          833    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66153500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            833                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    37332473000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6861515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3617108                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3617108                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3617108                       # number of overall hits
system.cpu1.icache.overall_hits::total        3617108                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24919                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24919                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24919                       # number of overall misses
system.cpu1.icache.overall_misses::total        24919                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1855172500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1855172500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1855172500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1855172500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3642027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3642027                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3642027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3642027                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006842                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006842                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006842                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006842                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74448.111882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74448.111882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74448.111882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74448.111882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2269                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.341463                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23214                       # number of writebacks
system.cpu1.icache.writebacks::total            23214                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1705                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1705                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1705                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1705                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23214                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23214                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23214                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23214                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1717236000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1717236000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1717236000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1717236000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006374                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006374                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006374                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006374                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73974.153528                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73974.153528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73974.153528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73974.153528                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23214                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3617108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3617108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1855172500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1855172500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3642027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3642027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006842                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006842                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74448.111882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74448.111882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1705                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1705                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23214                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23214                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1717236000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1717236000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73974.153528                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73974.153528                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3724183                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23246                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           160.207477                       # Average number of references to valid blocks.
=======
system.mem_ctrls.bytesPerActivate::samples       572438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.661183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   383.982445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.122712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32330      5.65%      5.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176129     30.77%     36.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61517     10.75%     47.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53499      9.35%     56.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29023      5.07%     61.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17754      3.10%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15853      2.77%     67.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13001      2.27%     69.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173332     30.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     197.209707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.317845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.835336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15410     69.77%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5281     23.91%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1005      4.55%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          220      1.00%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           89      0.40%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           45      0.20%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.426554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.130375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18149     82.16%     82.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              574      2.60%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1759      7.96%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              883      4.00%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              416      1.88%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              171      0.77%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.33%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22089                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              278785536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2082112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23270464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280867648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23961664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4083.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       340.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4113.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    350.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68274752500                       # Total gap between requests
system.mem_ctrls.avgGap                      14334.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4273280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     49579968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       966144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     45933760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    178032384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23270464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 62589395.139423646033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 726182278.753552317619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14150808.881604604423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 672777411.000321149826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2607584625.811930179596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 340835205.363030970097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       788413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       726251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2792025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2734843072                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  37202787630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    677225239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34441409351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 121632430130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1683848664471                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40957.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47186.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44861.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47423.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43564.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4497447.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2525982060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1342583715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18301683540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          969489720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5389163520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30004540080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        950551680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59483994315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        871.243453                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2170638187                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2279680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63824506813                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1561275240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            829818495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12800327820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          928538820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5389163520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28578293490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2151601440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52239018825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.128564                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5238878139                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2279680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60756266861                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                984                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15186545.638945                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20127681.938210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          493    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    216474000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60787858000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7486967000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7052595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7052595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7052595                       # number of overall hits
system.cpu1.icache.overall_hits::total        7052595                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23614                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23614                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23614                       # number of overall misses
system.cpu1.icache.overall_misses::total        23614                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1705038000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1705038000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1705038000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1705038000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7076209                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7076209                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7076209                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7076209                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003337                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72204.539680                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72204.539680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72204.539680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72204.539680                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22302                       # number of writebacks
system.cpu1.icache.writebacks::total            22302                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1312                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1312                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1312                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1312                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22302                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22302                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22302                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22302                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1589980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1589980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1589980500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1589980500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003152                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003152                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22302                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7052595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7052595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1705038000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1705038000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7076209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7076209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72204.539680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72204.539680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1312                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22302                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22302                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1589980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1589980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71293.179984                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71293.179984                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7167692                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22334                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           320.931853                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7307268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7307268                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8753314                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8753314                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8753314                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8753314                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2857866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2857866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2857866                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2857866                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 237232487616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 237232487616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 237232487616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 237232487616                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11611180                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11611180                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11611180                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11611180                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246131                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246131                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246131                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83010.360743                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83010.360743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83010.360743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83010.360743                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5280889                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       121832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            90420                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1622                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.403992                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.112207                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       627488                       # number of writebacks
system.cpu1.dcache.writebacks::total           627488                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2218025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2218025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2218025                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2218025                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639841                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639841                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  56971505911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  56971505911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  56971505911                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  56971505911                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055106                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89040.098886                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89040.098886                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89040.098886                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89040.098886                       # average overall mshr miss latency
system.cpu1.dcache.replacements                627488                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8207048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8207048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2682449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2682449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 222178426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 222178426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10889497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10889497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.246334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.246334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82826.710405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82826.710405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2071641                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2071641                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  54457802000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54457802000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056091                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056091                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89156.988776                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89156.988776                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       546266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        546266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       175417                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       175417                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  15054061116                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15054061116                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       721683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243067                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243067                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 85818.712645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85818.712645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       146384                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       146384                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2513703911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2513703911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040230                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040230                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86580.922089                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86580.922089                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30588                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30588                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1557                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1557                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     45876500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45876500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.048437                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048437                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29464.675658                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29464.675658                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          417                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          417                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1140                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1140                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20677000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20677000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035464                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035464                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18137.719298                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18137.719298                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5970                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5970                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45759500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45759500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.194096                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.194096                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7664.907873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7664.907873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5845                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5845                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     40051500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     40051500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.190032                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.190032                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6852.266895                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6852.266895                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3127500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3127500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2990500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2990500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2927                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2927                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     43466000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     43466000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.729743                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.729743                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14850.017082                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14850.017082                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2926                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2926                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     40539000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     40539000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.729494                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.729494                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13854.750513                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13854.750513                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.064296                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9463469                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           640861                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.766804                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.064296                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23997019                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23997019                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44193988500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2641633                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       834238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2289181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6062467                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4905681                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13814                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22688                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36502                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2462196                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          234                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2111257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1907014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1891204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1855415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8303255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89013504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2971392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80361664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2985088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79747072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2912384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     78208832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350301312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11434633                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27929152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14203177                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.270702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.625661                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11301468     79.57%     79.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2317492     16.32%     95.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 301226      2.12%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 207086      1.46%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  75905      0.53%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14174720                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14174720                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17185100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17185100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17185100                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17185100                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5335272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5335272                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5335272                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5335272                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331707456814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331707456814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331707456814                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331707456814                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22520372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22520372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22520372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22520372                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.236909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.236909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.236909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.236909                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62172.548431                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62172.548431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62172.548431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62172.548431                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7034930                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       137385                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           155775                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2174                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.160841                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.194572                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1225832                       # number of writebacks
system.cpu1.dcache.writebacks::total          1225832                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4079220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4079220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4079220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4079220                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1256052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1256052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1256052                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1256052                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84509075803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84509075803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84509075803                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84509075803                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055774                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055774                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055774                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055774                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1225826                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16113973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16113973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5036367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5036367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 313922961500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 313922961500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21150340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21150340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.238122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.238122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62331.232315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62331.232315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3846439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3846439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1189928                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1189928                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81032106500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81032106500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056260                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056260                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68098.327378                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68098.327378                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1071127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1071127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       298905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       298905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17784495314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17784495314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1370032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1370032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.218174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.218174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59498.821746                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59498.821746                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       232781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       232781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3476969303                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3476969303                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52582.561596                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52582.561596                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47472                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47472                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          874                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          874                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41023000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41023000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46937.070938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46937.070938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          661                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          661                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013672                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013672                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36484.114977                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36484.114977                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42817                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42817                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.107645                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.107645                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6330.687318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6330.687318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27674000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27674000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.105581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.105581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5462.692460                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5462.692460                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       710000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       710000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1628                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1628                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2796                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2796                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63283000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63283000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4424                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4424                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632007                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632007                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22633.404864                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22633.404864                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2793                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2793                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.631329                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.631329                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21652.882206                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21652.882206                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.420891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18545469                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1247627                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.864594                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.420891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981903                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981903                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46489848                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46489848                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2582557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       817798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2237946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5724686                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4492787                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24527                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10462                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34989                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2451180                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          175                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4012087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3720736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8126879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13956864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169397248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2854656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156977728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              343186496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10663322                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26674432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13350365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.185732                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.415740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11014973     82.51%     82.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2191210     16.41%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 144166      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14203177                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5558099499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         962156310                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36803245                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         944316291                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          35859137                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1070831524                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165497941                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         970587415                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36658752                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10503                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13350365                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5402255044                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2028973392                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163725773                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1883366042                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33699007                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
