Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY INSTANCE
---------------------------------
Instance                                           Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                                               0/    0/    0      100%
  main.fsm1                                          6/    1/    7       86%
  main.fsm2                                          4/    3/    7       57%

Module: main, File: fsm10.v, Instance: main
--------------------------------------------------------
Missed Lines



Module: fsm, File: lib/fsm.v, Instance: main.fsm1
--------------------------------------------------------
Missed Lines

     30:    next_state = (valid & tail) ? STATE_TAIL : STATE_DATA


Module: fsm, File: lib/fsm.v, Instance: main.fsm2
--------------------------------------------------------
Missed Lines

     29:    next_state = (valid & tail) ? STATE_TAIL : STATE_DATA
     30:    next_state = (valid & tail) ? STATE_TAIL : STATE_DATA
     31:    next_state = (valid & head) ? STATE_HEAD : STATE_IDLE

=================================================================================

TOGGLE COVERAGE RESULTS BY INSTANCE
-----------------------------------
Instance                                                   Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                                               4/    4/    8       50%             5/    3/    8       62%
  main.fsm1                                          8/    1/    9       89%             9/    0/    9      100%
  main.fsm2                                          1/    8/    9       11%             2/    7/    9       22%

Module: main, File: fsm10.v, Instance: main
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
reset                     0->1: 1'b0
......................... 1->0: 1'b1 ...
head2                     0->1: 1'b0
......................... 1->0: 1'b0 ...
tail2                     0->1: 1'b0
......................... 1->0: 1'b0 ...
valid2                    0->1: 1'b0
......................... 1->0: 1'b0 ...

Module: fsm, File: lib/fsm.v, Instance: main.fsm1
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
reset                     0->1: 1'b0
......................... 1->0: 1'b1 ...

Module: fsm, File: lib/fsm.v, Instance: main.fsm2
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
reset                     0->1: 1'b0
......................... 1->0: 1'b1 ...
head                      0->1: 1'b0
......................... 1->0: 1'b0 ...
tail                      0->1: 1'b0
......................... 1->0: 1'b0 ...
valid                     0->1: 1'b0
......................... 1->0: 1'b0 ...
state                     0->1: 2'b00
......................... 1->0: 2'b00 ...
next_state                0->1: 2'b00
......................... 1->0: 2'b00 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY INSTANCE
------------------------------------------------
Instance                                               Logic Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                                              0/   0/   0      100%
  main.fsm1                                        24/   8/  32       75%
  main.fsm2                                        16/  16/  32       50%
=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY INSTANCE
-------------------------------------------------
                                                               State                             Arc
Instance                                          Hit/Miss/Total    Percent hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                                              0/   0/   0      100%            0/   0/   0      100%
  main.fsm1                                         3/  ? /  ?        ? %            4/  ? /  ?        ? %
  main.fsm2                                         1/  ? /  ?        ? %            1/  ? /  ?        ? %

Module: fsm, File: lib/fsm.v, Instance: main.fsm1
--------------------------------------------------------
FSM input state (state), output state (next_state)

  Hit States

    States
    ======
    2'h0
    2'h1
    2'h3

  Hit State Transitions

    From State    To State  
    ==========    ==========
    2'h0       -> 2'h0      
    2'h0       -> 2'h1      
    2'h1       -> 2'h3      
    2'h3       -> 2'h0      


Module: fsm, File: lib/fsm.v, Instance: main.fsm2
--------------------------------------------------------
FSM input state (state), output state (next_state)

  Hit States

    States
    ======
    2'h0

  Hit State Transitions

    From State    To State  
    ==========    ==========
    2'h0       -> 2'h0      

=================================================================================

