// Seed: 4059007825
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_8 = 0;
  always @(posedge -1 or -1) begin : LABEL_0
    wait (-1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout supply0 id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_3,
      id_4,
      id_3,
      id_7,
      id_3
  );
  supply0 id_8 = 1;
  logic   id_9 = -1;
  logic id_10, id_11;
  assign id_7 = -1;
endmodule
