create_clock -period {{ cnfg.uclk_p }}  [get_ports aclk]
create_clock -period 10.000  [get_ports dclk]
set_property C_CLK_INPUT_FREQ_HZ 100000000 [get_debug_cores inst_debug_bridge_user/inst/xsdbm]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores inst_debug_bridge_user/inst/xsdbm]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores inst_debug_bridge_user/inst/xsdbm]
connect_debug_port inst_debug_bridge_user/inst/xsdbm/clk   [get_nets dclk]
