("DCache:/\tDCache 16nm schematic" (("open" (nil hierarchy "/{16nm DCache schematic }:a"))) (((-9.65 -7.925) (18.3375 13.8)) "a" "Schematics" 1))("10T_DUAL_SRAM_Test:/\t10T_DUAL_SRAM_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests 10T_DUAL_SRAM_Test schematic }:a"))) (((-2.59375 -3.01875) (3.41875 1.53125)) "a" "Schematics" 0))("10T_DUAL_SRAM_REGFILE:/\t10T_DUAL_SRAM_REGFILE 16nm symbol2" (("open" (nil hierarchy "/{16nm 10T_DUAL_SRAM_REGFILE symbol2 }:a"))) (((-0.8375 -2.13125) (3.55 1.20625)) "a" "Symbol" 2))("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests adexl" (("open" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test adexl }:a"))) nil)("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests config" (("cfgopen" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test config}:a"))) nil)("6T_BANK:/\t6T_BANK 16nm symbol3" (("open" (nil hierarchy "/{16nm 6T_BANK symbol3 }:a"))) (((-3.5125 -5.4125) (7.1625 2.8875)) "a" "Symbol" 19))("inv_4x_PWR:/\tinv_4x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_4x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("inv_16x_PWR:/\tinv_16x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_16x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("inv_4x_PWR:/\tinv_4x_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm inv_4x_PWR symbol }:a"))) (((-0.125 -0.76875) (1.9 0.76875)) "a" "Symbol" 2))("6T_DataPathSimple_Test:/\t6T_DataPathSimple_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests 6T_DataPathSimple_Test schematic }:a"))) (((-30.0 -23.3125) (14.425 10.3375)) "a" "Schematics" 0))