INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beaut/vrc/vrc.srcs/sources_1/new/basic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-311] analyzing module and_3
INFO: [VRFC 10-311] analyzing module and_4
INFO: [VRFC 10-311] analyzing module or_2
INFO: [VRFC 10-311] analyzing module or_3
INFO: [VRFC 10-311] analyzing module or_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beaut/vrc/vrc.srcs/sources_1/new/mux_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beaut/vrc/vrc.srcs/sources_1/new/mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beaut/vrc/vrc.srcs/sources_1/new/mux_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beaut/vrc/vrc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beaut/vrc/vrc.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
