################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/07/31 20:04:40)
# requested at line 1 in C:\Repos\coolio-gen\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init

+incdir+vivado\project\project.srcs\sources_1\bd\Base_Zynq_MPSoC\ipshared\0eaf\hdl

### AUTOCONFIG ERROR: Unresolved includes
# The following includes could not be resolved:
#`include "axi_infrastructure_v1_1_0.vh" in axi_register_slice_v2_1_vl_rfs.v (C:/Repos/coolio-gen/vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v)
#`include "axi_infrastructure_v1_1_0.vh" in axi_clock_converter_v2_1_vl_rfs.v (C:/Repos/coolio-gen/vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v)
#`include "axi_infrastructure_v1_1_0.vh" in axi_infrastructure_v1_1_vl_rfs.v (C:/Repos/coolio-gen/vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v)

# Available `ifdef / `ifndef controls:
# +define+RIVIERA
# +define+XCELIUM
# +define+XILINX_ISIM
# +define+XILINX_SIMULATOR
# +define+XLNX_INT_DBG

vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/0eaf/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.sv
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/sim/Base_Zynq_MPSoC_auto_ds_0.v
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/sim/Base_Zynq_MPSoC_auto_ds_1.v
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/sim/Base_Zynq_MPSoC_auto_pc_0.v
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/sim/Base_Zynq_MPSoC_blk_mem_gen_0_0.v
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/sim/Base_Zynq_MPSoC_xbar_0.v
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_vip_wrapper.v
vivado/project/project.ip_user_files/bd/Base_Zynq_MPSoC/sim/Base_Zynq_MPSoC.v
vivado/project/project.srcs/sim_1/imports/Base_Zynq_MPSoC/mpsoc_tb.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/sim/Base_Zynq_MPSoC_auto_ds_0.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/sim/Base_Zynq_MPSoC_auto_ds_1.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/sim/Base_Zynq_MPSoC_auto_pc_0.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/sim/Base_Zynq_MPSoC_blk_mem_gen_0_0.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/sim/Base_Zynq_MPSoC_xbar_0.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.sv
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/sim/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_vip_wrapper.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/2985/simulation/blk_mem_gen_v8_4.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/9e81/hdl/axi_clock_converter_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/dc12/hdl/axi_vip_v1_1_vl_rfs.sv
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/sim/Base_Zynq_MPSoC.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/activehdl/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/ies/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/modelsim/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/questa/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/riviera/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/vcs/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/xcelium/glbl.v
vivado/project/project.ip_user_files/sim_scripts/Base_Zynq_MPSoC/xsim/glbl.v
vivado/project/project.sim/sim_1/behav/xsim/glbl.v
vivado/project/project.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/276e/simulation/fifo_generator_vlog_beh.v

