Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar  4 16:29:35 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.032        0.000                      0                 1030        0.134        0.000                      0                 1030        3.000        0.000                       0                   543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_vga        31.032        0.000                      0                 1030        0.134        0.000                      0                 1030       19.500        0.000                       0                   539  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       31.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.032ns  (required time - arrival time)
  Source:                 X3/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 2.146ns (24.509%)  route 6.610ns (75.491%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.540    -0.972    X3/clk_out
    SLICE_X11Y77         FDRE                                         r  X3/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  X3/pixel_xcoord_reg[2]/Q
                         net (fo=28, routed)          2.716     2.200    X1/en_reg[2]_i_57_2[1]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  X1/en[0]_i_60/O
                         net (fo=1, routed)           0.000     2.324    X3/en_reg[0]_i_15_0[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.722 r  X3/en_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.722    X3/en_reg[0]_i_36_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.836 r  X3/en_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.836    X3/en_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.993 r  X3/en_reg[0]_i_7/CO[1]
                         net (fo=1, routed)           1.005     3.999    X1/en[0]_i_3_2[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.329     4.328 f  X1/en[0]_i_4/O
                         net (fo=2, routed)           1.164     5.492    X1/en[0]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     5.616 f  X1/en[2]_i_19/O
                         net (fo=4, routed)           0.672     6.288    X1/en[2]_i_19_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.116     6.404 r  X1/en[0]_i_2/O
                         net (fo=3, routed)           0.673     7.077    X1/en[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.328     7.405 r  X1/en[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.379     7.784    X1/en[0]_rep_i_1__0_n_0
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.429    38.433    X1/clk_out
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[0]_rep__0/C
                         clock pessimism              0.562    38.995    
                         clock uncertainty           -0.098    38.898    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.081    38.817    X1/en_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         38.817    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                 31.032    

Slack (MET) :             31.033ns  (required time - arrival time)
  Source:                 X2/clk_count_reg[2][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 1.677ns (18.698%)  route 7.292ns (81.302%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.554    -0.958    X2/clk_out
    SLICE_X10Y88         FDCE                                         r  X2/clk_count_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  X2/clk_count_reg[2][12]/Q
                         net (fo=81, routed)          2.877     2.437    X2/clk_count_reg[2]_3[12]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.124     2.561 r  X2/ergb[11]_i_101/O
                         net (fo=2, routed)           0.682     3.242    X2/ergb[11]_i_101_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124     3.366 r  X2/ergb[11]_i_67/O
                         net (fo=3, routed)           0.967     4.334    X2/ergb[11]_i_67_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124     4.458 r  X2/ergb[11]_i_35/O
                         net (fo=2, routed)           0.895     5.353    X2/ergb[11]_i_35_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     5.477 r  X2/ergb[11]_i_18/O
                         net (fo=1, routed)           0.000     5.477    X2/ergb[11]_i_18_n_0
    SLICE_X8Y92          MUXF7 (Prop_muxf7_I0_O)      0.241     5.718 r  X2/ergb_reg[11]_i_9/O
                         net (fo=1, routed)           0.745     6.463    X2/ergb_reg[11]_i_9_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.298     6.761 r  X2/ergb[11]_i_3/O
                         net (fo=2, routed)           1.126     7.887    X2/ergb[11]_i_3_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.011 r  X2/ergb[11]_i_1/O
                         net (fo=1, routed)           0.000     8.011    X2/ergb[11]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  X2/ergb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.499    38.503    X2/clk_out
    SLICE_X6Y82          FDRE                                         r  X2/ergb_reg[11]/C
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.098    38.968    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.077    39.045    X2/ergb_reg[11]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 31.033    

Slack (MET) :             31.048ns  (required time - arrival time)
  Source:                 X3/pixel_xcoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 1.961ns (22.309%)  route 6.829ns (77.691%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.540    -0.972    X3/clk_out
    SLICE_X11Y77         FDRE                                         r  X3/pixel_xcoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  X3/pixel_xcoord_reg[3]/Q
                         net (fo=28, routed)          3.011     2.495    X1/en_reg[2]_i_57_2[2]
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     2.619 r  X1/en[2]_i_351/O
                         net (fo=1, routed)           0.190     2.809    X1/en[2]_i_351_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.329 r  X1/en_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000     3.329    X1/en_reg[2]_i_222_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.486 f  X1/en_reg[2]_i_82/CO[1]
                         net (fo=1, routed)           0.789     4.275    X1/checkSprite35_in
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.332     4.607 f  X1/en[2]_i_20/O
                         net (fo=2, routed)           0.768     5.375    X1/en[2]_i_20_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.499 r  X1/en[2]_i_14/O
                         net (fo=2, routed)           0.794     6.293    X1/en[2]_i_14_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.417 r  X1/en[1]_i_2/O
                         net (fo=1, routed)           0.670     7.088    X1/en[1]_i_2_n_0
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.212 r  X1/en[1]_i_1/O
                         net (fo=1, routed)           0.607     7.818    X1/en[1]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  X1/en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.429    38.433    X1/clk_out
    SLICE_X8Y79          FDRE                                         r  X1/en_reg[1]/C
                         clock pessimism              0.562    38.995    
                         clock uncertainty           -0.098    38.898    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.031    38.867    X1/en_reg[1]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                 31.048    

Slack (MET) :             31.091ns  (required time - arrival time)
  Source:                 X3/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 2.146ns (24.577%)  route 6.586ns (75.423%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.540    -0.972    X3/clk_out
    SLICE_X11Y77         FDRE                                         r  X3/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  X3/pixel_xcoord_reg[2]/Q
                         net (fo=28, routed)          2.716     2.200    X1/en_reg[2]_i_57_2[1]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  X1/en[0]_i_60/O
                         net (fo=1, routed)           0.000     2.324    X3/en_reg[0]_i_15_0[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.722 r  X3/en_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.722    X3/en_reg[0]_i_36_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.836 r  X3/en_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.836    X3/en_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.993 r  X3/en_reg[0]_i_7/CO[1]
                         net (fo=1, routed)           1.005     3.999    X1/en[0]_i_3_2[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.329     4.328 f  X1/en[0]_i_4/O
                         net (fo=2, routed)           1.164     5.492    X1/en[0]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     5.616 f  X1/en[2]_i_19/O
                         net (fo=4, routed)           0.672     6.288    X1/en[2]_i_19_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.116     6.404 r  X1/en[0]_i_2/O
                         net (fo=3, routed)           0.649     7.053    X1/en[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.328     7.381 r  X1/en[0]_rep_i_1/O
                         net (fo=1, routed)           0.379     7.760    X1/en[0]_rep_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.429    38.433    X1/clk_out
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[0]_rep/C
                         clock pessimism              0.562    38.995    
                         clock uncertainty           -0.098    38.898    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.047    38.851    X1/en_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.091    

Slack (MET) :             31.163ns  (required time - arrival time)
  Source:                 X2/clk_count_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 1.829ns (20.852%)  route 6.942ns (79.148%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.622    -0.890    X2/clk_out
    SLICE_X4Y91          FDCE                                         r  X2/clk_count_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  X2/clk_count_reg[1][6]/Q
                         net (fo=56, routed)          2.570     2.136    X2/clk_count_reg[1]_2[6]
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  X2/ergb[12]_i_224/O
                         net (fo=2, routed)           0.811     3.071    X2/ergb[12]_i_224_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I1_O)        0.124     3.195 r  X2/ergb[12]_i_133/O
                         net (fo=6, routed)           1.333     4.528    X2/ergb[12]_i_133_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     4.652 r  X2/ergb[12]_i_75/O
                         net (fo=3, routed)           1.024     5.677    X2/ergb[12]_i_75_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.124     5.801 r  X2/ergb[12]_i_36/O
                         net (fo=1, routed)           0.000     5.801    X2/ergb[12]_i_36_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     6.046 r  X2/ergb_reg[12]_i_17/O
                         net (fo=1, routed)           0.000     6.046    X2/ergb_reg[12]_i_17_n_0
    SLICE_X4Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     6.150 r  X2/ergb_reg[12]_i_7/O
                         net (fo=1, routed)           1.204     7.353    X2/ergb_reg[12]_i_7_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.316     7.669 r  X2/ergb[12]_i_3/O
                         net (fo=1, routed)           0.000     7.669    X2/ergb[12]_i_3_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.881 r  X2/ergb_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     7.881    X2/ergb_reg[12]_i_2_n_0
    SLICE_X5Y82          FDRE                                         r  X2/ergb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.499    38.503    X2/clk_out
    SLICE_X5Y82          FDRE                                         r  X2/ergb_reg[12]/C
                         clock pessimism              0.575    39.078    
                         clock uncertainty           -0.098    38.981    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.064    39.045    X2/ergb_reg[12]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                 31.163    

Slack (MET) :             31.256ns  (required time - arrival time)
  Source:                 X3/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 1.950ns (22.801%)  route 6.602ns (77.199%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.540    -0.972    X3/clk_out
    SLICE_X11Y77         FDRE                                         r  X3/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  X3/pixel_xcoord_reg[2]/Q
                         net (fo=28, routed)          2.716     2.200    X1/en_reg[2]_i_57_2[1]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  X1/en[0]_i_60/O
                         net (fo=1, routed)           0.000     2.324    X3/en_reg[0]_i_15_0[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.722 r  X3/en_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.722    X3/en_reg[0]_i_36_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.836 r  X3/en_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.836    X3/en_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.993 r  X3/en_reg[0]_i_7/CO[1]
                         net (fo=1, routed)           1.005     3.999    X1/en[0]_i_3_2[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.329     4.328 f  X1/en[0]_i_4/O
                         net (fo=2, routed)           1.164     5.492    X1/en[0]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     5.616 f  X1/en[2]_i_19/O
                         net (fo=4, routed)           0.683     6.299    X1/en[2]_i_19_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.124     6.423 r  X1/en[2]_i_5/O
                         net (fo=5, routed)           0.655     7.077    X1/en[2]_i_5_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.201 r  X1/en[2]_i_1/O
                         net (fo=1, routed)           0.379     7.580    X1/en[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.429    38.433    X1/clk_out
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[2]/C
                         clock pessimism              0.562    38.995    
                         clock uncertainty           -0.098    38.898    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.061    38.837    X1/en_reg[2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 31.256    

Slack (MET) :             31.429ns  (required time - arrival time)
  Source:                 X2/clk_count_reg[2][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/ergb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.677ns (19.557%)  route 6.898ns (80.443%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.554    -0.958    X2/clk_out
    SLICE_X10Y88         FDCE                                         r  X2/clk_count_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.518    -0.440 r  X2/clk_count_reg[2][12]/Q
                         net (fo=81, routed)          2.877     2.437    X2/clk_count_reg[2]_3[12]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.124     2.561 r  X2/ergb[11]_i_101/O
                         net (fo=2, routed)           0.682     3.242    X2/ergb[11]_i_101_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124     3.366 r  X2/ergb[11]_i_67/O
                         net (fo=3, routed)           0.967     4.334    X2/ergb[11]_i_67_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124     4.458 r  X2/ergb[11]_i_35/O
                         net (fo=2, routed)           0.895     5.353    X2/ergb[11]_i_35_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.124     5.477 r  X2/ergb[11]_i_18/O
                         net (fo=1, routed)           0.000     5.477    X2/ergb[11]_i_18_n_0
    SLICE_X8Y92          MUXF7 (Prop_muxf7_I0_O)      0.241     5.718 r  X2/ergb_reg[11]_i_9/O
                         net (fo=1, routed)           0.745     6.463    X2/ergb_reg[11]_i_9_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I4_O)        0.298     6.761 r  X2/ergb[11]_i_3/O
                         net (fo=2, routed)           0.732     7.493    X2/ergb[11]_i_3_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.124     7.617 r  X2/ergb[10]_i_1/O
                         net (fo=1, routed)           0.000     7.617    X2/ergb[10]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  X2/ergb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.499    38.503    X2/clk_out
    SLICE_X6Y82          FDRE                                         r  X2/ergb_reg[10]/C
                         clock pessimism              0.562    39.065    
                         clock uncertainty           -0.098    38.968    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.079    39.047    X2/ergb_reg[10]
  -------------------------------------------------------------------
                         required time                         39.047    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 31.429    

Slack (MET) :             31.484ns  (required time - arrival time)
  Source:                 X3/pixel_xcoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 2.146ns (25.503%)  route 6.269ns (74.497%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.540    -0.972    X3/clk_out
    SLICE_X11Y77         FDRE                                         r  X3/pixel_xcoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  X3/pixel_xcoord_reg[2]/Q
                         net (fo=28, routed)          2.716     2.200    X1/en_reg[2]_i_57_2[1]
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.124     2.324 r  X1/en[0]_i_60/O
                         net (fo=1, routed)           0.000     2.324    X3/en_reg[0]_i_15_0[1]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.722 r  X3/en_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.722    X3/en_reg[0]_i_36_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.836 r  X3/en_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.836    X3/en_reg[0]_i_15_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.993 r  X3/en_reg[0]_i_7/CO[1]
                         net (fo=1, routed)           1.005     3.999    X1/en[0]_i_3_2[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.329     4.328 f  X1/en[0]_i_4/O
                         net (fo=2, routed)           1.164     5.492    X1/en[0]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     5.616 f  X1/en[2]_i_19/O
                         net (fo=4, routed)           0.672     6.288    X1/en[2]_i_19_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.116     6.404 r  X1/en[0]_i_2/O
                         net (fo=3, routed)           0.711     7.115    X1/en[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.328     7.443 r  X1/en[0]_i_1/O
                         net (fo=1, routed)           0.000     7.443    X1/en[0]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.429    38.433    X1/clk_out
    SLICE_X9Y79          FDRE                                         r  X1/en_reg[0]/C
                         clock pessimism              0.562    38.995    
                         clock uncertainty           -0.098    38.898    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    38.927    X1/en_reg[0]
  -------------------------------------------------------------------
                         required time                         38.927    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 31.484    

Slack (MET) :             31.539ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 1.777ns (22.230%)  route 6.217ns (77.770%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.544    -0.968    X1/clk_out
    SLICE_X8Y79          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  X1/en_reg[1]/Q
                         net (fo=179, routed)         2.266     1.816    X2/s_en[1]
    SLICE_X6Y84          MUXF7 (Prop_muxf7_S_O)       0.292     2.108 r  X2/clk_count_reg[0][13]_i_25/O
                         net (fo=1, routed)           0.617     2.725    X2/clk_count_reg[0][13]_i_25_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.297     3.022 r  X2/clk_count[0][13]_i_8/O
                         net (fo=1, routed)           0.549     3.571    X2/clk_count[0][13]_i_8_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.091 r  X2/clk_count_reg[0][13]_i_3/CO[3]
                         net (fo=113, routed)         1.747     5.838    X1/clk_count_reg[0][13][0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.150     5.988 r  X1/clk_count[0][13]_i_1/O
                         net (fo=14, routed)          1.038     7.026    X2/E[0]
    SLICE_X4Y89          FDCE                                         r  X2/clk_count_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.505    38.509    X2/clk_out
    SLICE_X4Y89          FDCE                                         r  X2/clk_count_reg[0][10]/C
                         clock pessimism              0.562    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X4Y89          FDCE (Setup_fdce_C_CE)      -0.409    38.565    X2/clk_count_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                 31.539    

Slack (MET) :             31.539ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 1.777ns (22.230%)  route 6.217ns (77.770%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.544    -0.968    X1/clk_out
    SLICE_X8Y79          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  X1/en_reg[1]/Q
                         net (fo=179, routed)         2.266     1.816    X2/s_en[1]
    SLICE_X6Y84          MUXF7 (Prop_muxf7_S_O)       0.292     2.108 r  X2/clk_count_reg[0][13]_i_25/O
                         net (fo=1, routed)           0.617     2.725    X2/clk_count_reg[0][13]_i_25_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.297     3.022 r  X2/clk_count[0][13]_i_8/O
                         net (fo=1, routed)           0.549     3.571    X2/clk_count[0][13]_i_8_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.091 r  X2/clk_count_reg[0][13]_i_3/CO[3]
                         net (fo=113, routed)         1.747     5.838    X1/clk_count_reg[0][13][0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.150     5.988 r  X1/clk_count[0][13]_i_1/O
                         net (fo=14, routed)          1.038     7.026    X2/E[0]
    SLICE_X4Y89          FDCE                                         r  X2/clk_count_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         1.505    38.509    X2/clk_out
    SLICE_X4Y89          FDCE                                         r  X2/clk_count_reg[0][11]/C
                         clock pessimism              0.562    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X4Y89          FDCE (Setup_fdce_C_CE)      -0.409    38.565    X2/clk_count_reg[0][11]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                 31.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][x][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][x][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.556    -0.625    X1/clk_out
    SLICE_X9Y69          FDRE                                         r  X1/spr_data_temp_reg[2][x][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  X1/spr_data_temp_reg[2][x][5]/Q
                         net (fo=1, routed)           0.091    -0.393    X1/spr_data_temp_reg[2][x][5]
    SLICE_X8Y69          FDRE                                         r  X1/spr_data_reg[2][x][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.823    -0.866    X1/clk_out
    SLICE_X8Y69          FDRE                                         r  X1/spr_data_reg[2][x][5]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y69          FDRE (Hold_fdre_C_D)         0.085    -0.527    X1/spr_data_reg[2][x][5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.589    -0.592    S1/clk_out
    SLICE_X3Y64          FDCE                                         r  S1/s_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  S1/s_data_out_reg[21]/Q
                         net (fo=3, routed)           0.099    -0.352    S0/Q[20]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.045    -0.307 r  S0/s_data_out[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    S1/D[20]
    SLICE_X2Y64          FDCE                                         r  S1/s_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.858    -0.831    S1/clk_out
    SLICE_X2Y64          FDCE                                         r  S1/s_data_out_reg[20]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120    -0.459    S1/s_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.583    -0.598    X1/clk_out
    SLICE_X3Y71          FDRE                                         r  X1/spr_data_temp_reg[4][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  X1/spr_data_temp_reg[4][y][1]/Q
                         net (fo=1, routed)           0.117    -0.341    X1/spr_data_temp_reg[4][y][1]
    SLICE_X4Y71          FDRE                                         r  X1/spr_data_reg[4][y][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.850    -0.840    X1/clk_out
    SLICE_X4Y71          FDRE                                         r  X1/spr_data_reg[4][y][1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.070    -0.495    X1/spr_data_reg[4][y][1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.583    -0.598    X1/clk_out
    SLICE_X3Y71          FDRE                                         r  X1/spr_data_temp_reg[4][y][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  X1/spr_data_temp_reg[4][y][2]/Q
                         net (fo=1, routed)           0.120    -0.338    X1/spr_data_temp_reg[4][y][2]
    SLICE_X4Y71          FDRE                                         r  X1/spr_data_reg[4][y][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.850    -0.840    X1/clk_out
    SLICE_X4Y71          FDRE                                         r  X1/spr_data_reg[4][y][2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.072    -0.493    X1/spr_data_reg[4][y][2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][y][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][y][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.583    -0.598    X1/clk_out
    SLICE_X0Y71          FDRE                                         r  X1/spr_data_temp_reg[2][y][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  X1/spr_data_temp_reg[2][y][2]/Q
                         net (fo=1, routed)           0.086    -0.372    X1/spr_data_temp_reg[2][y][2]
    SLICE_X1Y71          FDRE                                         r  X1/spr_data_reg[2][y][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.851    -0.838    X1/clk_out
    SLICE_X1Y71          FDRE                                         r  X1/spr_data_reg[2][y][2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.057    -0.528    X1/spr_data_reg[2][y][2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.581    -0.600    X1/clk_out
    SLICE_X3Y73          FDRE                                         r  X1/spr_data_temp_reg[7][y][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  X1/spr_data_temp_reg[7][y][7]/Q
                         net (fo=1, routed)           0.120    -0.340    X1/spr_data_temp_reg[7][y][7]
    SLICE_X4Y73          FDRE                                         r  X1/spr_data_reg[7][y][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.846    -0.843    X1/clk_out
    SLICE_X4Y73          FDRE                                         r  X1/spr_data_reg[7][y][7]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.072    -0.496    X1/spr_data_reg[7][y][7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][y][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.584    -0.597    X1/clk_out
    SLICE_X3Y70          FDRE                                         r  X1/spr_data_temp_reg[3][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  X1/spr_data_temp_reg[3][y][1]/Q
                         net (fo=1, routed)           0.110    -0.346    X1/spr_data_temp_reg[3][y][1]
    SLICE_X2Y71          FDRE                                         r  X1/spr_data_reg[3][y][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.851    -0.838    X1/clk_out
    SLICE_X2Y71          FDRE                                         r  X1/spr_data_reg[3][y][1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.076    -0.508    X1/spr_data_reg[3][y][1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[4][y][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[4][y][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.581    -0.600    X1/clk_out
    SLICE_X7Y72          FDRE                                         r  X1/spr_data_temp_reg[4][y][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  X1/spr_data_temp_reg[4][y][9]/Q
                         net (fo=1, routed)           0.110    -0.349    X1/spr_data_temp_reg[4][y][9]
    SLICE_X7Y73          FDRE                                         r  X1/spr_data_reg[4][y][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.846    -0.843    X1/clk_out
    SLICE_X7Y73          FDRE                                         r  X1/spr_data_reg[4][y][9]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.075    -0.514    X1/spr_data_reg[4][y][9]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][x][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][x][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.552    -0.629    X1/clk_out
    SLICE_X11Y76         FDRE                                         r  X1/spr_data_temp_reg[1][x][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  X1/spr_data_temp_reg[1][x][9]/Q
                         net (fo=1, routed)           0.110    -0.378    X1/spr_data_temp_reg[1][x][9]
    SLICE_X11Y75         FDRE                                         r  X1/spr_data_reg[1][x][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.817    -0.872    X1/clk_out
    SLICE_X11Y75         FDRE                                         r  X1/spr_data_reg[1][x][9]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.072    -0.545    X1/spr_data_reg[1][x][9]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.583    -0.598    X1/clk_out
    SLICE_X1Y78          FDRE                                         r  X1/spr_data_temp_reg[7][y][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  X1/spr_data_temp_reg[7][y][2]/Q
                         net (fo=1, routed)           0.097    -0.360    X1/spr_data_temp_reg[7][y][2]
    SLICE_X0Y78          FDRE                                         r  X1/spr_data_reg[7][y][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=537, routed)         0.851    -0.838    X1/clk_out
    SLICE_X0Y78          FDRE                                         r  X1/spr_data_reg[7][y][2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.057    -0.528    X1/spr_data_reg[7][y][2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y69      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y65      S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y65      S0/D3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y78      X1/spr_data_reg[1][en]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y67      X1/spr_data_reg[1][x][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y69      X1/spr_data_reg[1][x][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y72      X1/spr_data_reg[1][x][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y71      X1/spr_data_reg[1][x][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y73      X1/spr_data_reg[6][y][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y74      X1/spr_data_reg[6][y][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y73      X1/spr_data_reg[6][y][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y74      X1/spr_data_reg[6][y][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      X1/spr_data_reg[6][y][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y75      X1/spr_data_temp_reg[6][en]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y74      X1/spr_data_reg[1][y][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y76      X1/spr_data_reg[1][y][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y76      X1/spr_data_reg[1][y][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y73      X1/spr_data_reg[2][en]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y69      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y69      S0/D1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      S0/D2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y65      S0/D3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y78      X1/spr_data_reg[1][en]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y78      X1/spr_data_reg[1][en]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y67      X1/spr_data_reg[1][x][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y69      X1/spr_data_reg[1][x][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y72      X1/spr_data_reg[1][x][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y72      X1/spr_data_reg[1][x][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



