# Synopsys Constraint Checker, version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Jul 07 15:11:41 2023


##### DESIGN INFO #######################################################

Top View:                "FPGA_SoC"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                        Ending                                          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                          System                                          |     10.000           |     No paths         |     No paths         |     No paths                         
FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:GPIO_0_M2F
p:GPIO_OUT[0]
p:I2C_1_SCL (bidir end point)
p:I2C_1_SCL (bidir start point)
p:I2C_1_SDA (bidir end point)
p:I2C_1_SDA (bidir start point)
p:LED2
p:MMUART_0_RXD
p:MMUART_0_TXD
p:MMUART_1_RXD
p:MMUART_1_TXD
p:PWM[0]
p:PWM[1]
p:PWM[2]
p:PWM[3]
p:lcd_clk_out
p:lcd_cs_out
p:lcd_data_out
p:lcd_dc_out
p:pwm_0
p:pwm_1
p:pwm_2
p:pwm_3


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
