$date
	Thu Nov 17 16:30:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module pulse_tb $end
$var wire 1 ! pulse $end
$var reg 1 " clk $end
$var reg 8 # cnt [7:0] $end
$var reg 1 $ lden $end
$var reg 1 % rst_n $end
$scope module c0 $end
$var wire 1 " clk $end
$var wire 8 & in [7:0] $end
$var wire 1 $ lden $end
$var wire 8 ' minus_one [7:0] $end
$var wire 8 ( nxt_cnt [7:0] $end
$var wire 1 ! qout $end
$var wire 1 % rst_n $end
$var wire 1 ) pos $end
$var wire 8 * cur_cnt [7:0] $end
$scope module cnt_dffr $end
$var wire 1 " clk $end
$var wire 8 + dnxt [7:0] $end
$var wire 1 % rst_n $end
$var wire 8 , qout [7:0] $end
$var reg 8 - qout_r [7:0] $end
$scope begin DFFR_PROC $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b1001 &
0%
0$
b1001 #
0"
0!
$end
#500
1"
#1000
1%
0"
#1500
1"
#2000
b1001 (
b1001 +
1$
0"
#2500
b1000 '
1!
1)
b1001 *
b1001 ,
b1001 -
1"
#3000
b1000 (
b1000 +
0$
0!
0"
#3500
b111 (
b111 +
b111 '
b1000 *
b1000 ,
b1000 -
1!
1"
#4000
0!
0"
#4500
b110 (
b110 +
b110 '
b111 *
b111 ,
b111 -
1!
1"
#5000
0!
0"
#5500
b101 (
b101 +
b101 '
b110 *
b110 ,
b110 -
1!
1"
#6000
0!
0"
#6500
b100 (
b100 +
b100 '
b101 *
b101 ,
b101 -
1!
1"
#7000
0!
0"
#7500
b11 (
b11 +
b11 '
b100 *
b100 ,
b100 -
1!
1"
#8000
0!
0"
#8500
b10 (
b10 +
b10 '
b11 *
b11 ,
b11 -
1!
1"
#9000
0!
0"
#9500
b1 (
b1 +
b1 '
b10 *
b10 ,
b10 -
1!
1"
#10000
0!
0"
#10500
b0 (
b0 +
b0 '
b1 *
b1 ,
b1 -
1!
1"
#11000
0!
0"
#11500
0)
b0 *
b0 ,
b0 -
0!
1"
#12000
0"
#12500
1"
#13000
0"
#13500
1"
#14000
0"
#14500
1"
#15000
0"
#15500
1"
#16000
0"
#16500
1"
#17000
0"
#17500
1"
#18000
0"
#18500
1"
#19000
0"
#19500
1"
#20000
0"
#20500
1"
#21000
0"
#21500
1"
#22000
0"
#22500
1"
#23000
0"
#23500
1"
#24000
0"
#24500
1"
#25000
0"
#25500
1"
#26000
0"
#26500
1"
#27000
0"
#27500
1"
#28000
0"
#28500
1"
#29000
0"
#29500
1"
#30000
0"
#30500
1"
#31000
0"
#31500
1"
#32000
0"
#32500
1"
#33000
0"
#33500
1"
#34000
0"
#34500
1"
#35000
0"
