0.7
2020.2
Oct 19 2021
03:16:22
D:/documents/计算机组成原理/single_CPU/code/project_3.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/documents/计算机组成原理/single_CPU/code/project_3.srcs/sim_1/new/myALU_test.v,1646666882,verilog,,,,myALU_test,,,,,,,,
D:/documents/计算机组成原理/single_CPU/code/project_3.srcs/sources_1/new/myALU.v,1646666735,verilog,,D:/documents/计算机组成原理/single_CPU/code/project_3.srcs/sim_1/new/myALU_test.v,,myALU,,,,,,,,
