
---------- Begin Simulation Statistics ----------
final_tick                               405044018500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168906                       # Simulator instruction rate (inst/s)
host_mem_usage                                5230092                       # Number of bytes of host memory used
host_op_rate                                   325127                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5920.45                       # Real time elapsed on the host
host_tick_rate                               68414423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000003                       # Number of instructions simulated
sim_ops                                    1924897099                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405044                       # Number of seconds simulated
sim_ticks                                405044018500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                1169232895                       # number of cc regfile reads
system.cpu.cc_regfile_writes                669075382                       # number of cc regfile writes
system.cpu.committedInsts                  1000000003                       # Number of Instructions Simulated
system.cpu.committedOps                    1924897099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.810088                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.810088                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   8518014                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3016536                       # number of floating regfile writes
system.cpu.idleCycles                         3088211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              8742692                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                240142996                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.555695                       # Inst execution rate
system.cpu.iew.exec_refs                    435558137                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  163207266                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                52958678                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             283920184                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             195299                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           1369218                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            171436969                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2151386552                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             272350871                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          14673958                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2070337828                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 170786                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              22045494                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                7754192                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              22423846                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents         121238                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      6221434                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2521258                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2328984254                       # num instructions consuming a value
system.cpu.iew.wb_count                    2063268603                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.642300                       # average fanout of values written-back
system.cpu.iew.wb_producers                1495906002                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.546968                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2066734905                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               3018657999                       # number of integer regfile reads
system.cpu.int_regfile_writes              1658497449                       # number of integer regfile writes
system.cpu.ipc                               1.234434                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.234434                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5176065      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1635289675     78.43%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               784412      0.04%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                846613      0.04%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              162193      0.01%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5784      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1560      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               245519      0.01%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               722450      0.03%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1677706      0.08%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1304      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             609      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           14361      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             114      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            832      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            274829335     13.18%     92.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           162274604      7.78%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          504709      0.02%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2473945      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2085011790                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 6358470                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            12729275                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6147009                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7158985                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    33705797                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016166                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                31370481     93.07%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      4      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3944      0.01%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    240      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    24      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   27      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1371441      4.07%     97.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                856890      2.54%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               830      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           101913      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             2107183052                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         4999849858                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   2057121594                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        2370832816                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2150803272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2085011790                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              583280                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       226489392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1849933                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         376640                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    282877985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     806999827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.583658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.499791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           282466791     35.00%     35.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            69485692      8.61%     43.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            80582223      9.99%     53.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            84017394     10.41%     64.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            81373463     10.08%     74.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            60303510      7.47%     81.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            87009759     10.78%     92.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            40848446      5.06%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            20912549      2.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       806999827                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.573809                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          14192276                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9872080                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            283920184                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           171436969                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               946682824                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    360                       # number of misc regfile writes
system.cpu.numCycles                        810088038                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           59276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  2501                       # Number of system calls
system.ruby.Directory_Controller.CleanReplacement       292301      0.00%      0.00%
system.ruby.Directory_Controller.Data          931677      0.00%      0.00%
system.ruby.Directory_Controller.Fetch        1256746      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch      1256746      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data      1256746      0.00%      0.00%
system.ruby.Directory_Controller.M.CleanReplacement       292301      0.00%      0.00%
system.ruby.Directory_Controller.M.Data        931677      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack       931677      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack       931677      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data      1256746      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    157605229                      
system.ruby.IFETCH.hit_latency_hist_seqr |   157605229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    157605229                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.latency_hist_seqr::samples    173299489                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000001                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.010635                      
system.ruby.IFETCH.latency_hist_seqr     |   173299488    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    173299489                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     15694260                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.000009                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     0.035339                      
system.ruby.IFETCH.miss_latency_hist_seqr |    15694259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     15694260                      
system.ruby.L1Cache_Controller.Ack_all            332      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_Exclusive      3496215      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks     16617693      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Inv               94      0.00%      0.00%
system.ruby.L1Cache_Controller.E.L1_Replacement      2529418      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Load        68281043      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Store         966512      0.00%      0.00%
system.ruby.L1Cache_Controller.I.Ifetch          3234      0.00%      0.00%
system.ruby.L1Cache_Controller.I.L1_Replacement         1715      0.00%      0.00%
system.ruby.L1Cache_Controller.I.Load             156      0.00%      0.00%
system.ruby.L1Cache_Controller.I.Store             55      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks       918748      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement           28      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive      3496215      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks     15698945      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement          106      0.00%      0.00%
system.ruby.L1Cache_Controller.Ifetch       173299938      0.00%      0.00%
system.ruby.L1Cache_Controller.Inv              42703      0.00%      0.00%
system.ruby.L1Cache_Controller.L1_Replacement     20109061      0.00%      0.00%
system.ruby.L1Cache_Controller.Load         219472560      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Inv              135      0.00%      0.00%
system.ruby.L1Cache_Controller.M.L1_Replacement      1884625      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Load       147651504      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Store      158255224      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Ifetch          449      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Load           723      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Store          348      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack      4414043      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Ifetch     15691026      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Inv           37538      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Load        3500744      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Store        918693      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Ifetch     157605229      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Inv             4936      0.00%      0.00%
system.ruby.L1Cache_Controller.S.L1_Replacement     15693169      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Load           38390      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Store            332      0.00%      0.00%
system.ruby.L1Cache_Controller.SM.Ack_all          332      0.00%      0.00%
system.ruby.L1Cache_Controller.Store        160141164      0.00%      0.00%
system.ruby.L1Cache_Controller.WB_Ack         4414043      0.00%      0.00%
system.ruby.L2Cache_Controller.Ack_all          42568      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock      4415295      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data       563124      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data        44033      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data       649589      0.00%      0.00%
system.ruby.L2Cache_Controller.I_I.Ack_all        42458      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS        3500910      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX         918754      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR     15694289      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX        4414043      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE          332      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement       931628      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean       292350      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS      2846626      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX       355493      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR          490      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L2_Replacement       931515      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       249760      0.00%      0.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all           83      0.00%      0.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX      4414043      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement           97      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean          132      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all           11      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           86      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock      4414832      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1223978      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack        1223978      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data       1256746      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS       649589      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX       563124      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        44033      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS         4685      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX          131      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR     15649737      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE          332      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement           16      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        42458      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock          463      0.00%      0.00%
system.ruby.L2Cache_Controller.S_I.Ack_all           16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            135      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    215970937                      
system.ruby.LD.hit_latency_hist_seqr     |   215970937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    215970937                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    219471837                      
system.ruby.LD.latency_hist_seqr         |   219471837    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     219471837                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      3500900                      
system.ruby.LD.miss_latency_hist_seqr    |     3500900    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      3500900                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        68704                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       68704    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        68704                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        68760                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       68760    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        68760                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           56                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          56    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           56                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        68760                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       68760    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        68760                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        68760                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       68760    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        68760                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      5150465                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     5150465    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      5150465                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      5220060                      
system.ruby.RMW_Read.latency_hist_seqr   |     5220060    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      5220060                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        69595                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       69595    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        69595                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    153933807                      
system.ruby.ST.hit_latency_hist_seqr     |   153933807    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    153933807                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    154783236                      
system.ruby.ST.latency_hist_seqr         |   154783236    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     154783236                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       849429                      
system.ruby.ST.miss_latency_hist_seqr    |      849429    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       849429                      
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples               56037991                       # delay histogram for all message
system.ruby.delayHist::mean                  0.502538                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.952175                       # delay histogram for all message
system.ruby.delayHist                    |    53356720     95.22%     95.22% |     2609481      4.66%     99.87% |       66862      0.12%     99.99% |        4224      0.01%    100.00% |         549      0.00%    100.00% |         106      0.00%    100.00% |          44      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                 56037991                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples      28943578                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.636639                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        2.227940                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |    26925255     93.03%     93.03% |     1971598      6.81%     99.84% |       43336      0.15%     99.99% |        2911      0.01%    100.00% |         388      0.00%    100.00% |          62      0.00%    100.00% |          24      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total        28943578                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples      27051710                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.359852                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        1.594886                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |    26388762     97.55%     97.55% |      637883      2.36%     99.91% |       23526      0.09%     99.99% |        1313      0.00%    100.00% |         161      0.00%    100.00% |          44      0.00%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total        27051710                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         42703                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.000328                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.025605                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |       42696     99.98%     99.98% |           0      0.00%     99.98% |           7      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           42703                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001551                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  3569.586612                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002717                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   505.067991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003062                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.999917                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003368                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999917                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.001511                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1994.676150                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    532797902                      
system.ruby.hit_latency_hist_seqr        |   532797902    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    532797902                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    379612653                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    375192673                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses      4419980                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    173299489                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    157605229                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses     15694260                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       3787815                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.683142                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.311124                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls         1654                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed (for the first time)
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.060557                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1492.176576                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   994.761194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.030279                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  1951.051066                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005450                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.999831                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003103                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   499.973650                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.030279                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  2399.613111                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls           45                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses     20114240                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits     18857494                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses      1256746                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles            36                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.056578                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   959.630183                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.003115                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  1500.341847                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005450                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  1500.014452                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           16                      
system.ruby.latency_hist_seqr::max_bucket          159                      
system.ruby.latency_hist_seqr::samples      552912142                      
system.ruby.latency_hist_seqr::mean          0.000000                      
system.ruby.latency_hist_seqr::stdev         0.005954                      
system.ruby.latency_hist_seqr            |   552912141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        552912142                      
system.ruby.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.miss_latency_hist_seqr::samples     20114240                      
system.ruby.miss_latency_hist_seqr::mean     0.000007                      
system.ruby.miss_latency_hist_seqr::stdev     0.031216                      
system.ruby.miss_latency_hist_seqr       |    20114239    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     20114240                      
system.ruby.network.msg_byte.Control        170967888                      
system.ruby.network.msg_byte.Request_Control       341624                      
system.ruby.network.msg_byte.Response_Control     83108136                      
system.ruby.network.msg_byte.Response_Data   1605767832                      
system.ruby.network.msg_byte.Writeback_Control     20235344                      
system.ruby.network.msg_byte.Writeback_Data    135702720                      
system.ruby.network.msg_count.Control        21370986                      
system.ruby.network.msg_count.Request_Control        42703                      
system.ruby.network.msg_count.Response_Control     10388517                      
system.ruby.network.msg_count.Response_Data     22302331                      
system.ruby.network.msg_count.Writeback_Control      2529418                      
system.ruby.network.msg_count.Writeback_Data      1884760                      
system.ruby.network.routers.msg_bytes.Control::0    170967888                      
system.ruby.network.routers.msg_bytes.Request_Control::2       341624                      
system.ruby.network.routers.msg_bytes.Response_Control::1     47785776                      
system.ruby.network.routers.msg_bytes.Response_Control::2     35322360                      
system.ruby.network.routers.msg_bytes.Response_Data::1   1605767832                      
system.ruby.network.routers.msg_bytes.Writeback_Control::0     20235344                      
system.ruby.network.routers.msg_bytes.Writeback_Data::0    135693000                      
system.ruby.network.routers.msg_bytes.Writeback_Data::1         9720                      
system.ruby.network.routers.msg_count.Control::0     21370986                      
system.ruby.network.routers.msg_count.Request_Control::2        42703                      
system.ruby.network.routers.msg_count.Response_Control::1      5973222                      
system.ruby.network.routers.msg_count.Response_Control::2      4415295                      
system.ruby.network.routers.msg_count.Response_Data::1     22302331                      
system.ruby.network.routers.msg_count.Writeback_Control::0      2529418                      
system.ruby.network.routers.msg_count.Writeback_Data::0      1884625                      
system.ruby.network.routers.msg_count.Writeback_Data::1          135                      
system.ruby.network.routers.percent_links_utilized     5.184939                      
system.ruby.network.routers.port_buffers1.avg_buf_msgs     0.036282                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers1.avg_stall_time  1451.051154                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers2.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers2.avg_stall_time   994.795979                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers3.avg_buf_msgs     0.041650                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers3.avg_stall_time  1899.582350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers4.avg_buf_msgs     0.003120                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers4.avg_stall_time  1000.341933                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers5.avg_buf_msgs     0.005452                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers5.avg_stall_time  1000.014624                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers6.avg_buf_msgs     0.006123                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers6.avg_stall_time  3069.586620                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers7.avg_buf_msgs     0.001530                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers7.avg_stall_time  1497.295558                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.throttle0.link_utilization    11.448277                      
system.ruby.network.routers.throttle0.msg_bytes.Request_Control::2       341624                      
system.ruby.network.routers.throttle0.msg_bytes.Response_Control::1     35315000                      
system.ruby.network.routers.throttle0.msg_bytes.Response_Data::1   1448201376                      
system.ruby.network.routers.throttle0.msg_count.Request_Control::2        42703                      
system.ruby.network.routers.throttle0.msg_count.Response_Control::1      4414375                      
system.ruby.network.routers.throttle0.msg_count.Response_Data::1     20113908                      
system.ruby.network.routers.throttle1.link_utilization     3.493389                      
system.ruby.network.routers.throttle1.msg_bytes.Control::0    160913920                      
system.ruby.network.routers.throttle1.msg_bytes.Response_Control::1     10132368                      
system.ruby.network.routers.throttle1.msg_bytes.Response_Control::2     35322360                      
system.ruby.network.routers.throttle1.msg_bytes.Response_Data::1     90485712                      
system.ruby.network.routers.throttle1.msg_bytes.Writeback_Control::0     20235344                      
system.ruby.network.routers.throttle1.msg_bytes.Writeback_Data::0    135693000                      
system.ruby.network.routers.throttle1.msg_bytes.Writeback_Data::1         9720                      
system.ruby.network.routers.throttle1.msg_count.Control::0     20114240                      
system.ruby.network.routers.throttle1.msg_count.Response_Control::1      1266546                      
system.ruby.network.routers.throttle1.msg_count.Response_Control::2      4415295                      
system.ruby.network.routers.throttle1.msg_count.Response_Data::1      1256746                      
system.ruby.network.routers.throttle1.msg_count.Writeback_Control::0      2529418                      
system.ruby.network.routers.throttle1.msg_count.Writeback_Data::0      1884625                      
system.ruby.network.routers.throttle1.msg_count.Writeback_Data::1          135                      
system.ruby.network.routers.throttle2.link_utilization     0.613152                      
system.ruby.network.routers.throttle2.msg_bytes.Control::0     10053968                      
system.ruby.network.routers.throttle2.msg_bytes.Response_Control::1      2338408                      
system.ruby.network.routers.throttle2.msg_bytes.Response_Data::1     67080744                      
system.ruby.network.routers.throttle2.msg_count.Control::0      1256746                      
system.ruby.network.routers.throttle2.msg_count.Response_Control::1       292301                      
system.ruby.network.routers.throttle2.msg_count.Response_Data::1       931677                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples    549544978                      
system.ruby.outstanding_req_hist_seqr::mean     1.572008                      
system.ruby.outstanding_req_hist_seqr::gmean     1.412672                      
system.ruby.outstanding_req_hist_seqr::stdev     0.831411                      
system.ruby.outstanding_req_hist_seqr    |   320810922     58.38%     58.38% |   213052492     38.77%     97.15% |    14190208      2.58%     99.73% |     1058521      0.19%     99.92% |      355851      0.06%     99.99% |       42201      0.01%     99.99% |       15009      0.00%    100.00% |       10784      0.00%    100.00% |        8990      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    549544978                      
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               270308839                       # Number of BP lookups
system.cpu.branchPred.condPredicted         214951988                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          10107314                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            111486518                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               103832405                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.134495                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                12886001                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               4599                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        10638195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7554457                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          3083738                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      1146239                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       226147959                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          206640                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7641362                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    774034716                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.486836                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.897935                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       305330585     39.45%     39.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       109172643     14.10%     53.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        49618601      6.41%     59.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        94533060     12.21%     72.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        43249325      5.59%     77.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        25130599      3.25%     81.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        13498679      1.74%     82.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        14764087      1.91%     84.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       118737137     15.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    774034716                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1000000003                       # Number of instructions committed
system.cpu.commit.opsCommitted             1924897099                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   406896503                       # Number of memory references committed
system.cpu.commit.loads                     251962280                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                      137520                       # Number of memory barriers committed
system.cpu.commit.branches                  228128507                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    5875307                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1918449110                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              10794400                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3911592      0.20%      0.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   1509862327     78.44%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       670888      0.03%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       809208      0.04%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       153684      0.01%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          640      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1452      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       226921      0.01%     78.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       695820      0.04%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1653692      0.09%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          720      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          412      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12846      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          103      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          291      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    251520076     13.07%     91.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    152683293      7.93%     99.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442204      0.02%     99.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      2250930      0.12%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   1924897099                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     118737137                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                282986916                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             166266268                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 335808296                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14184155                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                7754192                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            103149856                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               2508545                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2223562358                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               9017584                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   272320428                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   163216271                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1543748                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        186688                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          294826354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1175923243                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   270308839                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          124272863                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     501906618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                20446446                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 5636                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         26497                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles         1825                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         9674                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 173429723                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               4374789                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          806999827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.820519                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.451080                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                440494638     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 21319341      2.64%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 14328819      1.78%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 21077181      2.61%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 34731291      4.30%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 29952587      3.71%     69.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 34940880      4.33%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 16624298      2.06%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                193530792     23.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            806999827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.333678                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.451599                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   173434875                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        816166                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    29848214                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                31957899                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                60455                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              121238                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               16502739                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               349809                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  22021                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 405044018500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                7754192                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                291517290                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                90185199                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7528                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 340579453                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              76956165                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2199140858                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1410154                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7450606                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               13410128                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               54043633                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             638                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          2482167251                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  5532551702                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               3247092688                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9085527                       # Number of floating rename lookups
system.cpu.rename.committedMaps            2176647559                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                305519618                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     488                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 470                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  50642140                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2806192526                       # The number of ROB reads
system.cpu.rob.writes                      4335240966                       # The number of ROB writes
system.cpu.thread_0.numInsts               1000000003                       # Number of Instructions committed
system.cpu.thread_0.numOps                 1924897099                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples   2188073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002791143500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3468173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875003                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1256746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931677                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1256746                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931677                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    350                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1256746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1161867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   85595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  58356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        58180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.594878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.775029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.212284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        58171     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.164879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57783     99.32%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.07%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              329      0.57%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                80431744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59627328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    198.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  405040623500                       # Total gap between requests
system.mem_ctrls.avgGap                     185083.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.ruby.dir_cntrl0     80409344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.ruby.dir_cntrl0     59626112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.ruby.dir_cntrl0 198520013.448859274387                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.ruby.dir_cntrl0 147208968.103796362877                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.ruby.dir_cntrl0      1256746                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.ruby.dir_cntrl0       931677                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.ruby.dir_cntrl0  42786562000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.ruby.dir_cntrl0 9805069786000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.ruby.dir_cntrl0     34045.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.ruby.dir_cntrl0  10524108.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.ruby.dir_cntrl0     80431744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      80431744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.ruby.dir_cntrl0     59627328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     59627328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.ruby.dir_cntrl0      1256746                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1256746                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.ruby.dir_cntrl0       931677                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        931677                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.ruby.dir_cntrl0    198575316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        198575316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.ruby.dir_cntrl0    147211970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       147211970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.ruby.dir_cntrl0    345787286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       345787286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1256396                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              931658                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        83247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        79380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        78465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        77199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        76442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        75210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        81368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        79170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        74773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        73772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        78809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        79547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        82571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        81583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        76022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        78838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        59591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        57897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        58530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        57324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        57695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        57199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        58780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        57657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        56458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        56400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        58452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        58846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        60442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        59827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        57753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        58807                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             19229137000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6281980000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        42786562000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15305.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34055.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              999694                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             633801                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       554559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   252.516785                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   156.784762                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.181466                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       227234     40.98%     40.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       143753     25.92%     66.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        56458     10.18%     77.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        39858      7.19%     84.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        21445      3.87%     88.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        12541      2.26%     90.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9418      1.70%     92.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8319      1.50%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        35533      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       554559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              80409344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           59626112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              198.520013                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              147.208968                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1979372220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1052061285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     4501634340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2425593060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31973572800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  86905120110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  82353644160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  211190997975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.402584                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 212821025750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13525200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 178697792750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1980179040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1052490120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     4469033100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    2437661700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 31973572800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  86329200090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  82838629440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  211080766290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.130437                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 214094886750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13525200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 177423931750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 405044018500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
