cocci_test_suite() {
	char cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 83 */[16];
	const char *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 81 */;
	const struct nv50_disp_mthd_list *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 72 */;
	const struct nv50_disp_chan_mthd *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 71 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 70 */;
	const struct nv50_disp_chan_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 336 */;
	const struct nvkm_object_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 323 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 296 */;
	const struct nvkm_device_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 276 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 275 */;
	struct nv50_disp_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 274 */;
	struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 272 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 271 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 270 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 246 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 243 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 243 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 243 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 242 */;
	const struct nvkm_oproxy_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 236 */;
	typeof(*object) cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 232 */;
	struct nv50_disp_chan_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 231 */;
	struct nvkm_oproxy *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 229 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 228 */;
	struct nv50_disp_chan_object {
		struct nvkm_oproxy oproxy;
		struct nv50_disp *disp;
		int hash;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 222 */;
	const u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 216 */;
	u64 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 212 */;
	enum nvkm_object_map *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 212 */;
	struct nvkm_event **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 196 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 175 */;
	u32 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 175 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 169 */;
	const struct nvkm_event_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 151 */;
	struct nvif_notify_uevent_rep cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 142 */;
	union {
		struct nvif_notify_uevent_req none;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 136 */;
	struct nvkm_notify *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 133 */;
	struct nvif_notify_uevent_rep {
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 125 */;
	typeof(*disp) cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 107 */;
	struct nvkm_event *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c 105 */;
}
