
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035322                       # Number of seconds simulated
sim_ticks                                 35321643477                       # Number of ticks simulated
final_tick                               563237900136                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312571                       # Simulator instruction rate (inst/s)
host_op_rate                                   394364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3340448                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902604                       # Number of bytes of host memory used
host_seconds                                 10573.92                       # Real time elapsed on the host
sim_insts                                  3305102612                       # Number of instructions simulated
sim_ops                                    4169972413                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       916352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       586112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       549248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2057088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1415808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1415808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4579                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16071                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11061                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11061                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25943074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16593565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15549899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58238740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43486                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57981                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40083299                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40083299                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40083299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25943074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16593565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15549899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98322039                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84704182                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31059121                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263096                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075840                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13239397                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12246731                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190691                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91596                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34356733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169644074                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31059121                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15437422                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35636706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10650289                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5160710                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16787926                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       823124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83693500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48056794     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911624      2.28%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488346      2.97%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3781090      4.52%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3669543      4.38%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793381      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1660948      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2496180      2.98%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16835594     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83693500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366678                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.002783                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35499965                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5044933                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34341101                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268427                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8539068                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5269057                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202932067                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8539068                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37367038                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1020466                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1290077                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32698461                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2778385                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197043206                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          816                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1200311                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           98                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274508524                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917676326                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917676326                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103759415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41798                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23534                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7860887                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18259861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9687652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187582                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3310330                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183157989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147556412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274319                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59547099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181043561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83693500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896979                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28863896     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18466773     22.06%     56.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11969130     14.30%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8111683      9.69%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7600623      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4058247      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2983271      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896039      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       743838      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83693500                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725811     69.26%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149443     14.26%     83.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172757     16.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122793401     83.22%     83.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084810      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14557832      9.87%     94.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8103700      5.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147556412                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742020                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048014                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380128649                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242745572                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143407297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148604426                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500547                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6991927                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2465203                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8539068                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         594973                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98289                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183197652                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18259861                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9687652                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22990                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144717059                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13704759                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2839345                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21625636                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20270116                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7920877                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708500                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143445527                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143407297                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92140237                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258748256                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693037                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356100                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60293428                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110024                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75154432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635358                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153342                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28777697     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21693027     28.86%     67.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7982538     10.62%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4571774      6.08%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3821439      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1903751      2.53%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1853586      2.47%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799989      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3750631      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75154432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3750631                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254601652                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374939337                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1010682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.847042                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.847042                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.180579                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.180579                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651230329                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198069772                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187452210                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84704182                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31391392                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25594271                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097106                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13123662                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12247470                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3381934                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92747                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31393748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172448219                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31391392                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15629404                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38287679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11143711                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5147099                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15495655                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1015871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83849319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45561640     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2532745      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4717816      5.63%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4718383      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2924058      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2334599      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1456999      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1369666      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18233413     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83849319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370600                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035888                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32732228                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5088772                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36783197                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225828                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9019283                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5309110                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1524                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206887614                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         7677                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9019283                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35108827                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         989706                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       844497                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34587132                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3299864                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199516523                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1371767                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1009525                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280228247                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    930750637                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    930750637                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173189252                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107038982                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35545                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17052                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9190826                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18448314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9425685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118034                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3086352                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188067795                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149793514                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63635217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194595795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     83849319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28575876     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18309254     21.84%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12001012     14.31%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7923640      9.45%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8360498      9.97%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4012293      4.79%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3201026      3.82%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       724057      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       741663      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83849319                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         933811     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178146     13.82%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177008     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125290576     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2011693      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17053      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14487373      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7986819      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149793514                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768431                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1288965                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008605                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385021795                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251737444                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146359820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151082479                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       465935                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7157955                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1975                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2273245                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9019283                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         510133                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89742                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188101900                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       373818                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18448314                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9425685                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17052                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1309886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2476437                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147804461                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13823934                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1989053                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21618274                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20957727                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7794340                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744949                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146405462                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146359820                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93278157                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267697598                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.727894                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348446                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100864859                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124194565                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63907797                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2121184                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74830036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659689                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28222019     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21044218     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8746584     11.69%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4360187      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4342404      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1751323      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1756186      2.35%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943649      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3663466      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74830036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100864859                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124194565                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18442799                       # Number of memory references committed
system.switch_cpus1.commit.loads             11290359                       # Number of loads committed
system.switch_cpus1.commit.membars              17052                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17926098                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111889902                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561563                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3663466                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259268932                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385229910                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 854863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100864859                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124194565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100864859                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839779                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839779                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190790                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190790                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663944010                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203322859                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190062859                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34104                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84704182                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31951009                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26066882                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2130403                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13611191                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12611396                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3309089                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93680                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33117164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173573338                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31951009                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15920485                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37638695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11118348                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4681826                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16122219                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       817176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84408039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46769344     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3070384      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4631469      5.49%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3208543      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2255093      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2203025      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1327903      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2836080      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18106198     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84408039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377207                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049171                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34059362                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4914899                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35938461                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525217                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8970098                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5382967                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207886656                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8970098                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35951285                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         502032                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1670845                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34533205                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2780569                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201724704                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1167500                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       942936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282877064                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    939053779                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    939053779                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174325972                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108551088                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36313                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17380                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8246949                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18499229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9473374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3061432                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188072627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150258209                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298420                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62661197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191789203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84408039                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29995127     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16864191     19.98%     55.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12371883     14.66%     70.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8133549      9.64%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8152085      9.66%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3953847      4.68%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3485943      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       654940      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       796474      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84408039                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         819881     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162301     14.10%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168571     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125693585     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1897563      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17319      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14767527      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7882215      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150258209                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773917                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1150753                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386373630                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250768913                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146107911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151408962                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470819                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7171451                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2269777                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8970098                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         263036                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49215                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188107333                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       645992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18499229                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9473374                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17380                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1299068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2457759                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147501051                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13802433                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2757158                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21495161                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20972823                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7692728                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741367                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146170513                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146107911                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94668715                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268963488                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724920                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101358525                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124939034                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63168467                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2147572                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75437940                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28677869     38.02%     38.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21682839     28.74%     66.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8190430     10.86%     77.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4589144      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3895095      5.16%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1741219      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1667010      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1135304      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3859030      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75437940                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101358525                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124939034                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18531375                       # Number of memory references committed
system.switch_cpus2.commit.loads             11327778                       # Number of loads committed
system.switch_cpus2.commit.membars              17320                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18127334                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112477364                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2584144                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3859030                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259686411                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385190861                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 296143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101358525                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124939034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101358525                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.835689                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.835689                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196618                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196618                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662458278                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203220284                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191084287                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34640                       # number of misc regfile writes
system.l2.replacements                          16071                       # number of replacements
system.l2.tagsinuse                      32767.972813                       # Cycle average of tags in use
system.l2.total_refs                          1280012                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48839                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.208809                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1357.288918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.667368                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3543.972031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.996493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2289.375173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.861865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2121.224900                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10046.333439                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7630.532859                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5737.719769                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.041421                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.108153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064735                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.306590                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.232865                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175101                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        45104                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34605                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29195                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108904                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43561                       # number of Writeback hits
system.l2.Writeback_hits::total                 43561                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        45104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29195                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108904                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        45104                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34605                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29195                       # number of overall hits
system.l2.overall_hits::total                  108904                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7152                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4579                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4291                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16064                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4579                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4291                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16071                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7159                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4579                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4291                       # number of overall misses
system.l2.overall_misses::total                 16071                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       598482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    378098701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       641243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    254375260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       755326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    238497544                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       872966556                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       381413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        381413                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       598482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    378480114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       641243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    254375260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       755326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    238497544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        873347969                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       598482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    378480114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       641243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    254375260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       755326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    238497544                       # number of overall miss cycles
system.l2.overall_miss_latency::total       873347969                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              124968                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43561                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43561                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52263                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               124975                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52263                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              124975                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.136865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.116859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.128143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128545                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.136980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.116859                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.128143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128594                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.136980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.116859                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.128143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128594                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52866.149469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45803.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55552.579166                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47207.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55580.877185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54343.037600                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 54487.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54487.571429                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52867.734879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45803.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55552.579166                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47207.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55580.877185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54343.100554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49873.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52867.734879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45803.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55552.579166                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47207.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55580.877185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54343.100554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11061                       # number of writebacks
system.l2.writebacks::total                     11061                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4579                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4291                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16064                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16071                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       529891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    336540917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       560275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    227960055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       663520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    213705534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    779960192                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       339783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       339783                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       529891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    336880700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       560275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    227960055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       663520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    213705534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    780299975                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       529891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    336880700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       560275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    227960055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       663520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    213705534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    780299975                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.136865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116859                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128545                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.136980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.116859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.128143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.136980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.116859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.128143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128594                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44157.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47055.497343                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40019.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49783.807600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        41470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49803.200653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48553.298805                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 48540.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48540.428571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44157.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47056.949295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40019.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49783.807600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        41470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49803.200653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48553.293199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44157.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47056.949295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40019.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49783.807600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        41470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49803.200653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48553.293199                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997005                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016795528                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054132.379798                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997005                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16787911                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16787911                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16787911                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16787911                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16787911                       # number of overall hits
system.cpu0.icache.overall_hits::total       16787911                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       771133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       771133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       771133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       771133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       771133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       771133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16787926                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16787926                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16787926                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16787926                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16787926                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16787926                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51408.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51408.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51408.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51408.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       613162                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       613162                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       613162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       613162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       613162                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       613162                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51096.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51096.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52263                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173617551                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52519                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.804585                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.270455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.729545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911213                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088787                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10424965                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10424965                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185139                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17609                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17609                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17610104                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17610104                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17610104                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17610104                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132762                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132762                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2963                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2963                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135725                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135725                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135725                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135725                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4068868590                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4068868590                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    176852821                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    176852821                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4245721411                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4245721411                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4245721411                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4245721411                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17745829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17745829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17745829                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17745829                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012575                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012575                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007648                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007648                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007648                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007648                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30647.840421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30647.840421                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 59687.080999                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59687.080999                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31281.793413                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31281.793413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31281.793413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31281.793413                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       416960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 34746.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24323                       # number of writebacks
system.cpu0.dcache.writebacks::total            24323                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2956                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2956                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83462                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52256                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52256                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52263                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    776206788                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    776206788                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       388413                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       388413                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    776595201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    776595201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    776595201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    776595201                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14853.926592                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14853.926592                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 55487.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55487.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14859.368980                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14859.368980                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14859.368980                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14859.368980                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996490                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015245900                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192755.723542                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15495639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15495639                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15495639                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15495639                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15495639                       # number of overall hits
system.cpu1.icache.overall_hits::total       15495639                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788987                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788987                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788987                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788987                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788987                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788987                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15495655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15495655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15495655                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15495655                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15495655                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15495655                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49311.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49311.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49311.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49311.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49311.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49311.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       655243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       655243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       655243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       655243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       655243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       655243                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46803.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46803.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46803.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46803.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46803.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46803.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39184                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169313301                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39440                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4292.933595                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.518715                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.481285                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904370                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095630                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10549510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10549510                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7118884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7118884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17052                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17052                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17052                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17052                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17668394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17668394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17668394                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17668394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102076                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102076                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102076                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102076                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102076                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3104820807                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3104820807                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3104820807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3104820807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3104820807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3104820807                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10651586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10651586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7118884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7118884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17052                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17052                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17770470                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17770470                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17770470                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17770470                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009583                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005744                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005744                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005744                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005744                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30416.756211                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30416.756211                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30416.756211                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30416.756211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30416.756211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30416.756211                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9354                       # number of writebacks
system.cpu1.dcache.writebacks::total             9354                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62892                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62892                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39184                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39184                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39184                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    503873440                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    503873440                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    503873440                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    503873440                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    503873440                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    503873440                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12859.162924                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12859.162924                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12859.162924                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12859.162924                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12859.162924                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12859.162924                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995606                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019266466                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206204.471861                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995606                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16122200                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16122200                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16122200                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16122200                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16122200                       # number of overall hits
system.cpu2.icache.overall_hits::total       16122200                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1010596                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1010596                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1010596                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1010596                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1010596                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1010596                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16122219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16122219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16122219                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16122219                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16122219                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16122219                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53189.263158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53189.263158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53189.263158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53189.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53189.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53189.263158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       799899                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       799899                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       799899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       799899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       799899                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       799899                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49993.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49993.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49993.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49993.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49993.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49993.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33486                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164360837                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33742                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4871.105358                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.634081                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.365919                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900914                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099086                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10505968                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10505968                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7168958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7168958                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17349                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17349                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17320                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17320                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17674926                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17674926                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17674926                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17674926                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68014                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68014                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68014                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68014                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68014                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68014                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1761565909                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1761565909                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1761565909                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1761565909                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1761565909                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1761565909                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10573982                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10573982                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7168958                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7168958                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17742940                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17742940                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17742940                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17742940                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006432                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006432                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003833                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003833                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003833                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003833                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25900.048652                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25900.048652                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25900.048652                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25900.048652                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25900.048652                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25900.048652                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9884                       # number of writebacks
system.cpu2.dcache.writebacks::total             9884                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34528                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34528                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34528                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34528                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33486                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33486                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33486                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    489705209                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    489705209                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    489705209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    489705209                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    489705209                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    489705209                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14624.177537                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14624.177537                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14624.177537                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14624.177537                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14624.177537                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14624.177537                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
