Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mips_alu_32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_alu_32.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_alu_32"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : mips_alu_32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\FILES\ISE File\MIPS_R\mips_reg.v" into library work
Parsing module <mips_reg>.
Analyzing Verilog file "E:\FILES\ISE File\MIPS_R\mips_inst.v" into library work
Parsing module <mips_inst>.
Analyzing Verilog file "E:\FILES\ISE File\MIPS_R\mips_decode.v" into library work
Parsing module <mips_decode>.
Analyzing Verilog file "E:\FILES\ISE File\MIPS_R\mips_control.v" into library work
Parsing module <mips_control>.
WARNING:HDLCompiler:98 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 26: ALU_OP was previously declared with a range
Analyzing Verilog file "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" into library work
Parsing module <mips_alu_32>.
Analyzing Verilog file "E:\FILES\ISE File\MIPS_R\ipcore_dir\mips_inst_ipcore.v" into library work
Parsing module <mips_inst_ipcore>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 30: Port R_Addr_A is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 34: Port op_code is not connected to this instance

Elaborating module <mips_alu_32>.
WARNING:HDLCompiler:604 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 30: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_reg.v" Line 29: Port Inst_code is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_reg.v" Line 34: Port A is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_reg.v" Line 37: Port op_code is not connected to this instance

Elaborating module <mips_reg>.
WARNING:HDLCompiler:604 - "E:\FILES\ISE File\MIPS_R\mips_reg.v" Line 29: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_decode.v" Line 26: Port rst is not connected to this instance

Elaborating module <mips_decode>.
WARNING:HDLCompiler:604 - "E:\FILES\ISE File\MIPS_R\mips_decode.v" Line 26: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_inst.v" Line 29: Port wea is not connected to this instance

Elaborating module <mips_inst>.

Elaborating module <mips_inst_ipcore>.
WARNING:HDLCompiler:1499 - "E:\FILES\ISE File\MIPS_R\ipcore_dir\mips_inst_ipcore.v" Line 39: Empty module <mips_inst_ipcore> remains a black box.
WARNING:HDLCompiler:552 - "E:\FILES\ISE File\MIPS_R\mips_inst.v" Line 29: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\FILES\ISE File\MIPS_R\mips_decode.v" Line 26: Input port rst is not connected on this instance
WARNING:HDLCompiler:604 - "E:\FILES\ISE File\MIPS_R\mips_reg.v" Line 34: Module instantiation should have an instance name
ERROR:HDLCompiler:508 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 21: Illegal recursive instantiation of module <mips_alu_32>.
Module mips_reg remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "E:\FILES\ISE File\MIPS_R\mips_reg.v" Line 21: Empty module <mips_reg> remains a black box.
WARNING:HDLCompiler:604 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 34: Module instantiation should have an instance name
WARNING:HDLCompiler:1016 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 28: Port Inst_code is not connected to this instance

Elaborating module <mips_control>.
WARNING:HDLCompiler:604 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 28: Module instantiation should have an instance name
WARNING:HDLCompiler:413 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 38: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 39: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 42: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 43: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 44: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 45: Result of 3-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:552 - "E:\FILES\ISE File\MIPS_R\mips_control.v" Line 28: Input port Inst_code[31] is not connected on this instance
WARNING:HDLCompiler:189 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 35: Size mismatch in connection of port <ALU_OP>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:91 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 71: Signal <ALU_OP> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 72: Signal <F32> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:552 - "E:\FILES\ISE File\MIPS_R\mips_alu_32.v" Line 34: Input port op_code[5] is not connected on this instance
--> 

Total memory usage is 229808 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    0 (   0 filtered)

