# do {D:\EleSist\Projeto\git\Z01\Projetos\tools\scripts/../Z01-Simulator-rtl/do/sim.do}
# 1
# 1
# 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:10 on Apr 16,2018
# vcom -work work ./Modulos/dispositivos/RAM_fpga/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/dispositivos/PLL/PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL
# -- Compiling architecture rtl of PLL
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/CircuitosSequenciais/BinaryDigit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture arch of BinaryDigit
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/CircuitosSequenciais/Register16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/CPU/Computador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:11 on Apr 16,2018
# vcom -work work ./Modulos/CPU/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 11:08:11 on Apr 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file D:/EleSist/Projeto/git/Z01/Projetos/tools/Z01-Simulator-rtl/design_library/cpu/arch.psm (157:157 1:1 5145 0 0 32024 0x0:0x5ab57aa0)
# ** Error: (vsim-3171) Could not find machine code for 'D:/EleSist/Projeto/git/Z01/Projetos/tools/Z01-Simulator-rtl/design_library.cpu(arch)'.
# No such file or directory. (errno = ENOENT)
# Load interrupted
# Error loading design
# End time: 11:08:11 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
