{
  "Top": "affine_scale",
  "RtlTop": "affine_scale",
  "RtlPrefix": "",
  "RtlSubPrefix": "affine_scale_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "srcin": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_src",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "srcin_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "srcin_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dstin": {
      "index": "1",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dstin_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dstin_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dstout": {
      "index": "2",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dstout_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dstout_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "mapchip_maxwidth": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mapchip_maxwidth",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mapchip_maxheight": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mapchip_maxheight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mapchip_draw_xsize": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mapchip_draw_xsize",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mapchip_draw_ysize": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mapchip_draw_ysize",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xstart_pos": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xstart_pos",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ystart_pos": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ystart_pos",
          "usage": "data",
          "direction": "in"
        }]
    },
    "frame_size": {
      "index": "9",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "frame_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "alpha": {
      "index": "10",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "alpha",
          "usage": "data",
          "direction": "in"
        }]
    },
    "id": {
      "index": "11",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "id",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a": {
      "index": "12",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "a",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "13",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "c": {
      "index": "14",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "c",
          "usage": "data",
          "direction": "in"
        }]
    },
    "d": {
      "index": "15",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m": {
      "index": "16",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "m",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n": {
      "index": "17",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top affine_scale.cpp -name affine_scale.cpp",
      "set_directive_top affine_scale -name affine_scale",
      "set_directive_interface affine_scale -mode s_axilite return",
      "set_directive_interface affine_scale -mode m_axi -depth 307200 srcin -offset slave -bundle src -num_read_outstanding 16 -max_read_burst_length 32",
      "set_directive_interface affine_scale -mode m_axi -depth 307200 dstin -offset slave -bundle dst -num_read_outstanding 16 -max_read_burst_length 32",
      "set_directive_interface affine_scale -mode m_axi -depth 307200 dstout -offset slave -bundle dst -num_write_outstanding 16 -max_write_burst_length 32",
      "set_directive_interface affine_scale -mode s_axilite mapchip_maxwidth",
      "set_directive_interface affine_scale -mode s_axilite mapchip_maxheight",
      "set_directive_interface affine_scale -mode s_axilite mapchip_draw_xsize",
      "set_directive_interface affine_scale -mode s_axilite mapchip_draw_ysize",
      "set_directive_interface affine_scale -mode s_axilite xstart_pos",
      "set_directive_interface affine_scale -mode s_axilite ystart_pos",
      "set_directive_interface affine_scale -mode s_axilite frame_size",
      "set_directive_interface affine_scale -mode s_axilite alpha",
      "set_directive_interface affine_scale -mode s_axilite id",
      "set_directive_interface affine_scale -mode s_axilite a",
      "set_directive_interface affine_scale -mode s_axilite b",
      "set_directive_interface affine_scale -mode s_axilite c",
      "set_directive_interface affine_scale -mode s_axilite d",
      "set_directive_interface affine_scale -mode s_axilite m",
      "set_directive_interface affine_scale -mode s_axilite n",
      "set_directive_loop_tripcount affine_scale\/height_loop -min 1 -max 480 -avg 240",
      "set_directive_dataflow affine_scale\/height_loop ",
      "set_directive_pipeline affine_scale\/src_loop ",
      "set_directive_loop_tripcount affine_scale\/src_loop -min 1 -max 640 -avg 240",
      "set_directive_pipeline affine_scale\/dstin_loop ",
      "set_directive_loop_tripcount affine_scale\/dstin_loop -min 1 -max 640 -avg 240",
      "set_directive_pipeline affine_scale\/dstout_loop ",
      "set_directive_loop_tripcount affine_scale\/dstout_loop -min 1 -max 640 -avg 240",
      "set_directive_top affine_scale -name affine_scale"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "affine_scale"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "91"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "affine_scale",
    "Version": "1.0",
    "DisplayName": "Affine_scale",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_affine_scale_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/affine_scale.cpp"],
    "Vhdl": [
      "impl\/vhdl\/affine_scale_control_s_axi.vhd",
      "impl\/vhdl\/affine_scale_dataflow_in_loop_height_loop.vhd",
      "impl\/vhdl\/affine_scale_dataflow_in_loop_height_loop_dst_V.vhd",
      "impl\/vhdl\/affine_scale_dataflow_in_loop_height_loop_dst_V_memcore.vhd",
      "impl\/vhdl\/affine_scale_dataflow_in_loop_height_loop_entry6.vhd",
      "impl\/vhdl\/affine_scale_dataflow_in_loop_height_loop_src_V.vhd",
      "impl\/vhdl\/affine_scale_dataflow_in_loop_height_loop_src_V_memcore.vhd",
      "impl\/vhdl\/affine_scale_dst_m_axi.vhd",
      "impl\/vhdl\/affine_scale_dstin_loop_proc.vhd",
      "impl\/vhdl\/affine_scale_dstout_loop_proc.vhd",
      "impl\/vhdl\/affine_scale_fifo_w8_d3_S.vhd",
      "impl\/vhdl\/affine_scale_fifo_w20_d2_S.vhd",
      "impl\/vhdl\/affine_scale_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/affine_scale_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/affine_scale_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/affine_scale_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/affine_scale_mac_muladd_8ns_8ns_16ns_17_4_1.vhd",
      "impl\/vhdl\/affine_scale_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/affine_scale_mul_28s_28s_44_3_1.vhd",
      "impl\/vhdl\/affine_scale_mul_32ns_21s_53_2_1.vhd",
      "impl\/vhdl\/affine_scale_mul_32ns_32ns_62_2_1.vhd",
      "impl\/vhdl\/affine_scale_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/affine_scale_mul_32s_34ns_65_2_1.vhd",
      "impl\/vhdl\/affine_scale_mul_mul_10ns_8ns_17_4_1.vhd",
      "impl\/vhdl\/affine_scale_mul_mul_17ns_19ns_35_4_1.vhd",
      "impl\/vhdl\/affine_scale_sdiv_32ns_32s_32_36_seq_1.vhd",
      "impl\/vhdl\/affine_scale_sdiv_33ns_32s_32_37_seq_1.vhd",
      "impl\/vhdl\/affine_scale_src_loop_proc.vhd",
      "impl\/vhdl\/affine_scale_src_m_axi.vhd",
      "impl\/vhdl\/affine_scale.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/affine_scale_control_s_axi.v",
      "impl\/verilog\/affine_scale_dataflow_in_loop_height_loop.v",
      "impl\/verilog\/affine_scale_dataflow_in_loop_height_loop_dst_V.v",
      "impl\/verilog\/affine_scale_dataflow_in_loop_height_loop_dst_V_memcore.v",
      "impl\/verilog\/affine_scale_dataflow_in_loop_height_loop_entry6.v",
      "impl\/verilog\/affine_scale_dataflow_in_loop_height_loop_src_V.v",
      "impl\/verilog\/affine_scale_dataflow_in_loop_height_loop_src_V_memcore.v",
      "impl\/verilog\/affine_scale_dst_m_axi.v",
      "impl\/verilog\/affine_scale_dstin_loop_proc.v",
      "impl\/verilog\/affine_scale_dstout_loop_proc.v",
      "impl\/verilog\/affine_scale_fifo_w8_d3_S.v",
      "impl\/verilog\/affine_scale_fifo_w20_d2_S.v",
      "impl\/verilog\/affine_scale_fifo_w32_d2_S.v",
      "impl\/verilog\/affine_scale_fifo_w32_d3_S.v",
      "impl\/verilog\/affine_scale_fifo_w64_d2_S.v",
      "impl\/verilog\/affine_scale_fifo_w64_d3_S.v",
      "impl\/verilog\/affine_scale_mac_muladd_8ns_8ns_16ns_17_4_1.v",
      "impl\/verilog\/affine_scale_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/affine_scale_mul_28s_28s_44_3_1.v",
      "impl\/verilog\/affine_scale_mul_32ns_21s_53_2_1.v",
      "impl\/verilog\/affine_scale_mul_32ns_32ns_62_2_1.v",
      "impl\/verilog\/affine_scale_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/affine_scale_mul_32s_34ns_65_2_1.v",
      "impl\/verilog\/affine_scale_mul_mul_10ns_8ns_17_4_1.v",
      "impl\/verilog\/affine_scale_mul_mul_17ns_19ns_35_4_1.v",
      "impl\/verilog\/affine_scale_sdiv_32ns_32s_32_36_seq_1.v",
      "impl\/verilog\/affine_scale_sdiv_33ns_32s_32_37_seq_1.v",
      "impl\/verilog\/affine_scale_src_loop_proc.v",
      "impl\/verilog\/affine_scale_src_m_axi.v",
      "impl\/verilog\/affine_scale.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/affine_scale_v1_0\/data\/affine_scale.mdd",
      "impl\/misc\/drivers\/affine_scale_v1_0\/data\/affine_scale.tcl",
      "impl\/misc\/drivers\/affine_scale_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/affine_scale_v1_0\/src\/xaffine_scale.c",
      "impl\/misc\/drivers\/affine_scale_v1_0\/src\/xaffine_scale.h",
      "impl\/misc\/drivers\/affine_scale_v1_0\/src\/xaffine_scale_hw.h",
      "impl\/misc\/drivers\/affine_scale_v1_0\/src\/xaffine_scale_linux.c",
      "impl\/misc\/drivers\/affine_scale_v1_0\/src\/xaffine_scale_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/affine_scale.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/koutakimura\/workspace\/ProjectFolder\/Xilinx\/workspace\/Arty_z7_20\/Vitis_HLS\/Graphic\/affine_scale\/solution1\/.debug\/affine_scale.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_src:m_axi_dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_dst": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_dst_",
      "paramPrefix": "C_M_AXI_DST_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_dst_ARADDR",
        "m_axi_dst_ARBURST",
        "m_axi_dst_ARCACHE",
        "m_axi_dst_ARID",
        "m_axi_dst_ARLEN",
        "m_axi_dst_ARLOCK",
        "m_axi_dst_ARPROT",
        "m_axi_dst_ARQOS",
        "m_axi_dst_ARREADY",
        "m_axi_dst_ARREGION",
        "m_axi_dst_ARSIZE",
        "m_axi_dst_ARUSER",
        "m_axi_dst_ARVALID",
        "m_axi_dst_AWADDR",
        "m_axi_dst_AWBURST",
        "m_axi_dst_AWCACHE",
        "m_axi_dst_AWID",
        "m_axi_dst_AWLEN",
        "m_axi_dst_AWLOCK",
        "m_axi_dst_AWPROT",
        "m_axi_dst_AWQOS",
        "m_axi_dst_AWREADY",
        "m_axi_dst_AWREGION",
        "m_axi_dst_AWSIZE",
        "m_axi_dst_AWUSER",
        "m_axi_dst_AWVALID",
        "m_axi_dst_BID",
        "m_axi_dst_BREADY",
        "m_axi_dst_BRESP",
        "m_axi_dst_BUSER",
        "m_axi_dst_BVALID",
        "m_axi_dst_RDATA",
        "m_axi_dst_RID",
        "m_axi_dst_RLAST",
        "m_axi_dst_RREADY",
        "m_axi_dst_RRESP",
        "m_axi_dst_RUSER",
        "m_axi_dst_RVALID",
        "m_axi_dst_WDATA",
        "m_axi_dst_WID",
        "m_axi_dst_WLAST",
        "m_axi_dst_WREADY",
        "m_axi_dst_WSTRB",
        "m_axi_dst_WUSER",
        "m_axi_dst_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "0",
          "argName": "dstin"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "dstin"
        }
      ]
    },
    "m_axi_src": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_src_",
      "paramPrefix": "C_M_AXI_SRC_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_src_ARADDR",
        "m_axi_src_ARBURST",
        "m_axi_src_ARCACHE",
        "m_axi_src_ARID",
        "m_axi_src_ARLEN",
        "m_axi_src_ARLOCK",
        "m_axi_src_ARPROT",
        "m_axi_src_ARQOS",
        "m_axi_src_ARREADY",
        "m_axi_src_ARREGION",
        "m_axi_src_ARSIZE",
        "m_axi_src_ARUSER",
        "m_axi_src_ARVALID",
        "m_axi_src_AWADDR",
        "m_axi_src_AWBURST",
        "m_axi_src_AWCACHE",
        "m_axi_src_AWID",
        "m_axi_src_AWLEN",
        "m_axi_src_AWLOCK",
        "m_axi_src_AWPROT",
        "m_axi_src_AWQOS",
        "m_axi_src_AWREADY",
        "m_axi_src_AWREGION",
        "m_axi_src_AWSIZE",
        "m_axi_src_AWUSER",
        "m_axi_src_AWVALID",
        "m_axi_src_BID",
        "m_axi_src_BREADY",
        "m_axi_src_BRESP",
        "m_axi_src_BUSER",
        "m_axi_src_BVALID",
        "m_axi_src_RDATA",
        "m_axi_src_RID",
        "m_axi_src_RLAST",
        "m_axi_src_RREADY",
        "m_axi_src_RRESP",
        "m_axi_src_RUSER",
        "m_axi_src_RVALID",
        "m_axi_src_WDATA",
        "m_axi_src_WID",
        "m_axi_src_WLAST",
        "m_axi_src_WREADY",
        "m_axi_src_WSTRB",
        "m_axi_src_WUSER",
        "m_axi_src_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "srcin"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "srcin"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_dst",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "srcin_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of srcin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "srcin",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of srcin"
            }]
        },
        {
          "offset": "0x14",
          "name": "srcin_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of srcin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "srcin",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of srcin"
            }]
        },
        {
          "offset": "0x1c",
          "name": "dstin_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dstin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dstin",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dstin"
            }]
        },
        {
          "offset": "0x20",
          "name": "dstin_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dstin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dstin",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of dstin"
            }]
        },
        {
          "offset": "0x28",
          "name": "dstout_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dstout",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dstout",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dstout"
            }]
        },
        {
          "offset": "0x2c",
          "name": "dstout_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dstout",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dstout",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of dstout"
            }]
        },
        {
          "offset": "0x34",
          "name": "mapchip_maxwidth",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of mapchip_maxwidth",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mapchip_maxwidth",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of mapchip_maxwidth"
            }]
        },
        {
          "offset": "0x3c",
          "name": "mapchip_maxheight",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of mapchip_maxheight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mapchip_maxheight",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of mapchip_maxheight"
            }]
        },
        {
          "offset": "0x44",
          "name": "mapchip_draw_xsize",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of mapchip_draw_xsize",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mapchip_draw_xsize",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of mapchip_draw_xsize"
            }]
        },
        {
          "offset": "0x4c",
          "name": "mapchip_draw_ysize",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of mapchip_draw_ysize",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mapchip_draw_ysize",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of mapchip_draw_ysize"
            }]
        },
        {
          "offset": "0x54",
          "name": "xstart_pos",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of xstart_pos",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "xstart_pos",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of xstart_pos"
            }]
        },
        {
          "offset": "0x5c",
          "name": "ystart_pos",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ystart_pos",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ystart_pos",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ystart_pos"
            }]
        },
        {
          "offset": "0x64",
          "name": "frame_size",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of frame_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "frame_size",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of frame_size"
            }]
        },
        {
          "offset": "0x6c",
          "name": "alpha",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of alpha",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "alpha",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 7 to 0 of alpha"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x74",
          "name": "id",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of id",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "id",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of id"
            }]
        },
        {
          "offset": "0x7c",
          "name": "a",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of a"
            }]
        },
        {
          "offset": "0x84",
          "name": "b",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of b"
            }]
        },
        {
          "offset": "0x8c",
          "name": "c",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of c"
            }]
        },
        {
          "offset": "0x94",
          "name": "d",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "d",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of d"
            }]
        },
        {
          "offset": "0x9c",
          "name": "m",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of m",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of m"
            }]
        },
        {
          "offset": "0xa4",
          "name": "n",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of n",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "n",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of n"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "srcin"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_src_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_src_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_src_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_src_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_src_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_src_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_src_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_src_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_src_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_src_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_src_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_src_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_src_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_src_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_src_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_src_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_src_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_src_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_src_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_src_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_src_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_src_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_src_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_src_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_src_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dst_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dst_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dst_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dst_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dst_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dst_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dst_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dst_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dst_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dst_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dst_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dst_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dst_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dst_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dst_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dst_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dst_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dst_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dst_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dst_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dst_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dst_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dst_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dst_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dst_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dst_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dst_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dst_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dst_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dst_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "affine_scale",
      "Instances": [{
          "ModuleName": "dataflow_in_loop_height_loop",
          "InstanceName": "dataflow_in_loop_height_loop_U0",
          "Instances": [
            {
              "ModuleName": "src_loop_proc",
              "InstanceName": "src_loop_proc_U0"
            },
            {
              "ModuleName": "dstin_loop_proc",
              "InstanceName": "dstin_loop_proc_U0"
            },
            {
              "ModuleName": "dstout_loop_proc",
              "InstanceName": "dstout_loop_proc_U0"
            },
            {
              "ModuleName": "dataflow_in_loop_height_loop_entry6",
              "InstanceName": "dataflow_in_loop_height_loop_entry6_U0"
            }
          ]
        }]
    },
    "Info": {
      "dataflow_in_loop_height_loop_entry6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "src_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dstin_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dstout_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_height_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "affine_scale": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataflow_in_loop_height_loop_entry6": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "272",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "src_loop_proc": {
        "Latency": {
          "LatencyBest": "63",
          "LatencyAvg": "302",
          "LatencyWorst": "702",
          "PipelineIIMin": "63",
          "PipelineIIMax": "702",
          "PipelineII": "63 ~ 702",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "src_loop",
            "TripCount": "",
            "LatencyMin": "15",
            "LatencyMax": "654",
            "Latency": "15 ~ 654",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "6983",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "4147",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dstin_loop_proc": {
        "Latency": {
          "LatencyBest": "63",
          "LatencyAvg": "302",
          "LatencyWorst": "702",
          "PipelineIIMin": "63",
          "PipelineIIMax": "702",
          "PipelineII": "63 ~ 702",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "dstin_loop",
            "TripCount": "",
            "LatencyMin": "15",
            "LatencyMax": "654",
            "Latency": "15 ~ 654",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "6377",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "4169",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dstout_loop_proc": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "263",
          "LatencyWorst": "663",
          "PipelineIIMin": "24",
          "PipelineIIMax": "663",
          "PipelineII": "24 ~ 663",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "dstout_loop",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "653",
            "Latency": "14 ~ 653",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "687",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "524",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_height_loop": {
        "Latency": {
          "LatencyBest": "89",
          "LatencyAvg": "567",
          "LatencyWorst": "1367",
          "PipelineIIMin": "64",
          "PipelineIIMax": "703",
          "PipelineII": "64 ~ 703",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "17121",
          "AVAIL_FF": "106400",
          "UTIL_FF": "16",
          "LUT": "11265",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "affine_scale": {
        "Latency": {
          "LatencyBest": "91",
          "LatencyAvg": "72986",
          "LatencyWorst": "338106",
          "PipelineIIMin": "92",
          "PipelineIIMax": "338107",
          "PipelineII": "92 ~ 338107",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "height_loop",
            "TripCount": "",
            "LatencyMin": "90",
            "LatencyMax": "338105",
            "Latency": "90 ~ 338105",
            "PipelineII": "",
            "PipelineDepthMin": "90",
            "PipelineDepthMax": "338105",
            "PipelineDepth": "90 ~ 338105"
          }],
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "19445",
          "AVAIL_FF": "106400",
          "UTIL_FF": "18",
          "LUT": "13887",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "26",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-06 21:22:17 JST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
