<!-- HTML header for doxygen 1.9.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/ad9371/src/devices/adi_hal/parameters.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Barlow:wght@600&family=Inter:wght@400;500;700&display=swap" rel="stylesheet">
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="harmonic.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="adi-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('ad9371_2src_2devices_2adi__hal_2parameters_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">parameters.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Platform dependent parameters.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;app_config.h&quot;</code><br />
<code>#include &quot;xparameters.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for parameters.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ad9371_2src_2devices_2adi__hal_2parameters_8h__incl.svg" width="256" height="124"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ad9371_2src_2devices_2adi__hal_2parameters_8h__dep__incl.svg" width="230" height="139"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="ad9371_2src_2devices_2adi__hal_2parameters_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3196329f7a722d065bfc558c8ba760a7" id="r_a3196329f7a722d065bfc558c8ba760a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3196329f7a722d065bfc558c8ba760a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1556d56c40da47e192e6767b8b15003b" id="r_a1556d56c40da47e192e6767b8b15003b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1556d56c40da47e192e6767b8b15003b">GPIO_DEVICE_ID</a>&#160;&#160;&#160;XPAR_GPIO_0_DEVICE_ID</td></tr>
<tr class="separator:a1556d56c40da47e192e6767b8b15003b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264889066fc41987d29395b4772bd17" id="r_a2264889066fc41987d29395b4772bd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2264889066fc41987d29395b4772bd17">SPI_DEVICE_ID</a>&#160;&#160;&#160;XPAR_SPI_0_DEVICE_ID</td></tr>
<tr class="separator:a2264889066fc41987d29395b4772bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff4ff00d8f3375e4fb198270ae24597" id="r_adff4ff00d8f3375e4fb198270ae24597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adff4ff00d8f3375e4fb198270ae24597">UART_IRQ_ID</a>&#160;&#160;&#160;XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR</td></tr>
<tr class="separator:adff4ff00d8f3375e4fb198270ae24597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae079c35d87cd1febbdfaae90f013356c" id="r_ae079c35d87cd1febbdfaae90f013356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae079c35d87cd1febbdfaae90f013356c">DDR_MEM_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_DDR_CNTRL_BASEADDR</td></tr>
<tr class="separator:ae079c35d87cd1febbdfaae90f013356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96ba983eb5f67b56214df0e0bf5aa19" id="r_aa96ba983eb5f67b56214df0e0bf5aa19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa96ba983eb5f67b56214df0e0bf5aa19">RX_CLKGEN_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_CLKGEN_BASEADDR</td></tr>
<tr class="separator:aa96ba983eb5f67b56214df0e0bf5aa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2647e14be0064e517193dcbf8bb9a929" id="r_a2647e14be0064e517193dcbf8bb9a929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2647e14be0064e517193dcbf8bb9a929">TX_CLKGEN_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_TX_CLKGEN_BASEADDR</td></tr>
<tr class="separator:a2647e14be0064e517193dcbf8bb9a929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45b6c1f86a5bab2b35b160ce285022a" id="r_aa45b6c1f86a5bab2b35b160ce285022a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa45b6c1f86a5bab2b35b160ce285022a">RX_OS_CLKGEN_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_CLKGEN_BASEADDR</td></tr>
<tr class="separator:aa45b6c1f86a5bab2b35b160ce285022a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fc4360c8c3b7eae2e8553b2ffc6c6c" id="r_a61fc4360c8c3b7eae2e8553b2ffc6c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61fc4360c8c3b7eae2e8553b2ffc6c6c">RX_JESD_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_JESD_RX_AXI_BASEADDR</td></tr>
<tr class="separator:a61fc4360c8c3b7eae2e8553b2ffc6c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20835451de6be180938cbb49211a630" id="r_ab20835451de6be180938cbb49211a630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab20835451de6be180938cbb49211a630">TX_JESD_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_TX_JESD_TX_AXI_BASEADDR</td></tr>
<tr class="separator:ab20835451de6be180938cbb49211a630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00029b8fe320011a6a9ac0473c501c4" id="r_ac00029b8fe320011a6a9ac0473c501c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac00029b8fe320011a6a9ac0473c501c4">RX_OS_JESD_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_JESD_RX_AXI_BASEADDR</td></tr>
<tr class="separator:ac00029b8fe320011a6a9ac0473c501c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7839c7dc2a77a9e484739c2a3aa5e0e6" id="r_a7839c7dc2a77a9e484739c2a3aa5e0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7839c7dc2a77a9e484739c2a3aa5e0e6">RX_XCVR_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_XCVR_BASEADDR</td></tr>
<tr class="separator:a7839c7dc2a77a9e484739c2a3aa5e0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebe0d3fd51fcb433cdb604cbff0dea6" id="r_a6ebe0d3fd51fcb433cdb604cbff0dea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ebe0d3fd51fcb433cdb604cbff0dea6">TX_XCVR_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_TX_XCVR_BASEADDR</td></tr>
<tr class="separator:a6ebe0d3fd51fcb433cdb604cbff0dea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56da71daa0e70b69f5867361c0268e1" id="r_ab56da71daa0e70b69f5867361c0268e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab56da71daa0e70b69f5867361c0268e1">RX_OS_XCVR_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_XCVR_BASEADDR</td></tr>
<tr class="separator:ab56da71daa0e70b69f5867361c0268e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777337a1c0c734fb5639ec1eb08969e2" id="r_a777337a1c0c734fb5639ec1eb08969e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a777337a1c0c734fb5639ec1eb08969e2">RX_CORE_BASEADDR</a>&#160;&#160;&#160;XPAR_RX_AD9371_TPL_CORE_ADC_TPL_CORE_BASEADDR</td></tr>
<tr class="separator:a777337a1c0c734fb5639ec1eb08969e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd7e0490914f162ac96c7ea2aae0eb7" id="r_aacd7e0490914f162ac96c7ea2aae0eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacd7e0490914f162ac96c7ea2aae0eb7">TX_CORE_BASEADDR</a>&#160;&#160;&#160;XPAR_TX_AD9371_TPL_CORE_DAC_TPL_CORE_BASEADDR</td></tr>
<tr class="separator:aacd7e0490914f162ac96c7ea2aae0eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36503646474a1e6ac56ee59ee2e421fc" id="r_a36503646474a1e6ac56ee59ee2e421fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36503646474a1e6ac56ee59ee2e421fc">RX_OS_CORE_BASEADDR</a>&#160;&#160;&#160;XPAR_RX_OS_AD9371_TPL_CORE_ADC_TPL_CORE_BASEADDR</td></tr>
<tr class="separator:a36503646474a1e6ac56ee59ee2e421fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59638d9f3dba08ae01a104c8b0620ec4" id="r_a59638d9f3dba08ae01a104c8b0620ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59638d9f3dba08ae01a104c8b0620ec4">RX_OBS_DMA_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_DMA_BASEADDR</td></tr>
<tr class="separator:a59638d9f3dba08ae01a104c8b0620ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e637d40ba7a43cdbf5aab51ca92230" id="r_aa8e637d40ba7a43cdbf5aab51ca92230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8e637d40ba7a43cdbf5aab51ca92230">RX_DMA_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_RX_DMA_BASEADDR</td></tr>
<tr class="separator:aa8e637d40ba7a43cdbf5aab51ca92230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bfea819eaf9caccf924b9bc7acba072" id="r_a8bfea819eaf9caccf924b9bc7acba072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bfea819eaf9caccf924b9bc7acba072">TX_DMA_BASEADDR</a>&#160;&#160;&#160;XPAR_AXI_AD9371_TX_DMA_BASEADDR</td></tr>
<tr class="separator:a8bfea819eaf9caccf924b9bc7acba072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4ff52ed3a5a46691f6a4d03988923d" id="r_a0f4ff52ed3a5a46691f6a4d03988923d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f4ff52ed3a5a46691f6a4d03988923d">UART_DEVICE_ID</a>&#160;&#160;&#160;XPAR_AXI_UART_DEVICE_ID</td></tr>
<tr class="separator:a0f4ff52ed3a5a46691f6a4d03988923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bc74590962865fc1ab7ee1be0f4b64" id="r_a90bc74590962865fc1ab7ee1be0f4b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90bc74590962865fc1ab7ee1be0f4b64">INTC_DEVICE_ID</a>&#160;&#160;&#160;XPAR_INTC_SINGLE_DEVICE_ID</td></tr>
<tr class="separator:a90bc74590962865fc1ab7ee1be0f4b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6c95f48d1bc6fe4f25d335743810cb" id="r_a7b6c95f48d1bc6fe4f25d335743810cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b6c95f48d1bc6fe4f25d335743810cb">AD9528_CS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a7b6c95f48d1bc6fe4f25d335743810cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f2aa3bc0c597f79b00596c9d28759c" id="r_ab2f2aa3bc0c597f79b00596c9d28759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2f2aa3bc0c597f79b00596c9d28759c">AD9371_CS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab2f2aa3bc0c597f79b00596c9d28759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9baa705d00441cc1f69ddccb85e5cf82" id="r_a9baa705d00441cc1f69ddccb85e5cf82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9baa705d00441cc1f69ddccb85e5cf82">DAC_GPIO_PLDDR_BYPASS</a>&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 60</td></tr>
<tr class="separator:a9baa705d00441cc1f69ddccb85e5cf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e557a9b1a115b6ebf507969c042df5c" id="r_a6e557a9b1a115b6ebf507969c042df5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e557a9b1a115b6ebf507969c042df5c">AD9528_RESET_B</a>&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 59</td></tr>
<tr class="separator:a6e557a9b1a115b6ebf507969c042df5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15557b08c96aa377d02228bc42df445" id="r_af15557b08c96aa377d02228bc42df445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af15557b08c96aa377d02228bc42df445">AD9528_SYSREF_REQ</a>&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 58</td></tr>
<tr class="separator:af15557b08c96aa377d02228bc42df445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f22d140f86ccc13004eab0fdcd0aa5" id="r_ac8f22d140f86ccc13004eab0fdcd0aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8f22d140f86ccc13004eab0fdcd0aa5">AD9371_RESET_B</a>&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 52</td></tr>
<tr class="separator:ac8f22d140f86ccc13004eab0fdcd0aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Platform dependent parameters. </p>
<dl class="section author"><dt>Author</dt><dd>DBogdan (<a href="#" onclick="location.href='mai'+'lto:'+'dra'+'go'+'s.b'+'og'+'dan'+'@a'+'nal'+'og'+'.co'+'m'; return false;">drago<span class="obfuscator">.nosp@m.</span>s.bo<span class="obfuscator">.nosp@m.</span>gdan@<span class="obfuscator">.nosp@m.</span>anal<span class="obfuscator">.nosp@m.</span>og.co<span class="obfuscator">.nosp@m.</span>m</a>)</dd></dl>
<p>Copyright 2019(c) Analog Devices, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab2f2aa3bc0c597f79b00596c9d28759c" name="ab2f2aa3bc0c597f79b00596c9d28759c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f2aa3bc0c597f79b00596c9d28759c">&#9670;&#160;</a></span>AD9371_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9371_CS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8f22d140f86ccc13004eab0fdcd0aa5" name="ac8f22d140f86ccc13004eab0fdcd0aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f22d140f86ccc13004eab0fdcd0aa5">&#9670;&#160;</a></span>AD9371_RESET_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9371_RESET_B&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 52</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b6c95f48d1bc6fe4f25d335743810cb" name="a7b6c95f48d1bc6fe4f25d335743810cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6c95f48d1bc6fe4f25d335743810cb">&#9670;&#160;</a></span>AD9528_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9528_CS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e557a9b1a115b6ebf507969c042df5c" name="a6e557a9b1a115b6ebf507969c042df5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e557a9b1a115b6ebf507969c042df5c">&#9670;&#160;</a></span>AD9528_RESET_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9528_RESET_B&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 59</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af15557b08c96aa377d02228bc42df445" name="af15557b08c96aa377d02228bc42df445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15557b08c96aa377d02228bc42df445">&#9670;&#160;</a></span>AD9528_SYSREF_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD9528_SYSREF_REQ&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 58</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9baa705d00441cc1f69ddccb85e5cf82" name="a9baa705d00441cc1f69ddccb85e5cf82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9baa705d00441cc1f69ddccb85e5cf82">&#9670;&#160;</a></span>DAC_GPIO_PLDDR_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_GPIO_PLDDR_BYPASS&#160;&#160;&#160;<a class="el" href="ad3552r__fmcz_2src_2platform_2xilinx_2parameters_8h.html#a3196329f7a722d065bfc558c8ba760a7">GPIO_OFFSET</a> + 60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae079c35d87cd1febbdfaae90f013356c" name="ae079c35d87cd1febbdfaae90f013356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae079c35d87cd1febbdfaae90f013356c">&#9670;&#160;</a></span>DDR_MEM_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDR_MEM_BASEADDR&#160;&#160;&#160;XPAR_AXI_DDR_CNTRL_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1556d56c40da47e192e6767b8b15003b" name="a1556d56c40da47e192e6767b8b15003b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1556d56c40da47e192e6767b8b15003b">&#9670;&#160;</a></span>GPIO_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DEVICE_ID&#160;&#160;&#160;XPAR_GPIO_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3196329f7a722d065bfc558c8ba760a7" name="a3196329f7a722d065bfc558c8ba760a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3196329f7a722d065bfc558c8ba760a7">&#9670;&#160;</a></span>GPIO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bc74590962865fc1ab7ee1be0f4b64" name="a90bc74590962865fc1ab7ee1be0f4b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bc74590962865fc1ab7ee1be0f4b64">&#9670;&#160;</a></span>INTC_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTC_DEVICE_ID&#160;&#160;&#160;XPAR_INTC_SINGLE_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96ba983eb5f67b56214df0e0bf5aa19" name="aa96ba983eb5f67b56214df0e0bf5aa19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96ba983eb5f67b56214df0e0bf5aa19">&#9670;&#160;</a></span>RX_CLKGEN_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_CLKGEN_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_CLKGEN_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a777337a1c0c734fb5639ec1eb08969e2" name="a777337a1c0c734fb5639ec1eb08969e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777337a1c0c734fb5639ec1eb08969e2">&#9670;&#160;</a></span>RX_CORE_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_CORE_BASEADDR&#160;&#160;&#160;XPAR_RX_AD9371_TPL_CORE_ADC_TPL_CORE_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8e637d40ba7a43cdbf5aab51ca92230" name="aa8e637d40ba7a43cdbf5aab51ca92230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e637d40ba7a43cdbf5aab51ca92230">&#9670;&#160;</a></span>RX_DMA_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_DMA_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_DMA_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61fc4360c8c3b7eae2e8553b2ffc6c6c" name="a61fc4360c8c3b7eae2e8553b2ffc6c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fc4360c8c3b7eae2e8553b2ffc6c6c">&#9670;&#160;</a></span>RX_JESD_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_JESD_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_JESD_RX_AXI_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59638d9f3dba08ae01a104c8b0620ec4" name="a59638d9f3dba08ae01a104c8b0620ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59638d9f3dba08ae01a104c8b0620ec4">&#9670;&#160;</a></span>RX_OBS_DMA_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_OBS_DMA_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_DMA_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa45b6c1f86a5bab2b35b160ce285022a" name="aa45b6c1f86a5bab2b35b160ce285022a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45b6c1f86a5bab2b35b160ce285022a">&#9670;&#160;</a></span>RX_OS_CLKGEN_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_OS_CLKGEN_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_CLKGEN_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36503646474a1e6ac56ee59ee2e421fc" name="a36503646474a1e6ac56ee59ee2e421fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36503646474a1e6ac56ee59ee2e421fc">&#9670;&#160;</a></span>RX_OS_CORE_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_OS_CORE_BASEADDR&#160;&#160;&#160;XPAR_RX_OS_AD9371_TPL_CORE_ADC_TPL_CORE_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00029b8fe320011a6a9ac0473c501c4" name="ac00029b8fe320011a6a9ac0473c501c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00029b8fe320011a6a9ac0473c501c4">&#9670;&#160;</a></span>RX_OS_JESD_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_OS_JESD_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_JESD_RX_AXI_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab56da71daa0e70b69f5867361c0268e1" name="ab56da71daa0e70b69f5867361c0268e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56da71daa0e70b69f5867361c0268e1">&#9670;&#160;</a></span>RX_OS_XCVR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_OS_XCVR_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_OS_XCVR_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7839c7dc2a77a9e484739c2a3aa5e0e6" name="a7839c7dc2a77a9e484739c2a3aa5e0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7839c7dc2a77a9e484739c2a3aa5e0e6">&#9670;&#160;</a></span>RX_XCVR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_XCVR_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_RX_XCVR_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2264889066fc41987d29395b4772bd17" name="a2264889066fc41987d29395b4772bd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264889066fc41987d29395b4772bd17">&#9670;&#160;</a></span>SPI_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DEVICE_ID&#160;&#160;&#160;XPAR_SPI_0_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2647e14be0064e517193dcbf8bb9a929" name="a2647e14be0064e517193dcbf8bb9a929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2647e14be0064e517193dcbf8bb9a929">&#9670;&#160;</a></span>TX_CLKGEN_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CLKGEN_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_TX_CLKGEN_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd7e0490914f162ac96c7ea2aae0eb7" name="aacd7e0490914f162ac96c7ea2aae0eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd7e0490914f162ac96c7ea2aae0eb7">&#9670;&#160;</a></span>TX_CORE_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CORE_BASEADDR&#160;&#160;&#160;XPAR_TX_AD9371_TPL_CORE_DAC_TPL_CORE_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bfea819eaf9caccf924b9bc7acba072" name="a8bfea819eaf9caccf924b9bc7acba072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bfea819eaf9caccf924b9bc7acba072">&#9670;&#160;</a></span>TX_DMA_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_DMA_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_TX_DMA_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20835451de6be180938cbb49211a630" name="ab20835451de6be180938cbb49211a630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20835451de6be180938cbb49211a630">&#9670;&#160;</a></span>TX_JESD_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_JESD_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_TX_JESD_TX_AXI_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ebe0d3fd51fcb433cdb604cbff0dea6" name="a6ebe0d3fd51fcb433cdb604cbff0dea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebe0d3fd51fcb433cdb604cbff0dea6">&#9670;&#160;</a></span>TX_XCVR_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_XCVR_BASEADDR&#160;&#160;&#160;XPAR_AXI_AD9371_TX_XCVR_BASEADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f4ff52ed3a5a46691f6a4d03988923d" name="a0f4ff52ed3a5a46691f6a4d03988923d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4ff52ed3a5a46691f6a4d03988923d">&#9670;&#160;</a></span>UART_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DEVICE_ID&#160;&#160;&#160;XPAR_AXI_UART_DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff4ff00d8f3375e4fb198270ae24597" name="adff4ff00d8f3375e4fb198270ae24597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff4ff00d8f3375e4fb198270ae24597">&#9670;&#160;</a></span>UART_IRQ_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ_ID&#160;&#160;&#160;XPAR_AXI_INTC_AXI_UART_INTERRUPT_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
    <ul>
      <li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_513b1c0ce0e3b55e783caa9903d018df.html">ad9371</a></li><li class="navelem"><a class="el" href="dir_47d6823a3d28a149966ff78b37e98e5d.html">src</a></li><li class="navelem"><a class="el" href="dir_203aee6c9530e1dfa8bf78910cc257a4.html">devices</a></li><li class="navelem"><a class="el" href="dir_8cbedf431cfa801ee9146010748564da.html">adi_hal</a></li><li class="navelem"><a class="el" href="ad9371_2src_2devices_2adi__hal_2parameters_8h.html">parameters.h</a></li>
      <li class="footer">Copyright &copy; 2024 <a href="https://www.analog.com/en/index.html">Analog Devices Inc.</a>. All Rights Reserved.</li>
    </ul>
  </div>
  </body>
  </html>
