{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717666679401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717666679403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:37:59 2024 " "Processing started: Thu Jun  6 11:37:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717666679403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666679403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc_checker_hardware -c crc_checker_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc_checker_hardware -c crc_checker_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666679403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717666679654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717666679654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_checker_hardware-BEHAVIOR " "Found design unit 1: crc_checker_hardware-BEHAVIOR" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717666684966 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_checker_hardware " "Found entity 1: crc_checker_hardware" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717666684966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666684966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_checker-BEHAVIOR " "Found design unit 1: crc_checker-BEHAVIOR" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717666684969 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_checker " "Found entity 1: crc_checker" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717666684969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666684969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_checker_hardware " "Elaborating entity \"crc_checker_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717666685019 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_address crc_checker_hardware.vhd(18) " "VHDL Signal Declaration warning at crc_checker_hardware.vhd(18): used explicit default value for signal \"s_address\" because signal was never assigned a value" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1717666685020 "|crc_checker_hardware"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_adr_in crc_checker_hardware.vhd(20) " "VHDL Signal Declaration warning at crc_checker_hardware.vhd(20): used explicit default value for signal \"s_adr_in\" because signal was never assigned a value" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1717666685020 "|crc_checker_hardware"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"==== OUTPUT BEGIN\" crc_checker_hardware.vhd(71) " "VHDL Report Statement at crc_checker_hardware.vhd(71): \"==== OUTPUT BEGIN\" (NOTE)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 71 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1717666685020 "|crc_checker_hardware"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"'.'\" crc_checker_hardware.vhd(74) " "VHDL Report Statement at crc_checker_hardware.vhd(74): \"'.'\" (NOTE)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 74 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1717666685020 "|crc_checker_hardware"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"==== OUTPUT END\" crc_checker_hardware.vhd(77) " "VHDL Report Statement at crc_checker_hardware.vhd(77): \"==== OUTPUT END\" (NOTE)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 77 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1717666685020 "|crc_checker_hardware"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR crc_checker_hardware.vhd(48) " "VHDL Process Statement warning at crc_checker_hardware.vhd(48): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717666685020 "|crc_checker_hardware"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] crc_checker_hardware.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at crc_checker_hardware.vhd(11)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[0\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[1\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[2\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[3\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[4\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[5\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[6\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] crc_checker_hardware.vhd(48) " "Inferred latch for \"LEDR\[7\]\" at crc_checker_hardware.vhd(48)" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685021 "|crc_checker_hardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "crc_checker crc_checker:CRC A:behavior " "Elaborating entity \"crc_checker\" using architecture \"A:behavior\" for hierarchy \"crc_checker:CRC\"" {  } { { "crc_checker_hardware.vhd" "CRC" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717666685038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_ADDRESS crc_checker.vhd(45) " "VHDL Process Statement warning at crc_checker.vhd(45): signal \"P_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717666685040 "|crc_checker_hardware|crc_checker:CRC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_ADDRESS crc_checker.vhd(49) " "VHDL Process Statement warning at crc_checker.vhd(49): signal \"P_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717666685040 "|crc_checker_hardware|crc_checker:CRC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_adr1_register crc_checker.vhd(58) " "VHDL Process Statement warning at crc_checker.vhd(58): signal \"s_adr1_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717666685041 "|crc_checker_hardware|crc_checker:CRC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr0_register crc_checker.vhd(29) " "VHDL Process Statement warning at crc_checker.vhd(29): inferring latch(es) for signal or variable \"s_adr0_register\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717666685046 "|crc_checker_hardware|crc_checker:CRC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr1_register crc_checker.vhd(29) " "VHDL Process Statement warning at crc_checker.vhd(29): inferring latch(es) for signal or variable \"s_adr1_register\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717666685047 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[24\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[24\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[25\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[25\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[26\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[26\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[27\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[27\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[28\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[28\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[29\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[29\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[30\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[30\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[31\] crc_checker.vhd(29) " "Inferred latch for \"s_adr1_register\[31\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[0\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[0\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[1\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[1\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[2\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[2\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[3\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[3\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[4\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[4\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[5\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[5\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[6\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[6\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[7\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[7\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[8\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[8\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[9\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[9\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[10\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[10\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[11\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[11\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[12\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[12\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[13\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[13\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685053 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[14\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[14\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[15\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[15\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[16\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[16\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[17\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[17\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[18\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[18\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[19\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[19\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[20\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[20\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[21\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[21\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[22\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[22\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[23\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[23\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[24\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[24\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[25\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[25\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[26\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[26\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[27\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[27\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[28\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[28\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[29\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[29\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[30\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[30\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[31\] crc_checker.vhd(29) " "Inferred latch for \"s_adr0_register\[31\]\" at crc_checker.vhd(29)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666685054 "|crc_checker_hardware|crc_checker:CRC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[1\]\$latch " "LATCH primitive \"LEDR\[1\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[0\]\$latch " "LATCH primitive \"LEDR\[0\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[2\]\$latch " "LATCH primitive \"LEDR\[2\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[3\]\$latch " "LATCH primitive \"LEDR\[3\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[4\]\$latch " "LATCH primitive \"LEDR\[4\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[5\]\$latch " "LATCH primitive \"LEDR\[5\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[6\]\$latch " "LATCH primitive \"LEDR\[6\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[7\]\$latch " "LATCH primitive \"LEDR\[7\]\$latch\" is permanently enabled" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 48 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717666685396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717666685625 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717666685625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717666685709 "|crc_checker_hardware|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717666685709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717666685786 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "crc_checker:CRC\|s_adr1_register\[0\] High " "Register crc_checker:CRC\|s_adr1_register\[0\] will power up to High" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1717666685927 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1717666685927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717666686777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717666686777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "crc_checker_hardware.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/crc_checker_hardware.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717666686857 "|crc_checker_hardware|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717666686857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717666686858 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717666686858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717666686858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717666686858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717666686885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:38:06 2024 " "Processing ended: Thu Jun  6 11:38:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717666686885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717666686885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717666686885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717666686885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717666688059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717666688060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:38:07 2024 " "Processing started: Thu Jun  6 11:38:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717666688060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717666688060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off crc_checker_hardware -c crc_checker_hardware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off crc_checker_hardware -c crc_checker_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717666688060 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717666688086 ""}
{ "Info" "0" "" "Project  = crc_checker_hardware" {  } {  } 0 0 "Project  = crc_checker_hardware" 0 0 "Fitter" 0 0 1717666688086 ""}
{ "Info" "0" "" "Revision = crc_checker_hardware" {  } {  } 0 0 "Revision = crc_checker_hardware" 0 0 "Fitter" 0 0 1717666688086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717666688236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717666688237 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "crc_checker_hardware 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"crc_checker_hardware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717666688243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717666688286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717666688286 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717666688616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717666688631 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717666688677 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717666688883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1717666697867 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 47 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 47 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1717666697984 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1717666697984 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717666697984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717666697986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717666697987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717666697987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717666697988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717666697988 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717666697988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "crc_checker_hardware.sdc " "Synopsys Design Constraints File file not found: 'crc_checker_hardware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717666698484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717666698485 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717666698487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717666698487 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717666698487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717666698491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717666698492 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717666698492 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717666698510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717666702537 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1717666702663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717666704242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717666705135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717666706367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717666706367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717666707091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717666710273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717666710273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717666713222 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717666713222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717666713224 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717666714608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717666714642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717666714990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717666714990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717666715297 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717666717325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/output_files/crc_checker_hardware.fit.smsg " "Generated suppressed messages file /home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L5/A1/Quartus/output_files/crc_checker_hardware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717666717620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1982 " "Peak virtual memory: 1982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717666718340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:38:38 2024 " "Processing ended: Thu Jun  6 11:38:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717666718340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717666718340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717666718340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717666718340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717666719598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717666719599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:38:39 2024 " "Processing started: Thu Jun  6 11:38:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717666719599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717666719599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off crc_checker_hardware -c crc_checker_hardware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off crc_checker_hardware -c crc_checker_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717666719599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717666720078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717666723710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717666723920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:38:43 2024 " "Processing ended: Thu Jun  6 11:38:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717666723920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717666723920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717666723920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717666723920 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717666724553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717666725049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717666725050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 11:38:44 2024 " "Processing started: Thu Jun  6 11:38:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717666725050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717666725050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta crc_checker_hardware -c crc_checker_hardware " "Command: quartus_sta crc_checker_hardware -c crc_checker_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717666725050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717666725078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717666725439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717666725439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666725482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666725482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "crc_checker_hardware.sdc " "Synopsys Design Constraints File file not found: 'crc_checker_hardware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717666726002 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726003 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717666726004 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717666726004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717666726005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717666726005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717666726005 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717666726026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717666726050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717666726050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.377 " "Worst-case setup slack is -4.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377            -160.022 CLOCK_50  " "   -4.377            -160.022 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK_50  " "    0.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666726068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666726074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.008 CLOCK_50  " "   -0.394             -25.008 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726079 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717666726103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717666726142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717666726867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717666726934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717666726943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717666726943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.318 " "Worst-case setup slack is -4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318            -157.787 CLOCK_50  " "   -4.318            -157.787 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666726961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666726966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.638 CLOCK_50  " "   -0.394             -26.638 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666726972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666726972 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717666726989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717666727186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717666727765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717666727831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717666727832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717666727832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.218 " "Worst-case setup slack is -2.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218             -75.303 CLOCK_50  " "   -2.218             -75.303 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666727837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666727845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666727852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666727857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -3.803 CLOCK_50  " "   -0.083              -3.803 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666727863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666727863 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717666727879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717666728098 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717666728099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717666728099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.946 " "Worst-case setup slack is -1.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946             -64.830 CLOCK_50  " "   -1.946             -64.830 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666728105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 CLOCK_50  " "    0.169               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666728112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666728118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717666728123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -3.753 CLOCK_50  " "   -0.082              -3.753 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717666728128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717666728128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717666729535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717666729535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717666729604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 11:38:49 2024 " "Processing ended: Thu Jun  6 11:38:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717666729604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717666729604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717666729604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717666729604 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717666730376 ""}
