digraph {
  17893 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="schedule_delayed_work(&tx_ctx->tx_work.work, 0)" COLUMN_NUMBER=3 METHOD_FULL_NAME="schedule_delayed_work" LINE_NUMBER=2594 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="schedule_delayed_work"]
  17885 [label=CALL ORDER=2 ARGUMENT_INDEX=2 CODE="!test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)" COLUMN_NUMBER=6 METHOD_FULL_NAME="<operator>.logicalNot" LINE_NUMBER=2593 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.logicalNot"]
  17886 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)" COLUMN_NUMBER=7 METHOD_FULL_NAME="test_and_set_bit" LINE_NUMBER=2593 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="test_and_set_bit"]
  17874 [label=METHOD_PARAMETER_IN ORDER=2 CODE="struct tls_context *ctx" IS_VARIADIC=false COLUMN_NUMBER=42 LINE_NUMBER=2587 TYPE_FULL_NAME="tls_context*" EVALUATION_STRATEGY="BY_VALUE" INDEX=2 NAME="ctx"]
  17891 [label=FIELD_IDENTIFIER ORDER=2 ARGUMENT_INDEX=2 CODE="tx_bitmask" COLUMN_NUMBER=43 LINE_NUMBER=2593 CANONICAL_NAME="tx_bitmask"]
  17894 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="&tx_ctx->tx_work.work" COLUMN_NUMBER=25 METHOD_FULL_NAME="<operator>.addressOf" LINE_NUMBER=2594 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.addressOf"]
  17876 [label=LOCAL ORDER=1 CODE="struct tls_sw_context_tx* tx_ctx" COLUMN_NUMBER=27 LINE_NUMBER=2589 TYPE_FULL_NAME="tls_sw_context_tx*" NAME="tx_ctx"]
  17895 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx->tx_work.work" COLUMN_NUMBER=26 METHOD_FULL_NAME="<operator>.fieldAccess" LINE_NUMBER=2594 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.fieldAccess"]
  17873 [label=METHOD_PARAMETER_IN ORDER=1 CODE="struct sock *sk" IS_VARIADIC=false COLUMN_NUMBER=25 LINE_NUMBER=2587 TYPE_FULL_NAME="sock*" EVALUATION_STRATEGY="BY_VALUE" INDEX=1 NAME="sk"]
  17875 [label=BLOCK ORDER=3 ARGUMENT_INDEX=-1 CODE="{
	struct tls_sw_context_tx *tx_ctx = tls_sw_ctx_tx(ctx);

	/* Schedule the transmission if tx list is ready */
	if (tls_is_tx_ready(tx_ctx) &&
	    !test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask))
		schedule_delayed_work(&tx_ctx->tx_work.work, 0);
}" COLUMN_NUMBER=1 LINE_NUMBER=2588 TYPE_FULL_NAME="void"]
  17901 [label=METHOD_RETURN ORDER=4 CODE="RET" COLUMN_NUMBER=1 LINE_NUMBER=2587 TYPE_FULL_NAME="void" EVALUATION_STRATEGY="BY_VALUE"]
  17882 [label=CALL ORDER=1 ARGUMENT_INDEX=-1 CODE="tls_is_tx_ready(tx_ctx) &&
	    !test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)" COLUMN_NUMBER=6 METHOD_FULL_NAME="<operator>.logicalAnd" LINE_NUMBER=2592 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.logicalAnd"]
  17900 [label=LITERAL ORDER=2 ARGUMENT_INDEX=2 CODE="0" COLUMN_NUMBER=48 LINE_NUMBER=2594 TYPE_FULL_NAME="int"]
  17898 [label=FIELD_IDENTIFIER ORDER=2 ARGUMENT_INDEX=2 CODE="tx_work" COLUMN_NUMBER=26 LINE_NUMBER=2594 CANONICAL_NAME="tx_work"]
  17881 [label=CONTROL_STRUCTURE CONTROL_STRUCTURE_TYPE="IF" ORDER=3 PARSER_TYPE_NAME="CASTIfStatement" ARGUMENT_INDEX=-1 CODE="if (tls_is_tx_ready(tx_ctx) &&
	    !test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask))" COLUMN_NUMBER=2 LINE_NUMBER=2592]
  17897 [label=IDENTIFIER ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx" COLUMN_NUMBER=26 LINE_NUMBER=2594 TYPE_FULL_NAME="tls_sw_context_tx*" NAME="tx_ctx"]
  21709 [label=METHOD_PARAMETER_OUT ORDER=2 CODE="struct tls_context *ctx" IS_VARIADIC=false COLUMN_NUMBER=42 LINE_NUMBER=2587 TYPE_FULL_NAME="tls_context*" EVALUATION_STRATEGY="BY_VALUE" INDEX=2 NAME="ctx"]
  17899 [label=FIELD_IDENTIFIER ORDER=2 ARGUMENT_INDEX=2 CODE="work" COLUMN_NUMBER=26 LINE_NUMBER=2594 CANONICAL_NAME="work"]
  17888 [label=CALL ORDER=2 ARGUMENT_INDEX=2 CODE="&tx_ctx->tx_bitmask" COLUMN_NUMBER=42 METHOD_FULL_NAME="<operator>.addressOf" LINE_NUMBER=2593 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.addressOf"]
  17887 [label=IDENTIFIER ORDER=1 ARGUMENT_INDEX=1 CODE="BIT_TX_SCHEDULED" COLUMN_NUMBER=24 LINE_NUMBER=2593 TYPE_FULL_NAME="ANY" NAME="BIT_TX_SCHEDULED"]
  17880 [label=IDENTIFIER ORDER=1 ARGUMENT_INDEX=1 CODE="ctx" COLUMN_NUMBER=51 LINE_NUMBER=2589 TYPE_FULL_NAME="tls_context*" NAME="ctx"]
  17892 [label=BLOCK ORDER=2 ARGUMENT_INDEX=-1 CODE="<empty>" COLUMN_NUMBER=3 LINE_NUMBER=2594 TYPE_FULL_NAME="void"]
  17877 [label=CALL ORDER=2 ARGUMENT_INDEX=-1 CODE="*tx_ctx = tls_sw_ctx_tx(ctx)" COLUMN_NUMBER=27 METHOD_FULL_NAME="<operator>.assignment" LINE_NUMBER=2589 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.assignment"]
  21708 [label=METHOD_PARAMETER_OUT ORDER=1 CODE="struct sock *sk" IS_VARIADIC=false COLUMN_NUMBER=25 LINE_NUMBER=2587 TYPE_FULL_NAME="sock*" EVALUATION_STRATEGY="BY_VALUE" INDEX=1 NAME="sk"]
  17872 [label=METHOD COLUMN_NUMBER=1 LINE_NUMBER=2587 COLUMN_NUMBER_END=1 IS_EXTERNAL=false SIGNATURE="void tls_sw_write_space (sock*,tls_context*)" NAME="tls_sw_write_space" AST_PARENT_TYPE="TYPE_DECL" AST_PARENT_FULL_NAME="tls_sw.c:<global>" ORDER=62 CODE="void tls_sw_write_space(struct sock *sk, struct tls_context *ctx)
{
	struct tls_sw_context_tx *tx_ctx = tls_sw_ctx_tx(ctx);

	/* Schedule the transmission if tx list is ready */
	if (tls_is_tx_ready(tx_ctx) &&
	    !test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask))
		schedule_delayed_work(&tx_ctx->tx_work.work, 0);
}" FULL_NAME="tls_sw_write_space" LINE_NUMBER_END=2595 FILENAME="tls_sw.c"]
  17884 [label=IDENTIFIER ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx" COLUMN_NUMBER=22 LINE_NUMBER=2592 TYPE_FULL_NAME="tls_sw_context_tx*" NAME="tx_ctx"]
  17883 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="tls_is_tx_ready(tx_ctx)" COLUMN_NUMBER=6 METHOD_FULL_NAME="tls_is_tx_ready" LINE_NUMBER=2592 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="tls_is_tx_ready"]
  17890 [label=IDENTIFIER ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx" COLUMN_NUMBER=43 LINE_NUMBER=2593 TYPE_FULL_NAME="tls_sw_context_tx*" NAME="tx_ctx"]
  17889 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx->tx_bitmask" COLUMN_NUMBER=43 METHOD_FULL_NAME="<operator>.indirectFieldAccess" LINE_NUMBER=2593 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.indirectFieldAccess"]
  17879 [label=CALL ORDER=2 ARGUMENT_INDEX=2 CODE="tls_sw_ctx_tx(ctx)" COLUMN_NUMBER=37 METHOD_FULL_NAME="tls_sw_ctx_tx" LINE_NUMBER=2589 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="tls_sw_ctx_tx"]
  17896 [label=CALL ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx->tx_work" COLUMN_NUMBER=26 METHOD_FULL_NAME="<operator>.indirectFieldAccess" LINE_NUMBER=2594 TYPE_FULL_NAME="<empty>" DISPATCH_TYPE="STATIC_DISPATCH" SIGNATURE="" NAME="<operator>.indirectFieldAccess"]
  17878 [label=IDENTIFIER ORDER=1 ARGUMENT_INDEX=1 CODE="tx_ctx" COLUMN_NUMBER=28 LINE_NUMBER=2589 TYPE_FULL_NAME="tls_sw_context_tx*" NAME="tx_ctx"]
  17880 -> 17874 [label=REF ]
  17895 -> 17899 [label=POST_DOMINATE ]
  17895 -> 17896 [label=AST ]
  17892 -> 17893 [label=AST ]
  17885 -> 17883 [label=REACHING_DEF VARIABLE="!test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)"]
  17893 -> 17894 [label=AST ]
  17872 -> 17874 [label=REACHING_DEF VARIABLE=""]
  17883 -> 17901 [label=REACHING_DEF VARIABLE="tls_is_tx_ready(tx_ctx)"]
  17893 -> 17900 [label=ARGUMENT ]
  17901 -> 17882 [label=POST_DOMINATE ]
  17887 -> 17890 [label=CFG ]
  17872 -> 17880 [label=REACHING_DEF VARIABLE=""]
  17872 -> 17875 [label=AST ]
  17882 -> 17897 [label=CFG ]
  17896 -> 17898 [label=ARGUMENT ]
  17894 -> 17893 [label=REACHING_DEF VARIABLE="&tx_ctx->tx_work.work"]
  17874 -> 17880 [label=REACHING_DEF VARIABLE="ctx"]
  17896 -> 17898 [label=POST_DOMINATE ]
  17877 -> 17879 [label=ARGUMENT ]
  17883 -> 17891 [label=CDG ]
  17874 -> 21709 [label=REACHING_DEF VARIABLE="ctx"]
  17894 -> 17901 [label=REACHING_DEF VARIABLE="&tx_ctx->tx_work.work"]
  17897 -> 17898 [label=CFG ]
  17885 -> 17901 [label=REACHING_DEF VARIABLE="!test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)"]
  17880 -> 17878 [label=POST_DOMINATE ]
  17878 -> 17877 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17888 -> 17886 [label=CFG ]
  17872 -> 17890 [label=REACHING_DEF VARIABLE=""]
  17872 -> 17879 [label=CONTAINS ]
  17899 -> 17896 [label=POST_DOMINATE ]
  17882 -> 17901 [label=DOMINATE ]
  17888 -> 17889 [label=ARGUMENT ]
  17881 -> 17892 [label=AST ]
  17883 -> 17887 [label=DOMINATE ]
  17882 -> 17883 [label=ARGUMENT ]
  17886 -> 17887 [label=ARGUMENT ]
  17873 -> 21708 [label=PARAMETER_LINK ]
  17873 -> 17901 [label=REACHING_DEF VARIABLE="sk"]
  17893 -> 17894 [label=ARGUMENT ]
  17896 -> 17899 [label=DOMINATE ]
  17872 -> 17884 [label=REACHING_DEF VARIABLE=""]
  17897 -> 17876 [label=REF ]
  17882 -> 17898 [label=CDG ]
  17884 -> 17901 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17883 -> 17882 [label=DOMINATE ]
  17894 -> 17895 [label=POST_DOMINATE ]
  17882 -> 17883 [label=POST_DOMINATE ]
  17886 -> 17887 [label=AST ]
  17877 -> 17901 [label=REACHING_DEF VARIABLE="*tx_ctx = tls_sw_ctx_tx(ctx)"]
  17872 -> 17894 [label=CONTAINS ]
  17888 -> 17901 [label=REACHING_DEF VARIABLE="&tx_ctx->tx_bitmask"]
  17898 -> 17897 [label=POST_DOMINATE ]
  17885 -> 17882 [label=REACHING_DEF VARIABLE="!test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)"]
  17872 -> 17898 [label=CONTAINS ]
  17879 -> 17901 [label=REACHING_DEF VARIABLE="tls_sw_ctx_tx(ctx)"]
  17872 -> 17880 [label=CONTAINS ]
  17888 -> 17886 [label=DOMINATE ]
  17872 -> 17873 [label=AST ]
  17872 -> 17900 [label=CONTAINS ]
  17896 -> 17898 [label=AST ]
  17878 -> 17876 [label=REF ]
  17884 -> 17890 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17895 -> 17901 [label=REACHING_DEF VARIABLE="tx_ctx->tx_work.work"]
  17896 -> 17899 [label=CFG ]
  17872 -> 17888 [label=CONTAINS ]
  17882 -> 17899 [label=CDG ]
  17890 -> 17891 [label=DOMINATE ]
  17889 -> 17891 [label=AST ]
  17898 -> 17896 [label=CFG ]
  17884 -> 17883 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17872 -> 17883 [label=CONTAINS ]
  17878 -> 17872 [label=POST_DOMINATE ]
  17879 -> 17877 [label=DOMINATE ]
  17891 -> 17889 [label=DOMINATE ]
  17884 -> 17883 [label=DOMINATE ]
  17879 -> 17877 [label=REACHING_DEF VARIABLE="tls_sw_ctx_tx(ctx)"]
  17882 -> 17897 [label=CDG ]
  17884 -> 17896 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17886 -> 17885 [label=CFG ]
  17883 -> 17886 [label=CDG ]
  17886 -> 17888 [label=ARGUMENT ]
  17884 -> 17883 [label=CFG ]
  17885 -> 17886 [label=POST_DOMINATE ]
  17884 -> 17889 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17875 -> 17881 [label=AST ]
  17872 -> 21709 [label=AST ]
  17883 -> 17890 [label=CDG ]
  17886 -> 17885 [label=DOMINATE ]
  17872 -> 17889 [label=CONTAINS ]
  17882 -> 17894 [label=CDG ]
  17878 -> 17880 [label=DOMINATE ]
  17880 -> 17879 [label=REACHING_DEF VARIABLE="ctx"]
  17895 -> 17899 [label=ARGUMENT ]
  17896 -> 17897 [label=ARGUMENT ]
  17894 -> 17900 [label=CFG ]
  17877 -> 17878 [label=ARGUMENT ]
  17884 -> 17876 [label=REF ]
  17872 -> 17892 [label=CONTAINS ]
  17875 -> 17876 [label=AST ]
  17882 -> 17901 [label=REACHING_DEF VARIABLE="tls_is_tx_ready(tx_ctx) &&
	    !test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)"]
  17882 -> 17883 [label=AST ]
  17872 -> 17875 [label=CONTAINS ]
  17877 -> 17879 [label=POST_DOMINATE ]
  17882 -> 17885 [label=AST ]
  17889 -> 17897 [label=REACHING_DEF VARIABLE="tx_ctx->tx_bitmask"]
  17889 -> 17888 [label=DOMINATE ]
  17889 -> 17901 [label=REACHING_DEF VARIABLE="tx_ctx->tx_bitmask"]
  17872 -> 21708 [label=AST ]
  17883 -> 17887 [label=CFG ]
  17898 -> 17896 [label=DOMINATE ]
  17893 -> 17900 [label=AST ]
  17872 -> 17899 [label=CONTAINS ]
  17882 -> 17885 [label=ARGUMENT ]
  17891 -> 17890 [label=POST_DOMINATE ]
  17877 -> 17878 [label=AST ]
  17889 -> 17890 [label=AST ]
  17887 -> 17890 [label=DOMINATE ]
  17889 -> 17888 [label=CFG ]
  17881 -> 17882 [label=AST ]
  17883 -> 17885 [label=CDG ]
  17889 -> 17890 [label=ARGUMENT ]
  17885 -> 17886 [label=AST ]
  17899 -> 17895 [label=CFG ]
  17893 -> 17901 [label=CFG ]
  17879 -> 17880 [label=POST_DOMINATE ]
  17872 -> 17877 [label=CONTAINS ]
  17872 -> 17881 [label=CONTAINS ]
  17884 -> 17877 [label=POST_DOMINATE ]
  17886 -> 17901 [label=REACHING_DEF VARIABLE="test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)"]
  17882 -> 17885 [label=POST_DOMINATE ]
  17884 -> 17897 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17883 -> 17887 [label=CDG ]
  17895 -> 17894 [label=REACHING_DEF VARIABLE="tx_ctx->tx_work.work"]
  17895 -> 17894 [label=REACHING_DEF VARIABLE="tx_ctx->tx_work.work"]
  17873 -> 21708 [label=REACHING_DEF VARIABLE="sk"]
  17873 -> 21708 [label=REACHING_DEF VARIABLE="sk"]
  17872 -> 17882 [label=CONTAINS ]
  17872 -> 17884 [label=CONTAINS ]
  17900 -> 17894 [label=REACHING_DEF VARIABLE="0"]
  17889 -> 17891 [label=ARGUMENT ]
  17900 -> 17894 [label=POST_DOMINATE ]
  17872 -> 17878 [label=CONTAINS ]
  17872 -> 17891 [label=CONTAINS ]
  17894 -> 17895 [label=ARGUMENT ]
  17879 -> 17880 [label=ARGUMENT ]
  17886 -> 17885 [label=REACHING_DEF VARIABLE="test_and_set_bit(BIT_TX_SCHEDULED, &tx_ctx->tx_bitmask)"]
  17883 -> 17889 [label=CDG ]
  17889 -> 17888 [label=REACHING_DEF VARIABLE="tx_ctx->tx_bitmask"]
  17889 -> 17888 [label=REACHING_DEF VARIABLE="tx_ctx->tx_bitmask"]
  17872 -> 17893 [label=CONTAINS ]
  17878 -> 17880 [label=CFG ]
  17886 -> 17888 [label=POST_DOMINATE ]
  17872 -> 17901 [label=AST ]
  17883 -> 17884 [label=POST_DOMINATE ]
  17883 -> 17884 [label=ARGUMENT ]
  17877 -> 17884 [label=DOMINATE ]
  17882 -> 17897 [label=DOMINATE ]
  17872 -> 17900 [label=REACHING_DEF VARIABLE=""]
  17879 -> 17880 [label=AST ]
  17872 -> 17890 [label=CONTAINS ]
  17872 -> 17874 [label=AST ]
  17877 -> 17884 [label=CFG ]
  17880 -> 17901 [label=REACHING_DEF VARIABLE="ctx"]
  17872 -> 17887 [label=REACHING_DEF VARIABLE=""]
  17894 -> 17895 [label=AST ]
  17885 -> 17886 [label=ARGUMENT ]
  17874 -> 21709 [label=PARAMETER_LINK ]
  17882 -> 17896 [label=CDG ]
  17899 -> 17895 [label=DOMINATE ]
  17900 -> 17893 [label=REACHING_DEF VARIABLE="0"]
  17880 -> 17879 [label=DOMINATE ]
  17901 -> 17893 [label=POST_DOMINATE ]
  17883 -> 17882 [label=CFG ]
  17889 -> 17891 [label=POST_DOMINATE ]
  17888 -> 17889 [label=POST_DOMINATE ]
  17872 -> 17878 [label=DOMINATE ]
  17872 -> 17885 [label=CONTAINS ]
  17882 -> 17893 [label=CDG ]
  17887 -> 17901 [label=REACHING_DEF VARIABLE="BIT_TX_SCHEDULED"]
  17872 -> 17887 [label=CONTAINS ]
  17897 -> 17898 [label=DOMINATE ]
  17887 -> 17886 [label=REACHING_DEF VARIABLE="BIT_TX_SCHEDULED"]
  17882 -> 17901 [label=CFG ]
  17893 -> 17901 [label=REACHING_DEF VARIABLE="schedule_delayed_work(&tx_ctx->tx_work.work, 0)"]
  17885 -> 17882 [label=CFG ]
  17888 -> 17886 [label=REACHING_DEF VARIABLE="&tx_ctx->tx_bitmask"]
  17883 -> 17882 [label=REACHING_DEF VARIABLE="tls_is_tx_ready(tx_ctx)"]
  17891 -> 17889 [label=CFG ]
  17886 -> 17888 [label=AST ]
  17875 -> 17877 [label=AST ]
  17879 -> 17877 [label=CFG ]
  17900 -> 17893 [label=CFG ]
  17890 -> 17876 [label=REF ]
  17877 -> 17879 [label=AST ]
  17882 -> 17900 [label=CDG ]
  17890 -> 17891 [label=CFG ]
  17895 -> 17894 [label=CFG ]
  17881 -> 17882 [label=CONDITION ]
  17872 -> 17896 [label=CONTAINS ]
  17895 -> 17899 [label=AST ]
  17883 -> 17888 [label=CDG ]
  17895 -> 17896 [label=ARGUMENT ]
  17883 -> 17885 [label=REACHING_DEF VARIABLE="tls_is_tx_ready(tx_ctx)"]
  17872 -> 17878 [label=CFG ]
  17893 -> 17900 [label=POST_DOMINATE ]
  17887 -> 17888 [label=REACHING_DEF VARIABLE="BIT_TX_SCHEDULED"]
  17872 -> 17897 [label=CONTAINS ]
  17879 -> 17878 [label=REACHING_DEF VARIABLE="tls_sw_ctx_tx(ctx)"]
  17872 -> 17886 [label=CONTAINS ]
  17900 -> 17893 [label=DOMINATE ]
  17888 -> 17889 [label=AST ]
  17896 -> 17897 [label=AST ]
  17882 -> 17895 [label=CDG ]
  17883 -> 17884 [label=AST ]
  17872 -> 17897 [label=REACHING_DEF VARIABLE=""]
  17878 -> 17884 [label=REACHING_DEF VARIABLE="tx_ctx"]
  17872 -> 17873 [label=REACHING_DEF VARIABLE=""]
  17894 -> 17900 [label=DOMINATE ]
  17880 -> 21709 [label=REACHING_DEF VARIABLE="ctx"]
  17872 -> 17895 [label=CONTAINS ]
  17880 -> 17879 [label=CFG ]
  17895 -> 17894 [label=DOMINATE ]
  17890 -> 17887 [label=POST_DOMINATE ]
}
