Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/old/programs/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto f9a98ffed6324840b371e1674dfe5eb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_sim_behav xil_defaultlib.controller_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MPX2B
Compiling module xil_defaultlib.RV
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.SUM
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MPX2A
Compiling module xil_defaultlib.MPX4
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.controller_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_sim_behav
