{"url": "https://www.ics.uci.edu/~alexv/pubs.html", "content": "<html xmlns:v=\"urn:schemas-microsoft-com:vml\"\r\nxmlns:o=\"urn:schemas-microsoft-com:office:office\"\r\nxmlns:w=\"urn:schemas-microsoft-com:office:word\"\r\nxmlns:m=\"http://schemas.microsoft.com/office/2004/12/omml\"\r\nxmlns:mv=\"http://macVmlSchemaUri\" xmlns=\"http://www.w3.org/TR/REC-html40\">\r\n\r\n<head>\r\n<meta name=Title content=\"Recent Publications\">\r\n<meta name=Keywords content=\"\">\r\n<meta http-equiv=Content-Type content=\"text/html; charset=macintosh\">\r\n<meta name=ProgId content=Word.Document>\r\n<meta name=Generator content=\"Microsoft Word 15\">\r\n<meta name=Originator content=\"Microsoft Word 15\">\r\n<link rel=File-List href=\"pubs1.fld/filelist.xml\">\r\n<title>Recent Publications</title>\r\n<!--[if gte mso 9]><xml>\r\n <o:DocumentProperties>\r\n  <o:Author>Alex Veidenbaum</o:Author>\r\n  <o:LastAuthor>Microsoft Office User</o:LastAuthor>\r\n  <o:Revision>2</o:Revision>\r\n  <o:TotalTime>20</o:TotalTime>\r\n  <o:Created>2016-06-24T21:10:00Z</o:Created>\r\n  <o:LastSaved>2016-06-24T21:10:00Z</o:LastSaved>\r\n  <o:Pages>1</o:Pages>\r\n  <o:Words>3001</o:Words>\r\n  <o:Characters>17617</o:Characters>\r\n  <o:Company>University of California</o:Company>\r\n  <o:Lines>489</o:Lines>\r\n  <o:Paragraphs>140</o:Paragraphs>\r\n  <o:CharactersWithSpaces>20478</o:CharactersWithSpaces>\r\n  <o:Version>15.0</o:Version>\r\n </o:DocumentProperties>\r\n <o:OfficeDocumentSettings>\r\n  <o:TargetScreenSize>1600x1200</o:TargetScreenSize>\r\n </o:OfficeDocumentSettings>\r\n</xml><![endif]-->\r\n<link rel=themeData href=\"pubs1.fld/themedata.thmx\">\r\n<!--[if gte mso 9]><xml>\r\n <w:WordDocument>\r\n  <w:Zoom>200</w:Zoom>\r\n  <w:TrackMoves>false</w:TrackMoves>\r\n  <w:TrackFormatting/>\r\n  <w:ValidateAgainstSchemas/>\r\n  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>\r\n  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>\r\n  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>\r\n  <w:DoNotPromoteQF/>\r\n  <w:LidThemeOther>EN-US</w:LidThemeOther>\r\n  <w:LidThemeAsian>X-NONE</w:LidThemeAsian>\r\n  <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript>\r\n  <w:Compatibility>\r\n   <w:SplitPgBreakAndParaMark/>\r\n   <w:DontVertAlignCellWithSp/>\r\n   <w:DontBreakConstrainedForcedTables/>\r\n   <w:DontVertAlignInTxbx/>\r\n   <w:Word11KerningPairs/>\r\n   <w:CachedColBalance/>\r\n  </w:Compatibility>\r\n  <m:mathPr>\r\n   <m:mathFont m:val=\"Cambria Math\"/>\r\n   <m:brkBin m:val=\"before\"/>\r\n   <m:brkBinSub m:val=\"&#45;-\"/>\r\n   <m:smallFrac m:val=\"off\"/>\r\n   <m:dispDef/>\r\n   <m:lMargin m:val=\"0\"/>\r\n   <m:rMargin m:val=\"0\"/>\r\n   <m:defJc m:val=\"centerGroup\"/>\r\n   <m:wrapIndent m:val=\"1440\"/>\r\n   <m:intLim m:val=\"subSup\"/>\r\n   <m:naryLim m:val=\"undOvr\"/>\r\n  </m:mathPr></w:WordDocument>\r\n</xml><![endif]--><!--[if gte mso 9]><xml>\r\n <w:LatentStyles DefLockedState=\"false\" DefUnhideWhenUsed=\"false\"\r\n  DefSemiHidden=\"false\" DefQFormat=\"false\" LatentStyleCount=\"380\">\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Normal\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"heading 1\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"heading 2\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"heading 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"heading 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"heading 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"heading 6\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"heading 7\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"heading 8\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"heading 9\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 6\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 7\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 8\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index 9\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 6\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 7\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 8\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toc 9\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Normal Indent\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"footnote text\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"annotation text\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"header\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"footer\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"index heading\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"caption\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"table of figures\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"envelope address\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"envelope return\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"footnote reference\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"annotation reference\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"line number\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"page number\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"endnote reference\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"endnote text\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"table of authorities\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"macro\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"toa heading\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List Bullet\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List 3\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Title\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Closing\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Signature\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"1\" SemiHidden=\"true\"\r\n   UnhideWhenUsed=\"true\" Name=\"Default Paragraph Font\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text Indent\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List Continue\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List Continue 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List Continue 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List Continue 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"List Continue 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Message Header\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Subtitle\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Salutation\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Date\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text First Indent\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text First Indent 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Heading\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Body Text Indent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"99\" Name=\"Hyperlink\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Strong\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Emphasis\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Document Map\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Plain Text\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"E-mail Signature\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Top of Form\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Bottom of Form\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Normal (Web)\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Acronym\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Address\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Cite\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Code\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Definition\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Keyboard\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Preformatted\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Sample\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Typewriter\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"HTML Variable\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Normal Table\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"annotation subject\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"99\" SemiHidden=\"true\"\r\n   UnhideWhenUsed=\"true\" Name=\"No List\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Outline List 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Outline List 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Outline List 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Simple 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Simple 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Simple 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Classic 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Classic 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Classic 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Classic 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Colorful 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Colorful 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Colorful 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Columns 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Columns 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Columns 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Columns 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Columns 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 6\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 7\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Grid 8\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 6\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 7\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table List 8\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table 3D effects 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table 3D effects 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table 3D effects 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Contemporary\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Elegant\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Professional\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Subtle 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Subtle 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Web 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Web 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Web 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Balloon Text\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Table Theme\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 1\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 2\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 3\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 4\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 5\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 6\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 7\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 8\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Note Level 9\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"No Spacing\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" Name=\"Revision\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"List Paragraph\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Quote\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Intense Quote\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Subtle Emphasis\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Intense Emphasis\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Subtle Reference\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Intense Reference\"/>\r\n  <w:LsdException Locked=\"false\" QFormat=\"true\" Name=\"Book Title\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   Name=\"Bibliography\"/>\r\n  <w:LsdException Locked=\"false\" SemiHidden=\"true\" UnhideWhenUsed=\"true\"\r\n   QFormat=\"true\" Name=\"TOC Heading\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"41\" Name=\"Plain Table 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"42\" Name=\"Plain Table 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"43\" Name=\"Plain Table 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"44\" Name=\"Plain Table 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"45\" Name=\"Plain Table 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"40\" Name=\"Grid Table Light\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\" Name=\"Grid Table 1 Light\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\" Name=\"Grid Table 6 Colorful\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\" Name=\"Grid Table 7 Colorful\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"Grid Table 1 Light Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"Grid Table 6 Colorful Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"Grid Table 7 Colorful Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"Grid Table 1 Light Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"Grid Table 6 Colorful Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"Grid Table 7 Colorful Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"Grid Table 1 Light Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"Grid Table 6 Colorful Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"Grid Table 7 Colorful Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"Grid Table 1 Light Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"Grid Table 6 Colorful Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"Grid Table 7 Colorful Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"Grid Table 1 Light Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"Grid Table 6 Colorful Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"Grid Table 7 Colorful Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"Grid Table 1 Light Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"Grid Table 2 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"Grid Table 3 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"Grid Table 4 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"Grid Table 5 Dark Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"Grid Table 6 Colorful Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"Grid Table 7 Colorful Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\" Name=\"List Table 1 Light\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\" Name=\"List Table 6 Colorful\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\" Name=\"List Table 7 Colorful\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"List Table 1 Light Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4 Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"List Table 6 Colorful Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"List Table 7 Colorful Accent 1\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"List Table 1 Light Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4 Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"List Table 6 Colorful Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"List Table 7 Colorful Accent 2\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"List Table 1 Light Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4 Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"List Table 6 Colorful Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"List Table 7 Colorful Accent 3\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"List Table 1 Light Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4 Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"List Table 6 Colorful Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"List Table 7 Colorful Accent 4\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"List Table 1 Light Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4 Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"List Table 6 Colorful Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"List Table 7 Colorful Accent 5\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"46\"\r\n   Name=\"List Table 1 Light Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"47\" Name=\"List Table 2 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"48\" Name=\"List Table 3 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"49\" Name=\"List Table 4 Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"50\" Name=\"List Table 5 Dark Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"51\"\r\n   Name=\"List Table 6 Colorful Accent 6\"/>\r\n  <w:LsdException Locked=\"false\" Priority=\"52\"\r\n   Name=\"List Table 7 Colorful Accent 6\"/>\r\n </w:LatentStyles>\r\n</xml><![endif]-->\r\n<style>\r\n<!--\n /* Font Definitions */\n@font-face\r\n\t{font-family:\"Courier New\";\r\n\tpanose-1:2 7 3 9 2 2 5 2 4 4;\r\n\tmso-font-charset:0;\r\n\tmso-generic-font-family:auto;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:-536859905 -1073711037 9 0 511 0;}\r\n@font-face\r\n\t{font-family:Times;\r\n\tpanose-1:2 0 5 0 0 0 0 0 0 0;\r\n\tmso-font-charset:0;\r\n\tmso-generic-font-family:auto;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:3 0 0 0 1 0;}\r\n@font-face\r\n\t{font-family:Wingdings;\r\n\tpanose-1:5 0 0 0 0 0 0 0 0 0;\r\n\tmso-font-charset:2;\r\n\tmso-generic-font-family:auto;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:0 268435456 0 0 -2147483648 0;}\r\n@font-face\r\n\t{font-family:\"Cambria Math\";\r\n\tpanose-1:2 4 5 3 5 4 6 3 2 4;\r\n\tmso-font-charset:0;\r\n\tmso-generic-font-family:auto;\r\n\tmso-font-pitch:variable;\r\n\tmso-font-signature:-536870145 1107305727 0 0 415 0;}\r\n /* Style Definitions */\r\np.MsoNormal, li.MsoNormal, div.MsoNormal\r\n\t{mso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-parent:\"\";\r\n\tmargin:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tmso-pagination:widow-orphan;\r\n\tfont-size:10.0pt;\r\n\tfont-family:Times;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:minor-fareast;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:minor-bidi;}\r\nh2\r\n\t{mso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Heading 2 Char\";\r\n\tmargin:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tmso-pagination:widow-orphan;\r\n\tmso-outline-level:2;\r\n\tfont-size:18.0pt;\r\n\tfont-family:Times;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:minor-fareast;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:minor-bidi;\r\n\tfont-weight:bold;}\r\nh3\r\n\t{mso-style-unhide:no;\r\n\tmso-style-qformat:yes;\r\n\tmso-style-link:\"Heading 3 Char\";\r\n\tmargin:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tmso-pagination:widow-orphan;\r\n\tmso-outline-level:3;\r\n\tfont-size:13.5pt;\r\n\tfont-family:Times;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:minor-fareast;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:minor-bidi;\r\n\tfont-weight:bold;}\r\na:link, span.MsoHyperlink\r\n\t{mso-style-priority:99;\r\n\tmso-style-unhide:no;\r\n\tcolor:blue;\r\n\ttext-decoration:underline;\r\n\ttext-underline:single;}\r\na:visited, span.MsoHyperlinkFollowed\r\n\t{mso-style-unhide:no;\r\n\tcolor:purple;\r\n\ttext-decoration:underline;\r\n\ttext-underline:single;}\r\np\r\n\t{mso-style-noshow:yes;\r\n\tmargin:0in;\r\n\tmargin-bottom:.0001pt;\r\n\tmso-pagination:widow-orphan;\r\n\tfont-size:10.0pt;\r\n\tfont-family:Times;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:minor-fareast;\r\n\tmso-bidi-font-family:\"Times New Roman\";}\r\nspan.Heading2Char\r\n\t{mso-style-name:\"Heading 2 Char\";\r\n\tmso-style-unhide:no;\r\n\tmso-style-locked:yes;\r\n\tmso-style-link:\"Heading 2\";\r\n\tmso-ansi-font-size:13.0pt;\r\n\tmso-bidi-font-size:13.0pt;\r\n\tfont-family:\"Calibri Light\";\r\n\tmso-ascii-font-family:\"Calibri Light\";\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:\"Calibri Light\";\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#4F81BD;\r\n\tfont-weight:bold;}\r\nspan.Heading3Char\r\n\t{mso-style-name:\"Heading 3 Char\";\r\n\tmso-style-unhide:no;\r\n\tmso-style-locked:yes;\r\n\tmso-style-link:\"Heading 3\";\r\n\tmso-ansi-font-size:10.0pt;\r\n\tmso-bidi-font-size:10.0pt;\r\n\tfont-family:\"Calibri Light\";\r\n\tmso-ascii-font-family:\"Calibri Light\";\r\n\tmso-ascii-theme-font:major-latin;\r\n\tmso-fareast-font-family:\"Times New Roman\";\r\n\tmso-fareast-theme-font:major-fareast;\r\n\tmso-hansi-font-family:\"Calibri Light\";\r\n\tmso-hansi-theme-font:major-latin;\r\n\tmso-bidi-font-family:\"Times New Roman\";\r\n\tmso-bidi-theme-font:major-bidi;\r\n\tcolor:#4F81BD;\r\n\tfont-weight:bold;}\r\nspan.apple-converted-space\r\n\t{mso-style-name:apple-converted-space;\r\n\tmso-style-unhide:no;}\r\nspan.this-person\r\n\t{mso-style-name:this-person;\r\n\tmso-style-unhide:no;}\r\nspan.title1\r\n\t{mso-style-name:title1;\r\n\tmso-style-unhide:no;}\r\n.MsoChpDefault\r\n\t{mso-style-type:export-only;\r\n\tmso-default-props:yes;\r\n\tfont-size:10.0pt;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tmso-bidi-font-size:10.0pt;}\r\n@page WordSection1\r\n\t{size:8.5in 11.0in;\r\n\tmargin:1.0in 1.25in 1.0in 1.25in;\r\n\tmso-header-margin:.5in;\r\n\tmso-footer-margin:.5in;\r\n\tmso-paper-source:0;}\r\ndiv.WordSection1\r\n\t{page:WordSection1;}\r\n /* List Definitions */\r\n@list l0\r\n\t{mso-list-id:1304459162;\r\n\tmso-list-template-ids:766280648;}\r\n@list l0:level1\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Symbol;}\r\n@list l0:level2\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:o;\r\n\tmso-level-tab-stop:1.0in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:\"Courier New\";\r\n\tmso-bidi-font-family:\"Times New Roman\";}\r\n@list l0:level3\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:1.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level4\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:2.0in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level5\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:2.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level6\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:3.0in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level7\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:3.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level8\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:4.0in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level9\r\n\t{mso-level-number-format:bullet;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:4.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level1 lfo1\r\n\t{mso-level-start-at:0;\r\n\tmso-level-numbering:continue;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level1 lfo2\r\n\t{mso-level-start-at:0;\r\n\tmso-level-numbering:continue;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:.5in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\n@list l0:level2 lfo2\r\n\t{mso-level-start-at:0;\r\n\tmso-level-numbering:continue;\r\n\tmso-level-text:_;\r\n\tmso-level-tab-stop:1.0in;\r\n\tmso-level-number-position:left;\r\n\ttext-indent:-.25in;\r\n\tmso-ansi-font-size:10.0pt;\r\n\tfont-family:Wingdings;}\r\nol\r\n\t{margin-bottom:0in;}\r\nul\r\n\t{margin-bottom:0in;}\r\n-->\r\n</style>\r\n<!--[if gte mso 10]>\r\n<style>\r\n /* Style Definitions */\r\ntable.MsoNormalTable\r\n\t{mso-style-name:\"Table Normal\";\r\n\tmso-tstyle-rowband-size:0;\r\n\tmso-tstyle-colband-size:0;\r\n\tmso-style-noshow:yes;\r\n\tmso-style-priority:99;\r\n\tmso-style-parent:\"\";\r\n\tmso-padding-alt:0in 5.4pt 0in 5.4pt;\r\n\tmso-para-margin:0in;\r\n\tmso-para-margin-bottom:.0001pt;\r\n\tmso-pagination:widow-orphan;\r\n\tfont-size:10.0pt;\r\n\tfont-family:\"Times New Roman\";}\r\n</style>\r\n<![endif]-->\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<meta name=Template content=\"C:\\Program Files\\Microsoft Office\\Office\\html.dot\">\r\n<!--[if gte mso 9]><xml>\r\n <o:shapedefaults v:ext=\"edit\" spidmax=\"1026\"/>\r\n</xml><![endif]--><!--[if gte mso 9]><xml>\r\n <o:shapelayout v:ext=\"edit\">\r\n  <o:idmap v:ext=\"edit\" data=\"1\"/>\r\n </o:shapelayout></xml><![endif]-->\r\n</head>\r\n\r\n<body bgcolor=white lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>\r\n\r\n<div class=WordSection1>\r\n\r\n<h2 align=center style='text-align:center'><span style='mso-fareast-font-family:\r\n\"Times New Roman\";color:gray'>Publications (partial list) <o:p></o:p></span></h2>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2018<o:p></o:p></span></h3>\r\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>\"An empirical study of\nthe effect of source-level loop transformations on compiler stability\"<o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Zhangxiaowen Gong, Zhi Chen,\nJustin Josef Szaday, David C. Wong, Zehra Sura, Neftali Watkinson, Saeed Maleki, David A. Padua,\n<br>\nAlexander V. Veidenbaum, Alexandru Nicolau, Josep Torrellas <span\nstyle='mso-spacerun:yes'>&nbsp; </span><o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Proceedings of the ACM\non Programming Languages, Volume 2, Number OOPSLA, November 2018.\npp. 126:1-126:29 <o:p></o:p></span></h3>\n<br>\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>\"Acceleration Framework for\nFPGA Implementation of OpenVX Graph Pipelines\"<o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Sajjad Taheri, Jin Heo,\nPayman Behnam, Jeffrey Chen,\n<br>\nAlexander V. Veidenbaum, Alexandru Nicolau\n<span style='mso-spacerun:yes'>&nbsp; </span><o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>IEEE Intl Symposium on\nField-Programmable Custom Computing Machines, May 2018.  <o:p></o:p></span></h3>\n<br>\n\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2017<o:p></o:p></span></h3>\r\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>\"CAMFAS: A Compiler\nApproach to Mitigate Fault Attacks via Enhanced SIMDization,\"<o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Zhi Chen,Junjie Shen,\nAlexandru Nicolau, Alexander V. Veidenbaum, Nahid Farhady Ghalaty, Rosario Cammarota.<span\nstyle='mso-spacerun:yes'>&nbsp; </span><o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Workshop on Fault\nDiagnosis and Tolerance in Cryptography 2017. pp. 57-64<o:p></o:p></span></h3>\r\n<br>\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>\"LORE: A loop repository\nfor the evaluation of compilers\"<o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Zhi Chen, Zhangxiaowen Gong,\nJustin Josef Szaday, David C. Wong, David A. Padua, Alexandru Nicolau, Alexander V. Veidenbaum,\n<br>\nNeftali Watkinson, Zehra Sura, Saeed Maleki, Josep Torrellas, Gerald DeJong.\n<span style='mso-spacerun:yes'>&nbsp; </span><o:p></o:p></span></h3>\n\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:^M\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>IEEE Intl. Symposium\non Workload Characterization 2017. pp. 219-228<o:p></o:p></span></h3>\n<br>\n\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2016<o:p></o:p></span></h3>\r\n\r\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>\"SIMD-based\r\nsoft error detection,\"<o:p></o:p></span></h3>\r\n\r\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>Zhi Chen,\r\nAlexandru Nicolau, Alexander V. Veidenbaum.<span\r\nstyle='mso-spacerun:yes'>&nbsp; </span><o:p></o:p></span></h3>\r\n\r\n<h3><span style='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";font-weight:normal;mso-bidi-font-weight:bold'>ACM Conf.\r\nComputing Frontiers 2016. pp. 45-54<o:p></o:p></span></h3>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'><o:p>&nbsp;</o:p></span></h3>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2015<o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal style='margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo1;\r\ntab-stops:list .5in;background:white'><![if !supportLists]><span\r\nstyle='mso-bidi-font-size:11.0pt;font-family:Wingdings;mso-fareast-font-family:\r\nWingdings;mso-bidi-font-family:Wingdings;color:black;mso-themecolor:text1'><span\r\nstyle='mso-list:Ignore'>\u00a4<span style='font:7.0pt \"Times New Roman\"'>&nbsp; </span></span></span><![endif]><span\r\nstyle='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";color:black;mso-themecolor:text1'>\"WebRTCbench: a benchmark\r\nfor performance assessment of webRTC implementations,\" <o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='margin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo1;\r\ntab-stops:list .5in;background:white'><![if !supportLists]><span\r\nstyle='mso-bidi-font-size:11.0pt;font-family:Wingdings;mso-fareast-font-family:\r\nWingdings;mso-bidi-font-family:Wingdings;color:black;mso-themecolor:text1'><span\r\nstyle='mso-list:Ignore'>\u00a4<span style='font:7.0pt \"Times New Roman\"'>&nbsp; </span></span></span><![endif]><span\r\nstyle='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";color:black;mso-themecolor:text1'>Sajjad Taheri,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/b/Beni:Laleh_Aghababaie\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>Laleh Aghababaie Beni</span></a>,&nbsp;Alexander V. Veidenbaum,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/n/Nicolau:Alexandru\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>Alexandru Nicolau</span></a>,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/c/Cammarota:Rosario\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>Rosario Cammarota</span></a>,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/q/Qiu:Jianlin\"><span style='color:black;\r\nmso-themecolor:text1;text-decoration:none;text-underline:none'>Jianlin Qiu</span></a>,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/l/Lu:Qiang\"><span style='color:black;\r\nmso-themecolor:text1;text-decoration:none;text-underline:none'>Qiang Lu</span></a>,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/h/Haghighat:Mohammad_R=\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>Mohammad R. Haghighat</span></a>.<span style='mso-spacerun:yes'>&nbsp;\r\n</span><o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;\r\nmargin-left:0in;text-indent:-.25in;mso-list:l0 level1 lfo1;tab-stops:list .5in;\r\nbackground:white'><![if !supportLists]><span style='mso-bidi-font-size:11.0pt;\r\nfont-family:Wingdings;mso-fareast-font-family:Wingdings;mso-bidi-font-family:\r\nWingdings;color:black;mso-themecolor:text1'><span style='mso-list:Ignore'>\u00a4<span\r\nstyle='font:7.0pt \"Times New Roman\"'>&nbsp; </span></span></span><![endif]><span\r\nstyle='font-size:11.0pt;font-family:\"Times New Roman\";mso-fareast-font-family:\r\n\"Times New Roman\";color:black;mso-themecolor:text1'>ACM <a\r\nhref=\"http://dblp.uni-trier.de/db/conf/estimedia/estimedia2015.html#TaheriBVNCQLH15\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>ESTImedia&nbsp;2015</span></a>. pp.&nbsp;1-7<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='background:white'><span style='font-size:11.0pt;\r\nfont-family:\"Times New Roman\";mso-fareast-font-family:\"Times New Roman\"'>\"Software\r\nfault tolerance for FPUs via vectorization<span style='color:black;mso-themecolor:\r\ntext1'>,\" <o:p></o:p></span></span></p>\r\n\r\n<p class=MsoNormal style='background:white'><span style='font-size:11.0pt;\r\nfont-family:\"Times New Roman\";mso-fareast-font-family:\"Times New Roman\";\r\ncolor:black;mso-themecolor:text1'><a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/c/Chen:Zhi\"><span style='color:black;\r\nmso-themecolor:text1;text-decoration:none;text-underline:none'>Zhi Chen</span></a>,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/i/Inagaki:Ryoichi\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>Ryoichi Inagaki</span></a>,&nbsp;<a\r\nhref=\"http://dblp.uni-trier.de/pers/hd/n/Nicolau:Alexandru\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>Alexandru Nicolau</span></a>,&nbsp;Alexander V. Veidenbaum<span\r\nstyle='mso-bidi-font-weight:bold'>.</span>&nbsp;<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal style='background:white'><span style='font-size:11.0pt;\r\nfont-family:\"Times New Roman\";mso-fareast-font-family:\"Times New Roman\";\r\ncolor:black;mso-themecolor:text1'>IC-<a\r\nhref=\"http://dblp.uni-trier.de/db/conf/samos/samos2015.html#ChenINV15\"><span\r\nstyle='color:black;mso-themecolor:text1;text-decoration:none;text-underline:\r\nnone'>SAMOS&nbsp;2015</span></a>. Pp.&nbsp;203-210<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal><span style='font-size:12.0pt'><o:p>&nbsp;</o:p></span></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2014<o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><span style='font-size:12.0pt'>&quot;</span><span\r\nstyle='mso-bidi-font-size:12.0pt'>Multiple stream tracker: a new hardware\r\nstride prefetcher.&quot;<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal><span style='mso-bidi-font-size:12.0pt'><span\r\nstyle='mso-spacerun:yes'>&nbsp; </span>Taesu Kim, Dali Zhao, Alexander V.\r\nVeidenbaum.<o:p></o:p></span></p>\r\n\r\n<p class=MsoNormal><span style='mso-bidi-font-size:12.0pt'>Conf. Computing\r\nFrontiers, 2014. p.34<o:p></o:p></span></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'><o:p>&nbsp;</o:p></span></h3>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2013 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal>&quot; Optimizing Program Performance via Similarity, Using\r\na Feature-Agnostic Approach&quot; <br>\r\nRosario Cammarota, Laleh Aghababaie Beni, Alexandru Nicolau, Alexander V.\r\nVeidenbaum. <br>\r\nIntl. Conference on Advanced Parallel Processing Technology (APPT). Aug. 2013.\r\nLNCS series, vol. 8299, pp. 199-213.</p>\r\n\r\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\r\n\r\n<p class=MsoNormal>&quot;On the Determination of Inlining Vectors for Program\r\nOptimization.&quot; <br>\r\nRosario Cammarota, Alexandru Nicolau, Alexander V. Veidenbaum, Arun Kejariwal,\r\nDebora Donato, Mukund Madhugiri. <br>\r\nCompiler Construction (CC), pp. 164-183 <br>\r\n<br>\r\n&quot;Temperature aware thread migration in 3D architecture with stacked\r\nDRAM.&quot; <br>\r\nDali Zhao, Houman Homayoun, Alexander V. Veidenbaum. <br>\r\nIntl. Symposium on Quality Electronic Design (ISQED), pp. 80-87</p>\r\n\r\n<p class=MsoNormal><span style='mso-spacerun:yes'>&nbsp;</span></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2012 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal>&quot;Compiler-Assisted, Selective Out-Of-Order\r\nCommit&quot;. <br>\r\nNam Duong and Alexander V. Veidenbaum. <br>\r\nComputer Architecture Letters. <br>\r\n<br>\r\n&quot;Improving Cache Management Policies Using Dynamic Reuse Distances&quot;. <br>\r\nNam Duong, Dali Zhao, Taesu Kim, Rosario Cammarota, Alexander V. Veidenbaum,\r\nand Mateo Valero. <br>\r\nIntl. Symposium on Microarchitecture (Micro-45). <br>\r\n<br>\r\n&quot;Revisiting level-0 caches in embedded processors.&quot; <br>\r\nNam Duong, Taesu Kim, Dali Zhao, Alexander V. Veidenbaum. Compiler,\r\nArchitectures, and Synthesis for Embedded Systems (CASES). pp. 171-180 </p>\r\n\r\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2011 <o:p></o:p></span></h3>\r\n\r\n<p>&quot;Pruning hardware evaluation space via correlation-driven application\r\nsimilarity analysis,&quot; <br>\r\nRosario Cammarota, Arun Kejariwal, Paolo D'Alberto, Sapan Panigrahi, Alexander\r\nV. Veidenbaum, Alexandru Nicolau <br>\r\nACM Intl. Conf. on Computing Frontiers 2011</p>\r\n\r\n<p><span style='mso-spacerun:yes'>&nbsp;</span></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2010 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal>&quot;RELOCATE: Register File Local Access Pattern\r\nRedistribution Mechanism for Power and Thermal Management in Out-of-Order\r\nEmbedded Processor,&quot; <br>\r\nHouman Homayoun, Aseem Gupta, Alexander V. Veidenbaum, Avesta Sasan, Fadi J.\r\nKurdahi, Nikil Dutt, <br>\r\nHiPEAC 2010: 216-231 </p>\r\n\r\n<p class=MsoNormal>&quot;Post-synthesis sleep transistor insertion for leakage\r\npower optimization in clock tree networks,&quot; <br>\r\nHouman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alexander V. Veidenbaum, Fadi\r\nJ. Kurdahi <br>\r\nISQED 2010: 499-507 </p>\r\n\r\n<p class=MsoNormal>&quot;On the efficacy of call graph-level thread-level\r\nspeculation,&quot; <br>\r\nArun Kejariwal, Milind Girkar, Xinmin Tian, Hideki Saito, Alexandru Nicolau,\r\nAlexander V. Veidenbaum, Utpal Banerjee, Constantine D. Polychronopoulos. <br>\r\nWOSP/SIPEW 2010: 247-248 </p>\r\n\r\n<p class=MsoNormal>&quot;Multiple sleep modes leakage control in peripheral\r\ncircuits of a all major SRAM-based processor units,&quot; <br>\r\nHouman Homayoun, Avesta Sasan, Aseem Gupta, Alexander V. Veidenbaum, Fadi J.\r\nKurdahi, Nikil Dutt. <br>\r\nACM Intl. Conf. Computing Frontiers 2010. </p>\r\n\r\n<p><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2009 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1542275.1542303&amp;coll=ACM&amp;dl=ACM&amp;CFID=61454666&amp;CFTOKEN=81578146\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Synchronization\r\noptimizations for efficient execution on multi-cores,&quot; </span></a><br>\r\nAlexandru Nicolau, Guangqiang Li, Alexander V. Veidenbaum, Arun Kejariwal <br>\r\nProc. of the 23th ACM International Conference on Supercomputing (ICS09), June\r\n2009, pp. 169-180 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://www.computer.org/portal/web/csdl/doi/10.1109/IPDPS.2009.5160973\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Power-aware\r\nload balancing of large scale MPI applications,&quot; </span></a><br>\r\nMaja Etinski, Julita Corbalan, Jesus Labarta, Mateo Valero, Alexander V.\r\nVeidenbaum <br>\r\nIEEE International Symposium on Parallel&amp;Distributed Processing (IPDPS\r\n2009) pp. 1-8 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://www.springerlink.com/content/2515n22l17283456/\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Performance\r\nCharacterization of Itanium 2-Based Montecito Processor,&quot; </span></a><br>\r\nDarshan Desai, Gerolf Hoflehner, Arun Kejariwal, Daniel M. Lavery, Alexandru\r\nNicolau, Alexander V. Veidenbaum, Cameron McNairy <br>\r\nSPEC Benchmark Workshop 2009, Springer LNCS Volume 5419/2009, pp. 36-56 </p>\r\n\r\n<p class=MsoNormal><span style='mso-field-code:\" HYPERLINK \\0022\\0022 \"'><span\r\nclass=MsoHyperlink><span style='color:windowtext;text-decoration:none;\r\ntext-underline:none'>&quot;Efficient Scheduling of Nested Parallel Loops on Multi-Core\r\nSystems,&quot; </span></span></span><br>\r\nArun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum,\r\nConstantine D. Polychronopoulos <br>\r\nThe 38th International Conference On Parallel Processing (ICPP-2009), pp.74-83 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://www.springerlink.com/content/p84617p5w0111g65/\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Brain\r\nDerived Vision Algorithm on High Performance Architectures,&quot; </span></a><br>\r\nJayram Moorkanikara Nageswaran , Andrew Felch , Ashok Chandrasekhar , Nikil\r\nDutt , Richard Granger , Alex Nicolau and Alex Veidenbaum <br>\r\nInternational Jounral of Parallel Programming, Volume 37, Number 4 / August,\r\n2009, pp.345-369 </p>\r\n\r\n<p class=MsoNormal><span style='mso-field-code:\" HYPERLINK \\0022\\0022 \"'><span\r\nclass=MsoHyperlink><span style='color:windowtext;text-decoration:none;\r\ntext-underline:none'>&quot;A configurable simulation environment for the\r\nefficient simulation of large-scale spiking neural networks on graphics processors,&quot;\r\n</span></span></span><br>\r\nJayram Moorkanikara Nageswaran, Nikil D. Dutt, Jeffrey L. Krichmar, Alex\r\nNicolau, Alexander V. Veidenbaum <br>\r\nNeural Networks 22(5-6): 791-800 (2009) </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?doid=1457255.1457257\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the\r\nexploitation of loop-level parallelism in embedded applications,&quot; </span></a><br>\r\nArun Kejariwal, Alexander V. Veidenbaum, Alexandru Nicolau, Milind Girkar,\r\nXinmin Tian, Hideki Saito <br>\r\nACM Trans. Embedded Computer Syst. 8(2) 2009 </p>\r\n\r\n<p><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2008 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1521747.1521815\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\r\nDistributed Processor State Management Architecture for Large-Window\r\nProcessors,&quot; </span></a><br>\r\nIsidro Gonzalez, Marco Galluzzi, Alex Veidenbaum, Marco A. Ramrirez, Adrian\r\nCristal, Mateo Valero <br>\r\nIntl. Symposium on Microarchitecture (Micro-41). </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1450095.1450125\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Multiple\r\nsleep mode leakage control for cache peripheral circuits in embedded\r\nprocessors,&quot; </span></a><br>\r\nHouman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum. <br>\r\nACM Intl Conference on Compilers, Architecture and Synthesis for Embedded\r\nSystems (CASES) 2008: 197-206 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751917\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Adaptive\r\ntechniques for leakage power management in L2 cache peripheral circuits,&quot; </span></a><br>\r\nHouman Homayoun, Alexander V. Veidenbaum, Jean-Luc Gaudiot. IEEE Intl\r\nConference Computer Design (ICCD) 2008: 563-569 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4751937\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;ZZ-HVS:\r\nZig-zag horizontal and vertical sleep transistor sharing to reduce leakage\r\npower in on-chip SRAM peripheral circuits,&quot; </span></a><br>\r\nHouman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum. ICCD 2008:\r\n699-706 </p>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1382171\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\r\nTwo-Level Load/Store Queue based on Execution Locality,&quot; </span></a><br>\r\nMiquel Pericas, Adrian Cristal, Francisco J. Cazorla, Ruden Gonzalez, <br>\r\nAlex Veidenbaum, Daniel A. Jimenez, and Mateo Valero. Proc. 35th ACM\r\nInternational Symposium on Computer Architecture (ISCA) June 2008 </p>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1375661\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Impact\r\nof JVM superoperators on energy consumption in resource-constrained embedded\r\nsystems,&quot; </span></a><br>\r\nCarmen Badea, Alexandru Nicolau, and Alexander V. Veidenbaum. <br>\r\nProc. of the ACM SIGPLAN-SIGBED conference on Languages, Compilers, and Tools\r\nfor Embedded Systems (LCTES), 2008. </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1391469.1391488\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamic\r\nregister file resizing and frequency scaling to improve embedded processor\r\nperformance and energy-delay efficiency,&quot; </span></a><br>\r\nHouman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, and Alexander V.\r\nVeidenbaum. Proc. of the ACM/IEEE Design Automation Cinference (DAC) 2008. </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1347375.1347377\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Improving\r\nSDRAM access energy efficiency for low-power embedded systems,&quot; </span></a><br>\r\nJelena Trajkovic, Alexander V. Veidenbaum, and Arun Kejariwal. <br>\r\nACM Transactions on Embedded Computer Systems, Vol. 7, No.3, 2008 </p>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1345250\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Cache-aware\r\niteration space partitioning,&quot; </span></a><br>\r\nArun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum,\r\nConstantine D. Polychronopoulos. <br>\r\nProc. of the ACM SIGPLAN Symposium on Principles and Practice of Parallel\r\nProgramming (PPOPP) 2008. </p>\r\n\r\n<p><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2007 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1289881.1289920\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\r\nSimplified Java Bytecode Compilation System for Resource-Constrained Embedded\r\nProcessors,&quot; </span></a><br>\r\nCarmen Badea, Alexandru Nicolau, Alexander V. Veidenbaum. <br>\r\nProc. of the ACM Intl. Conference on Compilers, Architecture, and Synthesis for\r\nEmbedded Systems, Salzburg, Austria, Oct. 2007 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4601907\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing\r\nPower Consumption in Peripheral Circuits of L2 caches,&quot; </span></a><br>\r\nHouman Homayoun and Alexander V. Veidenbaum. Proc. IEEE Intl. Conference on\r\nComputer Design, Lake Tahoe, Oct. 2007 </p>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1229475\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Tight\r\nanalysis of the performance potential of thread speculation using spec CPU 2006,&quot;\r\n</span></a><br>\r\nArun Kejariwal, Xinmin Tian, Milind Girkar, Wei Li, Sergey Kozhukhov, Utpal\r\nBanerjee, Alexander Nicolau, Alexander V. Veidenbaum, Constantine D.\r\nPolychronopoulos, <br>\r\nProc. of the 12th ACM SIGPLAN Symposium on Principles and practice of parallel\r\nprogramming, Pages: 215 - 225, March 2007 </p>\r\n\r\n<p><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2006 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1176298\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Challenges\r\nin Exploitation of Loop Parallelism in Embedded Applications,&quot; </span></a><br>\r\nArun Kejariwal, Alex Veidenbaum, Alex Nicolau, Milind Girkar, Xinmin Tian, and\r\nHideki Saito. <br>\r\nProc. IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and\r\nSystem Synthesis, October 2006 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=04380801\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Fast\r\nSpeculative Address Generation and Way Caching for Reducing L1 Data Cache\r\nEnergy,&quot; </span></a><br>\r\nDan Nicolaescu, Babak Salamat, Alexander Veidenbaum, and Mateo Valero. <br>\r\nProceedings of IEEE International Conference on Computer Design (ICCD'06), Oct.\r\n2006 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://www.springerlink.com/content/38t63224l3575562\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Probablistic\r\nSelf-Scheduling: A Novel Scheduling Approach for Multiprogrammed\r\nEnvironments,&quot; </span></a><br>\r\nArun Kejariwal, Milind Girkar, Hideki Saito, Xinmin Tian, Alexandru Nicolau,\r\nAlexander Veidenbaum, Constantine Polychronopoulos. <br>\r\nProceedings of Europar'06, August 2006 </p>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1183407\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;On the\r\nPerformance Potential of Different Types of Speculative Thread-Level\r\nParallelism,&quot; </span></a><br>\r\nArun Kejariwal, Xinmin Tian, Wei Li, Milind Girkar, Sergey Kozhukhov, Hideki\r\nSaito, Utpal Banerjee, Alexandru Nicolau, Alexander V. Veidenbaum, Constantine\r\nD. Polychronopoulos. <br>\r\nProc. of the 20th ACM International Conference on Supercomputing (ICS06), June\r\n2006 </p>\r\n\r\n<p><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2005 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=32585&amp;arnumber=1524220&amp;count=110&amp;index=99\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A New\r\nPointer-based Instruction Queue Design and Its Power-Performance Evaluation,\r\n&quot; </span></a><br>\r\nMarco A. Ramirez, Adrian Cristal, Alexander V. Veidenbaum, Luis Villa, Mateo\r\nValero. <br>\r\nProc. of the IEEE Int'l Conference on Computer Design (ICCD-2005), San Jose,\r\nOct. 2005 </p>\r\n\r\n<p class=MsoNormal><a href=\"http://portal.acm.org/citation.cfm?id=1086240\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;High-Performance\r\nAnnotation-Aware JVM for Java Cards,&quot;</span></a> <br>\r\nAna Azevedo, Arun Kejariwal, Alex Viedenbaum, Alexander Nicolau <br>\r\nProc. of the 5th ACM International Conference on Embedded software (EMSOFT05),\r\nSept. 2005. </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1088149.1088158\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;An\r\nAsymmetric Clustered Processor based on Value Content, &quot; </span></a><br>\r\nR. Gonzalez, A. Cristal, A. Veidenbaum, and M. Valero. <br>\r\nProc. of the 19th ACM International Conference on Supercomputing (ICS05),\r\nBoston, June 2005. </p>\r\n\r\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2004 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1347942\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Low\r\nEnergy, Highly-Associative Cache Design for Embedded Processors,&quot; </span></a><br>\r\nAlex Veidenbaum and Dan Nicolaescu, <br>\r\nInt'l Symposium on Computer Design (ICCD-2004), San Jose, Oct. 2004 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://portal.acm.org/citation.cfm?id=1028176.1006727\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\r\nContent Aware Register File Organization&quot;, </span></a><br>\r\nR. Gonzalez, A. Cristal, A. Veidenbaum, and M. Valero, <br>\r\nProc. 31st International Symposium on Computer Architecture (ISCA04), Munich,\r\nGermany, June 2004. </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=01269095\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy-Efficient\r\nDesign for Highly Associative Instruction Caches in Next-Generation Embedded\r\nProcessors,&quot; </span></a><br>\r\nJ. L. Aragon, Dan Nicolaescu, Alex Veidenbaum, Ana-Maria Badulescu, <br>\r\nDesign Automation and Test Europe (DATE04): 1374-1375, March 2004 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/04/iwia04.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Direct\r\nInstruction Wakeup for Out-Of-Order Processors,&quot; </span></a><br>\r\nM. Ramirez, A. Cristal, A. Veidenbaum, L. Villa, and M. Valero, <br>\r\nInt'l Workshop on Innovative Archtecture (IWIA'04), Jan. 2004 </p>\r\n\r\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2003 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"http://www.springerlink.com/content/9grbyayah2kuy6px/?p=3a6aeee6663e4466ba1f48b18b857621%CF%80=0\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;A\r\nSimple Low-Energy Instruction Wakeup Mechanism&quot; </span></a><br>\r\nM. Ramirez, A. Cristal, A. Veidenbaum, L. Villa, and M. Valero, <br>\r\n5th Int'l Symposium on High-Perfromance Computing (ISHPC-V), Tokyo, Japan, Oct.\r\n2003 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/iccd03.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Improving\r\nBranch Prediction Accuracy in Embedded Processors in the Presence of Context\r\nSwitches&quot; </span></a>Sudeep Parisha and Alex Veidenbaum, Int'l Symposium\r\non Computer Design (ICCD-2003), San Jose, Oct. 2003 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/islped03.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing\r\nData Cache Energy Consumption via Cached Load/Store Queue,&quot; </span></a>Dan\r\nNicolaescu, Alex Veidenbaum, Alex Nicolau. International Symposium on Low Power\r\nElectronics and Design (ISLPED'03), Seoul, Aug. 2003 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/asap03.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy\r\naware register file implementation through instruction predecode,&quot; </span></a>Ayala,\r\nJ.L.; Lopez-Vallejo, M.; Veidenbaum, A.; Lopez, C.A. Proceedings IEEE\r\nInternational Conference On Application-specific Systems, Architectures, and\r\nProcessors (ASIP03). Page(s): 81- 91 24-26 June 2003 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/date03.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Reducing\r\nPower Consumption for High-Associativity Data Caches in Embedded\r\nProcessors,&quot; </span></a>Dan Nicolaescu, Alex Veidenbaum, Alex Nicolau\r\nDesign Automation and Test Europe (DATE'03), March 2003 </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/afs.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Dynamically\r\nAdaptive Fetch Size Prediction for Data Caches&quot; </span></a><br>\r\nWeiyu Tang, A. Veidenbaum, Alex Nicolau. Int'l Workshop on Innovative\r\nArchitecture (IWIA03), January 2003 </p>\r\n\r\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2002 <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/copperDATE02.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Profile-based\r\ndynamic voltage scheduling using program checkpoints in the COPPER\r\nframework.&quot; </span></a><br>\r\nA. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A.\r\nNicolau. In Proceedings of Design, Automation and Test in Europe Conference\r\n(DATE'02), March 2002. </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/pdpta02.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Power-Efficient\r\nInstruction Fetch Architecturte for Superscalar Processors&quot; </span></a><br>\r\nAnna-Maria Badulescu and Alex Veidenbaum, Proc. Parallel and Distributed\r\nProcessign Techniques and Architecures (PDPTA02), June 25-27 2002 </p>\r\n\r\n<p class=MsoNormal><br>\r\n<a href=\"../../../Volumes/alexv/public_html/Papers/ishpc4.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Integrated\r\nI-cache Way Predictor and Branch Target Buffer to Reduce Energy\r\nConsumption&quot; </span></a><br>\r\nWeiyu Tang, A. Veidenbaum, Alex Nicolau, and Rajesh Gupta, 4th Int'l Symposium\r\non High-Perfromance Computing (ISHPC-IV), Nara, Japan, May 2002 </p>\r\n\r\n<p class=MsoNormal><o:p>&nbsp;</o:p></p>\r\n\r\n<h3><span style='mso-fareast-font-family:\"Times New Roman\"'>2001 and prior <o:p></o:p></span></h3>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/iwia01.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Energy\r\nEfficient Instruction Cache for Wide-issue Processors&quot; </span></a>A\r\nBadulescu, A. Veidenbaum, Int'l Workshop on Innovative Architecture for Future\r\nGeneration High-Performance Processors and Systems (IWIA), Jan 2001 </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/ics99.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Adapting\r\nCache Line Size to Application Behavior&quot; </span></a>Alexander V.\r\nVeidenbaum , Weiyu Tang, Rajesh Gupta, Alexandru Nicolau, and Xiaomei Ji. ,\r\nProc. 1999 Int'l Conference on Supercomputing (ICS99), pp. 145-154, June 1999 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/IJHSC99.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Non-sequential\r\nInstruction Cache Prefetching for Multiple-Issue Processors&quot;, </span></a>Alex\r\nVeidenbaum, Qinbo Zhao, and Abduhl Shameer, International Journal of High-Speed\r\nComputing, pp.115-140, Vol.10, No. 1., 1999 </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/PC99.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Interconnection\r\nNetwork Organization and its Impact on Performance and Cost of Shared Memory\r\nMultiprocessors&quot;, </span></a>Sunil Kim and Alex Veidenbaum, PARALLEL\r\nCOMPUTING Journal, vol. 25, 1999, pp. 283-309. </p>\r\n\r\n<p class=MsoNormal>&quot;An Integrated Hardware/Software Approach to Data Prefetching\r\nfor Shared-Memory Multiprocessors&quot;, Edward H. Gornish and Alex Veidenbaum,\r\nInternational Journal on Parallel Programming, pp. 323--332, volume 27(1),\r\n1999. </p>\r\n\r\n<p class=MsoNormal>&quot;On Interaction between Interconnection Network Design\r\nand Latency Hiding Techniques in Multiprocessors&quot;, Sunil Kim and Alex\r\nVeidenbaum. Accepted for publication in The Journal of Supercomputing, 1998 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/iwia97.pdf\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Decoupled\r\nAccess DRAM Archiecture&quot;, </span></a>Alex Veidenbaum and Kyle Gallivan, in\r\nInnovative Architecture for Future-Generation Processors and Systems, pp.\r\n94-105, IEEE Computer Society Press, 1998 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/prefetch96.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Instruction\r\nCache Prefetching Using Multi-Level Branch Prediction&quot;, </span></a>Alex\r\nVeidenbaum, Proc. Intnl. Symposium on High-Performance Computing,\r\nSpringer-Verlag Lecture Notes in Computer Science, pp. 51-71, Nov. 1997 </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/pact97.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;The\r\nEffect of Limited Network Bandwidth and its Utilization by Latency Hiding\r\nTechniques in Large-Scale Shared Memory Systems&quot;, </span></a>Sunil Kim and\r\nAlex Veidenbaum, Proc.of International Conference on Parallel Architectures and\r\nCompilation Techniques (PACT'97), pp. 40-51, Nov. 1997 </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/pact97.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Stride-directed\r\nPrefetching for Secondary Caches&quot;, </span></a>Sunil Kim and Alex\r\nVeidenbaum, Proc.1997 International Conference on Parallel Processing, pp.\r\n314-321, Aug. 1997 </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/spaa95.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;On\r\nShortest Path Routing in Single-Stage Shuffle-Exchange Networks&quot;, </span></a>Sunil\r\nKim and Alex Veidenbaum, Proc. 7th ACM Symposium on Parallel Algorithms and\r\nArchitectures, July 1995 </p>\r\n\r\n<p class=MsoNormal><a\r\nhref=\"../../../Volumes/alexv/public_html/Papers/super94.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Scalability\r\nof the Cedar system&quot;, </span></a>Stephen Turner and Alex Veidenbaum,\r\nProceedings of Supercomputing'94, Nov. 1994. </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/icpp94.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;An\r\nIntegrated Hardware/Software Data Prefetching Scheme for Shared-Memory\r\nMultiprocessors&quot;, </span></a>Edward H. Gornish and Alex Veidenbaum, Proc.\r\n1994 Int'l Conference on Parallel Processing, Aug. 1994. </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/cedar.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;The\r\nCedar System and an Initial Performance Study&quot;, </span></a>David J. Kuck\r\net al, Proc. 20th International Symposium on Computer Architecture, May 1993. </p>\r\n\r\n<p class=MsoNormal><a href=\"../../../Volumes/alexv/public_html/Papers/icpp93.ps\"><span\r\nstyle='color:windowtext;text-decoration:none;text-underline:none'>&quot;Performance\r\nEvaluation of Memory Caches in Multiprocessors&quot;, </span></a>Y.-C. Chen and\r\nAlex Veidenbaum, Proc. 1993 Int'l Conference on Parallel Processing, Aug. 1993.\r\n</p>\r\n\r\n<p class=MsoNormal>&quot;An Effective Write Policy for Software Coherence\r\nSchemes&quot;, Y.-C. Chen and Alex Veidenbaum, Proceedings of\r\nSupercomputing'92, pp. 661-672, Nov. 1992. </p>\r\n\r\n<p class=MsoNormal>&quot;Detecting Redundant Accesses to Array Data&quot;,\r\nElana Granston and Alex Veidenbaum, Proc. Supercomputing'91, pp. 854-865, Nov.\r\n1991. </p>\r\n\r\n<p class=MsoNormal>&quot;Comparison and Analysis of Software and Directory\r\nCoherence Schemes&quot;, Y.-C. Chen and Alex Veidenbaum, Proc.\r\nSupercomputing'91, pp. 818-829, Nov. 1991. </p>\r\n\r\n<p class=MsoNormal>&quot;The Organization of the Cedar System&quot;, David J.\r\nKuck et al, Proc. 1991 Int'l Conference on Parallel Processing, Vol. I, pp.\r\n49-56, Aug. 1991. </p>\r\n\r\n<p class=MsoNormal>&quot;Preliminary Performance Analysis of the Cedar\r\nMultiprocessor Memory System&quot;, K. Gallivan, W. Jalby, S. Turner, Alex\r\nVeidenbaum, and H. Wijshoff, Proc. 1991 Int'l Conference on Parallel\r\nProcessing, Vol. I, pp. 71-75, Aug. 1991. </p>\r\n\r\n<p class=MsoNormal>&quot;An Integrated Hardware/Software Solution for Effective\r\nManagement of Local Storage in High- Performance Systems&quot;, Elana Granston\r\nand Alex Veidenbaum, Proc. 1991 Int'l Conference on Parallel Processing, Vol.\r\nII, pp. 83-90, Aug. 1991. </p>\r\n\r\n<p class=MsoNormal>&quot;A Software Coherence Scheme with the Assistance of\r\nDirectories&quot;, Y.-C. Chen and Alex Veidenbaum, Proc. 1991 Int'l Conference\r\non Supercomputing, pp. 284-294, June 1991. </p>\r\n\r\n</div>\r\n\r\n</body>\r\n\r\n</html>\r\n", "encoding": "ISO-8859-1"}