// Seed: 1241503937
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wire id_3
);
  tri0 id_5;
  wire id_6;
  assign module_1.type_27 = 0;
  id_7(
      -1, -1
  );
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wire id_14,
    output tri1 id_15,
    output uwire id_16,
    input tri1 id_17,
    output wor id_18,
    output uwire id_19,
    output tri0 id_20
);
  id_22(
      id_17 - 1
  );
  assign id_7#(
      .id_1(1),
      .id_9("")
  ) = -1'b0;
  and primCall (
      id_19,
      id_4,
      id_8,
      id_11,
      id_1,
      id_17,
      id_14,
      id_22,
      id_2,
      id_12,
      id_10,
      id_0,
      id_9,
      id_6,
      id_5
  );
  always id_18 = id_17;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_19,
      id_4
  );
endmodule
