// Seed: 3512664763
module module_0 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    output uwire id_13
);
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wand  id_4,
    output uwire id_5
);
  integer id_7;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_5,
      id_0,
      id_3,
      id_1,
      id_5,
      id_5,
      id_4,
      id_3,
      id_0,
      id_0,
      id_3,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_9, id_10;
  wire id_11;
endmodule
