Analysis & Synthesis report for DataAcquisitionIP
Fri Jun 27 16:59:39 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DataAcquisitionIP|state
  9. State Machine - |DataAcquisitionIP|AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state
 10. State Machine - |DataAcquisitionIP|AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state
 11. State Machine - |DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|state
 12. State Machine - |DataAcquisitionIP|SILC:SILC_S1|SILCgetdataFSM:SILCGetData|state
 13. State Machine - |DataAcquisitionIP|ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData|state
 14. State Machine - |DataAcquisitionIP|EM:EMSensor_S1|GetEMReadingFSM:GetEMReading|state
 15. State Machine - |DataAcquisitionIP|AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state
 16. State Machine - |DataAcquisitionIP|ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData|state
 17. State Machine - |DataAcquisitionIP|AMBA_read:APBRead|state
 18. State Machine - |DataAcquisitionIP|AMBA_write:APBWrite|state
 19. Registers Removed During Synthesis
 20. General Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Port Connectivity Checks: "AMBA_read:APBRead"
 23. Port Connectivity Checks: "AMBA_write:APBWrite"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 27 16:59:39 2025       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; DataAcquisitionIP                           ;
; Top-level Entity Name           ; DataAcquisitionIP                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 496                                         ;
; Total pins                      ; 194                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DataAcquisitionIP  ; DataAcquisitionIP  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                                   ; Full               ;                    ;
; Resynthesis Optimization Effort                                                 ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                        ; Normal             ;                    ;
; Use Generated Physical Constraints File                                         ; On                 ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rtl/SILC.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv              ;         ;
; rtl/ROSC.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv              ;         ;
; rtl/EM.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv                ;         ;
; rtl/DataAcquisitionIP.sv         ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv ;         ;
; rtl/AnalogSensor.sv              ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv      ;         ;
; rtl/AMBA_write.sv                ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_write.sv        ;         ;
; rtl/AMBA_read.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_read.sv         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 363       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 531       ;
;     -- 7 input functions                    ; 3         ;
;     -- 6 input functions                    ; 168       ;
;     -- 5 input functions                    ; 89        ;
;     -- 4 input functions                    ; 91        ;
;     -- <=3 input functions                  ; 180       ;
;                                             ;           ;
; Dedicated logic registers                   ; 496       ;
;                                             ;           ;
; I/O pins                                    ; 194       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 430       ;
; Total fan-out                               ; 4242      ;
; Average fan-out                             ; 3.00      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name       ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
; |DataAcquisitionIP                       ; 531 (184)           ; 496 (155)                 ; 0                 ; 0          ; 194  ; 0            ; |DataAcquisitionIP                                                                     ; DataAcquisitionIP ; work         ;
;    |AMBA_read:APBRead|                   ; 78 (78)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AMBA_read:APBRead                                                   ; AMBA_read         ; work         ;
;    |AMBA_write:APBWrite|                 ; 72 (72)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AMBA_write:APBWrite                                                 ; AMBA_write        ; work         ;
;    |AnalogSensor:DCAnalog_S1|            ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:DCAnalog_S1                                            ; AnalogSensor      ; work         ;
;       |AcquireAnalogData:AnalogSampling| ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:DCAnalog_S1|AcquireAnalogData:AnalogSampling           ; AcquireAnalogData ; work         ;
;       |AnalogGetDataFSM:AnalogGetData|   ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData             ; AnalogGetDataFSM  ; work         ;
;    |AnalogSensor:Temperature_S1|         ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:Temperature_S1                                         ; AnalogSensor      ; work         ;
;       |AcquireAnalogData:AnalogSampling| ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:Temperature_S1|AcquireAnalogData:AnalogSampling        ; AcquireAnalogData ; work         ;
;       |AnalogGetDataFSM:AnalogGetData|   ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData          ; AnalogGetDataFSM  ; work         ;
;    |AnalogSensor:Voltage_S1|             ; 7 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:Voltage_S1                                             ; AnalogSensor      ; work         ;
;       |AcquireAnalogData:AnalogSampling| ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:Voltage_S1|AcquireAnalogData:AnalogSampling            ; AcquireAnalogData ; work         ;
;       |AnalogGetDataFSM:AnalogGetData|   ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData              ; AnalogGetDataFSM  ; work         ;
;    |EM:EMSensor_S1|                      ; 5 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|EM:EMSensor_S1                                                      ; EM                ; work         ;
;       |AcquireEMData:EMSampling|         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|EM:EMSensor_S1|AcquireEMData:EMSampling                             ; AcquireEMData     ; work         ;
;       |GetEMReadingFSM:GetEMReading|     ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|EM:EMSensor_S1|GetEMReadingFSM:GetEMReading                         ; GetEMReadingFSM   ; work         ;
;    |ROSC:ROSC_S1|                        ; 47 (5)              ; 49 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|ROSC:ROSC_S1                                                        ; ROSC              ; work         ;
;       |ROSCgetdataFSM:ROSCGetData|       ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData                             ; ROSCgetdataFSM    ; work         ;
;       |counter:freqcounter|              ; 38 (38)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|ROSC:ROSC_S1|counter:freqcounter                                    ; counter           ; work         ;
;    |ROSC:TDDBSensor_S1|                  ; 47 (5)              ; 49 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|ROSC:TDDBSensor_S1                                                  ; ROSC              ; work         ;
;       |ROSCgetdataFSM:ROSCGetData|       ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData                       ; ROSCgetdataFSM    ; work         ;
;       |counter:freqcounter|              ; 38 (38)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|ROSC:TDDBSensor_S1|counter:freqcounter                              ; counter           ; work         ;
;    |SILC:SILC_S1|                        ; 79 (3)              ; 101 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|SILC:SILC_S1                                                        ; SILC              ; work         ;
;       |GetSlopeFSM:SILCMeasureSlope|     ; 66 (21)             ; 63 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope                           ; GetSlopeFSM       ; work         ;
;          |SlopeCounter:MeasureSlope|     ; 45 (45)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope ; SlopeCounter      ; work         ;
;       |SILCgetdataFSM:SILCGetData|       ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DataAcquisitionIP|SILC:SILC_S1|SILCgetdataFSM:SILCGetData                             ; SILCgetdataFSM    ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|state                                                                               ;
+----------------+-------------+----------------+----------+----------+---------------+----------+----------+------------+
; Name           ; state.ERROR ; state.COMPLETE ; state.CR ; state.SW ; state.GETDATA ; state.SR ; state.CW ; state.IDLE ;
+----------------+-------------+----------------+----------+----------+---------------+----------+----------+------------+
; state.IDLE     ; 0           ; 0              ; 0        ; 0        ; 0             ; 0        ; 0        ; 0          ;
; state.CW       ; 0           ; 0              ; 0        ; 0        ; 0             ; 0        ; 1        ; 1          ;
; state.SR       ; 0           ; 0              ; 0        ; 0        ; 0             ; 1        ; 0        ; 1          ;
; state.GETDATA  ; 0           ; 0              ; 0        ; 0        ; 1             ; 0        ; 0        ; 1          ;
; state.SW       ; 0           ; 0              ; 0        ; 1        ; 0             ; 0        ; 0        ; 1          ;
; state.CR       ; 0           ; 0              ; 1        ; 0        ; 0             ; 0        ; 0        ; 1          ;
; state.COMPLETE ; 0           ; 1              ; 0        ; 0        ; 0             ; 0        ; 0        ; 1          ;
; state.ERROR    ; 1           ; 0              ; 0        ; 0        ; 0             ; 0        ; 0        ; 1          ;
+----------------+-------------+----------------+----------+----------+---------------+----------+----------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state ;
+-----------------+------------+------------+-----------------+-----------------------------------+
; Name            ; state.Slow ; state.Fast ; state.DataReady ; state.Reset                       ;
+-----------------+------------+------------+-----------------+-----------------------------------+
; state.Reset     ; 0          ; 0          ; 0               ; 0                                 ;
; state.DataReady ; 0          ; 0          ; 1               ; 1                                 ;
; state.Fast      ; 0          ; 1          ; 0               ; 1                                 ;
; state.Slow      ; 1          ; 0          ; 0               ; 1                                 ;
+-----------------+------------+------------+-----------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state ;
+-----------------+------------+------------+-----------------+---------------------------------------+
; Name            ; state.Slow ; state.Fast ; state.DataReady ; state.Reset                           ;
+-----------------+------------+------------+-----------------+---------------------------------------+
; state.Reset     ; 0          ; 0          ; 0               ; 0                                     ;
; state.DataReady ; 0          ; 0          ; 1               ; 1                                     ;
; state.Fast      ; 0          ; 1          ; 0               ; 1                                     ;
; state.Slow      ; 1          ; 0          ; 0               ; 1                                     ;
+-----------------+------------+------------+-----------------+---------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|state          ;
+--------------------+--------------------+------------------+-------------------+------------+
; Name               ; state.Timeouterror ; state.Completion ; state.Acquisition ; state.Idle ;
+--------------------+--------------------+------------------+-------------------+------------+
; state.Idle         ; 0                  ; 0                ; 0                 ; 0          ;
; state.Acquisition  ; 0                  ; 0                ; 1                 ; 1          ;
; state.Completion   ; 0                  ; 1                ; 0                 ; 1          ;
; state.Timeouterror ; 1                  ; 0                ; 0                 ; 1          ;
+--------------------+--------------------+------------------+-------------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|SILC:SILC_S1|SILCgetdataFSM:SILCGetData|state          ;
+-----------------+------------+---------------+-----------------+-------------+------------+
; Name            ; state.Fast ; state.Timeout ; state.DataReady ; state.Reset ; state.Slow ;
+-----------------+------------+---------------+-----------------+-------------+------------+
; state.Reset     ; 0          ; 0             ; 0               ; 0           ; 0          ;
; state.DataReady ; 0          ; 0             ; 1               ; 1           ; 0          ;
; state.Timeout   ; 0          ; 1             ; 0               ; 1           ; 0          ;
; state.Fast      ; 1          ; 0             ; 0               ; 1           ; 0          ;
; state.Slow      ; 0          ; 0             ; 0               ; 1           ; 1          ;
+-----------------+------------+---------------+-----------------+-------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData|state ;
+-----------------+------------+------------+-----------------+--------------------------+
; Name            ; state.Slow ; state.Fast ; state.DataReady ; state.Reset              ;
+-----------------+------------+------------+-----------------+--------------------------+
; state.Reset     ; 0          ; 0          ; 0               ; 0                        ;
; state.DataReady ; 0          ; 0          ; 1               ; 1                        ;
; state.Fast      ; 0          ; 1          ; 0               ; 1                        ;
; state.Slow      ; 1          ; 0          ; 0               ; 1                        ;
+-----------------+------------+------------+-----------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|EM:EMSensor_S1|GetEMReadingFSM:GetEMReading|state ;
+-----------------+------------+------------+-----------------+------------------------+
; Name            ; state.Slow ; state.Fast ; state.DataReady ; state.Reset            ;
+-----------------+------------+------------+-----------------+------------------------+
; state.Reset     ; 0          ; 0          ; 0               ; 0                      ;
; state.DataReady ; 0          ; 0          ; 1               ; 1                      ;
; state.Fast      ; 0          ; 1          ; 0               ; 1                      ;
; state.Slow      ; 1          ; 0          ; 0               ; 1                      ;
+-----------------+------------+------------+-----------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state ;
+-----------------+------------+------------+-----------------+------------------------------------+
; Name            ; state.Slow ; state.Fast ; state.DataReady ; state.Reset                        ;
+-----------------+------------+------------+-----------------+------------------------------------+
; state.Reset     ; 0          ; 0          ; 0               ; 0                                  ;
; state.DataReady ; 0          ; 0          ; 1               ; 1                                  ;
; state.Fast      ; 0          ; 1          ; 0               ; 1                                  ;
; state.Slow      ; 1          ; 0          ; 0               ; 1                                  ;
+-----------------+------------+------------+-----------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData|state ;
+-----------------+------------+------------+-----------------+--------------------+
; Name            ; state.Slow ; state.Fast ; state.DataReady ; state.Reset        ;
+-----------------+------------+------------+-----------------+--------------------+
; state.Reset     ; 0          ; 0          ; 0               ; 0                  ;
; state.DataReady ; 0          ; 0          ; 1               ; 1                  ;
; state.Fast      ; 0          ; 1          ; 0               ; 1                  ;
; state.Slow      ; 1          ; 0          ; 0               ; 1                  ;
+-----------------+------------+------------+-----------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|AMBA_read:APBRead|state                ;
+----------------+----------------+--------------+-------------+------------+
; Name           ; state.COMPLETE ; state.ACCESS ; state.SETUP ; state.IDLE ;
+----------------+----------------+--------------+-------------+------------+
; state.IDLE     ; 0              ; 0            ; 0           ; 0          ;
; state.SETUP    ; 0              ; 0            ; 1           ; 1          ;
; state.ACCESS   ; 0              ; 1            ; 0           ; 1          ;
; state.COMPLETE ; 1              ; 0            ; 0           ; 1          ;
+----------------+----------------+--------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |DataAcquisitionIP|AMBA_write:APBWrite|state              ;
+----------------+----------------+--------------+-------------+------------+
; Name           ; state.COMPLETE ; state.ACCESS ; state.SETUP ; state.IDLE ;
+----------------+----------------+--------------+-------------+------------+
; state.IDLE     ; 0              ; 0            ; 0           ; 0          ;
; state.SETUP    ; 0              ; 0            ; 1           ; 1          ;
; state.ACCESS   ; 0              ; 1            ; 0           ; 1          ;
; state.COMPLETE ; 1              ; 0            ; 0           ; 1          ;
+----------------+----------------+--------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-----------------------------------------------------------------------+----------------------------------------+
; Register name                                                         ; Reason for Removal                     ;
+-----------------------------------------------------------------------+----------------------------------------+
; sensormeasdata[1..12]                                                 ; Stuck at GND due to stuck port data_in ;
; AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state.Fast     ; Lost fanout                            ;
; AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state.Fast ; Lost fanout                            ;
; SILC:SILC_S1|SILCgetdataFSM:SILCGetData|state.Fast                    ; Lost fanout                            ;
; ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData|state.Fast              ; Lost fanout                            ;
; EM:EMSensor_S1|GetEMReadingFSM:GetEMReading|state.Fast                ; Lost fanout                            ;
; AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state.Fast    ; Lost fanout                            ;
; ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData|state.Fast                    ; Lost fanout                            ;
; state~2                                                               ; Lost fanout                            ;
; state~3                                                               ; Lost fanout                            ;
; state~4                                                               ; Lost fanout                            ;
; state~5                                                               ; Lost fanout                            ;
; state~6                                                               ; Lost fanout                            ;
; AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state~2        ; Lost fanout                            ;
; AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state~3        ; Lost fanout                            ;
; AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state~4        ; Lost fanout                            ;
; AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state~2    ; Lost fanout                            ;
; AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state~3    ; Lost fanout                            ;
; AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state~4    ; Lost fanout                            ;
; SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|state~2                     ; Lost fanout                            ;
; SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|state~3                     ; Lost fanout                            ;
; SILC:SILC_S1|SILCgetdataFSM:SILCGetData|state~2                       ; Lost fanout                            ;
; SILC:SILC_S1|SILCgetdataFSM:SILCGetData|state~3                       ; Lost fanout                            ;
; ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData|state~2                 ; Lost fanout                            ;
; ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData|state~3                 ; Lost fanout                            ;
; EM:EMSensor_S1|GetEMReadingFSM:GetEMReading|state~2                   ; Lost fanout                            ;
; EM:EMSensor_S1|GetEMReadingFSM:GetEMReading|state~3                   ; Lost fanout                            ;
; AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state~2       ; Lost fanout                            ;
; AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state~3       ; Lost fanout                            ;
; AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state~4       ; Lost fanout                            ;
; ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData|state~2                       ; Lost fanout                            ;
; ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData|state~3                       ; Lost fanout                            ;
; AMBA_read:APBRead|state~2                                             ; Lost fanout                            ;
; AMBA_read:APBRead|state~3                                             ; Lost fanout                            ;
; AMBA_write:APBWrite|state~2                                           ; Lost fanout                            ;
; AMBA_write:APBWrite|state~3                                           ; Lost fanout                            ;
; Total Number of Removed Registers = 47                                ;                                        ;
+-----------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 496   ;
; Number of registers using Synchronous Clear  ; 344   ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 428   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DataAcquisitionIP|resultforCPU[11]                                                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DataAcquisitionIP|cpucommandforparsing[29]                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataAcquisitionIP|CPUCommandsReg[19]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataAcquisitionIP|SensorReadingReg[28]                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope|slopecount[5]    ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |DataAcquisitionIP|AMBA_read:APBRead|readdata[28]                                                       ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |DataAcquisitionIP|AMBA_write:APBWrite|localreg[24]                                                     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope|clkcyclecount[6] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DataAcquisitionIP|ROSC:TDDBSensor_S1|counter:freqcounter|NumCycles[0]                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DataAcquisitionIP|ROSC:ROSC_S1|counter:freqcounter|NumCycles[4]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DataAcquisitionIP|SILC:SILC_S1|timeoutthreshold[11]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DataAcquisitionIP|ROSC:TDDBSensor_S1|numclkcycles[0]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DataAcquisitionIP|ROSC:ROSC_S1|numclkcycles[2]                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DataAcquisitionIP|ROSC:TDDBSensor_S1|counter:freqcounter|countervalue[15]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DataAcquisitionIP|ROSC:ROSC_S1|counter:freqcounter|countervalue[11]                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DataAcquisitionIP|sensormeasdata[13]                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DataAcquisitionIP|sensormeasdata[30]                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DataAcquisitionIP|sensormeasdata[27]                                                                   ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |DataAcquisitionIP|sensormeasdata[21]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DataAcquisitionIP|AMBA_write:APBWrite|RegisterData[17]                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DataAcquisitionIP|AMBA_read:APBRead|PRDATA[20]                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataAcquisitionIP|AnalogSensor:Voltage_S1|AnalogGetDataFSM:AnalogGetData|state                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataAcquisitionIP|AnalogSensor:Temperature_S1|AnalogGetDataFSM:AnalogGetData|state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataAcquisitionIP|ROSC:TDDBSensor_S1|ROSCgetdataFSM:ROSCGetData|state                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataAcquisitionIP|EM:EMSensor_S1|GetEMReadingFSM:GetEMReading|state                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataAcquisitionIP|AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData|state                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataAcquisitionIP|ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData|state                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "AMBA_read:APBRead" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; PADDR ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "AMBA_write:APBWrite" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; PADDR ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 496                         ;
;     ENA               ; 96                          ;
;     ENA SCLR          ; 326                         ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 18                          ;
;     SLD               ; 1                           ;
;     plain             ; 49                          ;
; arriav_lcell_comb     ; 531                         ;
;     arith             ; 84                          ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 444                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 91                          ;
;         5 data inputs ; 89                          ;
;         6 data inputs ; 168                         ;
; boundary_port         ; 194                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jun 27 16:59:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ltr_sensor_ip -c DataAcquisitionIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file rtl/SILC.sv
    Info (12023): Found entity 1: SILC File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 24
    Info (12023): Found entity 2: SILCgetdataFSM File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 98
    Info (12023): Found entity 3: GetSlopeFSM File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 246
    Info (12023): Found entity 4: SlopeCounter File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 374
Info (12021): Found 3 design units, including 3 entities, in source file rtl/ROSC.sv
    Info (12023): Found entity 1: ROSC File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 16
    Info (12023): Found entity 2: ROSCgetdataFSM File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 77
    Info (12023): Found entity 3: counter File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 190
Info (12021): Found 3 design units, including 3 entities, in source file rtl/EM.sv
    Info (12023): Found entity 1: EM File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv Line: 13
    Info (12023): Found entity 2: GetEMReadingFSM File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv Line: 54
    Info (12023): Found entity 3: AcquireEMData File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv Line: 162
Info (12021): Found 1 design units, including 1 entities, in source file rtl/DataAcquisitionIP.sv
    Info (12023): Found entity 1: DataAcquisitionIP File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 36
Info (12021): Found 3 design units, including 3 entities, in source file rtl/AnalogSensor.sv
    Info (12023): Found entity 1: AnalogSensor File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv Line: 13
    Info (12023): Found entity 2: AnalogGetDataFSM File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv Line: 54
    Info (12023): Found entity 3: AcquireAnalogData File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv Line: 165
Info (12021): Found 1 design units, including 1 entities, in source file rtl/AMBA_write.sv
    Info (12023): Found entity 1: AMBA_write File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_write.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/AMBA_read.sv
    Info (12023): Found entity 1: AMBA_read File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_read.sv Line: 10
Warning (10236): Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(127): created implicit net for "APBwriteready" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 127
Warning (10236): Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(127): created implicit net for "APBwriteerr" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 127
Warning (10236): Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(131): created implicit net for "APBreadready" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 131
Warning (10236): Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(131): created implicit net for "APBreaderr" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 131
Info (12127): Elaborating entity "DataAcquisitionIP" for the top level hierarchy
Warning (10030): Net "result[0]" at DataAcquisitionIP.sv(90) has no driver or initial value, using a default initial value '0' File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 90
Warning (10030): Net "errorcode[0]" at DataAcquisitionIP.sv(91) has no driver or initial value, using a default initial value '0' File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 91
Warning (10030): Net "sensorvalready[0]" at DataAcquisitionIP.sv(92) has no driver or initial value, using a default initial value '0' File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 92
Info (12128): Elaborating entity "AMBA_write" for hierarchy "AMBA_write:APBWrite" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 127
Warning (10230): Verilog HDL assignment warning at AMBA_write.sv(125): truncated value with size 32 to match size of target (5) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_write.sv Line: 125
Info (12128): Elaborating entity "AMBA_read" for hierarchy "AMBA_read:APBRead" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 131
Warning (10230): Verilog HDL assignment warning at AMBA_read.sv(119): truncated value with size 32 to match size of target (5) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_read.sv Line: 119
Info (12128): Elaborating entity "ROSC" for hierarchy "ROSC:ROSC_S1" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 134
Info (12128): Elaborating entity "ROSCgetdataFSM" for hierarchy "ROSC:ROSC_S1|ROSCgetdataFSM:ROSCGetData" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 52
Info (12128): Elaborating entity "counter" for hierarchy "ROSC:ROSC_S1|counter:freqcounter" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 55
Warning (10230): Verilog HDL assignment warning at ROSC.sv(205): truncated value with size 32 to match size of target (9) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 205
Warning (10230): Verilog HDL assignment warning at ROSC.sv(215): truncated value with size 32 to match size of target (16) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv Line: 215
Info (12128): Elaborating entity "AnalogSensor" for hierarchy "AnalogSensor:DCAnalog_S1" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 137
Info (12128): Elaborating entity "AnalogGetDataFSM" for hierarchy "AnalogSensor:DCAnalog_S1|AnalogGetDataFSM:AnalogGetData" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv Line: 31
Info (12128): Elaborating entity "AcquireAnalogData" for hierarchy "AnalogSensor:DCAnalog_S1|AcquireAnalogData:AnalogSampling" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv Line: 33
Info (12128): Elaborating entity "EM" for hierarchy "EM:EMSensor_S1" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 140
Info (12128): Elaborating entity "GetEMReadingFSM" for hierarchy "EM:EMSensor_S1|GetEMReadingFSM:GetEMReading" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv Line: 31
Info (12128): Elaborating entity "AcquireEMData" for hierarchy "EM:EMSensor_S1|AcquireEMData:EMSampling" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv Line: 33
Info (12128): Elaborating entity "SILC" for hierarchy "SILC:SILC_S1" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 146
Info (12128): Elaborating entity "SILCgetdataFSM" for hierarchy "SILC:SILC_S1|SILCgetdataFSM:SILCGetData" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 75
Info (12128): Elaborating entity "GetSlopeFSM" for hierarchy "SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 77
Info (12128): Elaborating entity "SlopeCounter" for hierarchy "SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 361
Warning (10230): Verilog HDL assignment warning at SILC.sv(413): truncated value with size 32 to match size of target (12) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 413
Warning (10230): Verilog HDL assignment warning at SILC.sv(429): truncated value with size 32 to match size of target (6) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 429
Warning (10230): Verilog HDL assignment warning at SILC.sv(434): truncated value with size 32 to match size of target (16) File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv Line: 434
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/output_files/DataAcquisitionIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 70 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SensorReadings[0][0]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][1]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][2]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][3]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][4]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][5]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][6]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][7]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][8]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][9]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][10]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][11]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[0][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][1]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][2]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][3]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][4]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][5]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][6]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][7]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][8]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][9]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][10]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][11]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[1][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[2][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[2][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[2][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[2][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][8]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][9]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][10]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][11]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[3][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][1]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][2]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][3]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][4]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][5]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][6]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][7]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][8]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][9]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][10]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][11]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[4][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[5][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[5][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[5][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[5][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[6][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[6][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[6][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[6][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[7][12]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[7][13]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[7][14]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
    Warning (15610): No output dependent on input pin "SensorReadings[7][15]" File: /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv Line: 39
Info (21057): Implemented 998 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 162 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 804 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 1010 megabytes
    Info: Processing ended: Fri Jun 27 16:59:39 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/output_files/DataAcquisitionIP.map.smsg.


