---
title: "æ•¸ä½é›»å­ä¹™ç´š"
description: ""
date: 2025-11-10
tags: ["cpp"]
---

æŠ€èƒ½æª¢å®šåƒè€ƒè³‡æ–™ï¼š<https://owinform.wdasec.gov.tw/>

***

## å­¸ç§‘

<details class="dt" open>
<summary>è³‡æº</summary>

- [å­¸ç§‘é¡Œåº«](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002A13.pdf?940)
- ~~[ä¹™ç´šå­¸ç§‘é¡Œåº«ç·šä¸Šæ¸¬é©—](https://onlinetest3-1.onlinetest.tw/bestcontent.asp?examid=t11700)~~ (æœ‰æœªä¿®å¾©çš„é¡Œç›®éŒ¯èª¤)
- [æ‰‹æ©Ÿ æŠ€èƒ½æª¢å®šé¡Œåº« APP](https://play.google.com/store/apps/details?id=com.SkillExamination&hl=zh_TW)

</details>

<details class="dt" close>
<summary>ç·šä¸Šæ¸¬é©—é¡Œåº« çš„é¡Œç›®éŒ¯èª¤</summary>

ä¸‹åˆ—æ˜¯ [ä¹™ç´šå­¸ç§‘é¡Œåº«ç·šä¸Šæ¸¬é©—](https://onlinetest3-1.onlinetest.tw/bestcontent.asp?examid=t11700) çš„å…¶ä¸­ä¸€å€‹é¡Œç›®éŒ¯èª¤<br>

![wrong](../../../src/assets/notes/digital_electronic/qustion_error.png)

(é€™é¡Œåº«å¦å¤–é‚„æœ‰ä¸€äº›åœ–ç‰‡ç„¡æ³•é¡¯ç¤ºçš„å•é¡Œ)

</details>

<hr>

## è¡“ç§‘ - æ¸¬è©¦é ˆçŸ¥

### ğŸ”¹ æ¸¬è©¦è³‡æ–™

<details class="dt" open>
<summary>è³‡æº</summary>

- [è¡“ç§‘ç°¡ç« ](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002B13.pdf?13)
- [è¡“ç§‘è³‡æ–™ (Library & ç‡’éŒ„æª”)](https://owinform.wdasec.gov.tw/owInform/DLowFile/117002B14.7z?13)
- [KiCad](https://www.kicad.org/)
- [Quartus](https://www.intel.com.tw/content/www/tw/zh/software-kit/711791/intel-quartus-ii-web-edition-design-software-version-13-0sp1-for-windows.html)

</details>

### ğŸ”¹ é¡Œç›®

<details class="dt" open>
<summary>æ¥è…³</summary>

<font color="#ff7000">æœªä½¿ç”¨çš„è¦å®šæ¥è…³ æ¯éš»æ‰£10åˆ†</font>

æ‰“å‹¾çš„æ˜¯ CPLD å¿…é ˆä½¿ç”¨çš„æ¥è…³<br>
æ²’æœ‰æ‰“å‹¾çš„å¯ç”¨å¯ä¸ç”¨

![qustion](../../../src/assets/notes/digital_electronic/q_pin.png)

</details>

<details class="dt" open>
<summary>é¡¯ç¤ºå…§å®¹</summary>

<font color="#ff7000">æœªä½¿ç”¨çš„è¦å®šæ¥è…³ æ¯éš»æ‰£10åˆ†</font>

![qustion](../../../src/assets/notes/digital_electronic/q_seg.png)

</details>

### ğŸ”¹ è¦ç¯„

<details class="dt" open>
<summary>KiCad åœ–æ¡†</summary>

<font color="#ff7000">æœªå®Œæˆæ¯é …æ‰£10åˆ†</font>

Title: `[è¡“ç§‘æ¸¬è©¦ç·¨è™Ÿ(8ç¢¼)]-[å´—ä½ç·¨è™Ÿ]`<br>
Date: `æ¸¬è©¦æ—¥æœŸ`

</details>

<details class="dt" open>
<summary>è³‡æ–™å¤¾</summary>

<font color="#ff7000">æœªå®Œæˆæ¯é …æ‰£10åˆ†</font>

è¦æ±‚åœ¨ `D:\` æ”¾ç½®å…©è³‡æ–™å¤¾

- `[å´—ä½ç·¨è™Ÿ]_CPLD` : Quartus å°ˆæ¡ˆ
- `[å´—ä½ç·¨è™Ÿ]_Layout` : KiCad å°ˆæ¡ˆ

```text
ä»¥ä¸‹æ˜¯å»ºè­°çš„ç›®éŒ„
(å‡è¨­å·¥ä½œå´—ä½ç‚º 01)

D:
â”œâ”€â”€ 01_CPLD
â”‚   â””â”€â”€ cpld      : Quartus å°ˆæ¡ˆ
â””â”€â”€ 01_Layout
    â”œâ”€â”€ layout    : KiCad å°ˆæ¡ˆ
    â”œâ”€â”€ sch_f.pdf : æ­£é¢ä½ˆç·šåœ–
    â””â”€â”€ sch_b.pdf : èƒŒé¢ä½ˆç·šåœ–
```

å°ˆæ¡ˆåç¨±ä¸èƒ½ä»¥ **æ•¸å­—** é–‹é ­<br>
æ‰€ä»¥å®Œæˆå¾Œå†å°‡æ•´å€‹å°ˆæ¡ˆè¤‡è£½é€²è³‡æ–™å¤¾

</details>

### ğŸ”¹ æµç¨‹ & æ™‚é–“åˆ†é…

<details class="dt" open>
<summary>å»ºè­°çš„æµç¨‹</summary>

**æ¸¬è©¦æ™‚é–“ç‚º 6 å°æ™‚**

ä»¥ä¸‹æ˜¯å»ºè­°çš„å¯¦ä½œæµç¨‹

|  | å…§å®¹ | æè¿° | å»ºè­°èŠ±è²»æ™‚é–“ |
|---|---|---|:-:|
| ä¸€ | æª¢æŸ¥ææ–™ |  | |
| äºŒ | KiCad | 1. åŸç†åœ–<br>2. ä½ˆç·šåœ–<br>3. åˆ—å° | < 1 hr |
| ä¸‰ | ç„Šæ¥ | 1. å­æ¿<br>2. æ¯æ¿ | < 2.5 hr |
| å›› | Quartus | 1. verilog<br>2. è…³ä½é…ç½®<br>3. ç‡’å…¥ | < 0.5 hr |
| äº” | è©•åˆ† | | |

</details>

### ğŸ”¹ å…¶ä»–è£œå…… & å»ºè­°

<details class="dt" close>
<summary>KiCad ç•¶æ©Ÿ</summary>

KiCad æ˜¯ä¸æ”¯æ´ **å¾®è»Ÿè¼¸å…¥æ³•** çš„<br>
å¦‚æœä½¿ç”¨ å¾®è»Ÿè¼¸å…¥æ³• é»äº†æŸå€‹è¼¸å…¥æ¡†<br>
æœ‰æ©Ÿç‡é€ æˆ KiCad ç•¶æ©Ÿ

ç•¶æ©Ÿæ™‚ `Ctrl + Shift + Esc` é–‹å•Ÿ **å·¥ä½œç®¡ç†å“¡**<br>
æ‰¾åˆ° KiCadï¼Œé»æ“Š çµæŸå·¥ä½œ è§£æ±º

**æ”¹ç”¨è¼¸å…¥æ³•å¯ä»¥å¾¹åº•è§£æ±ºé€™å€‹å•é¡Œ**

</details>

<details class="dt" close>
<summary>ä½ˆç·šå»ºè­°</summary>

#### é¿å…è·³ç·š

é›–ç„¶è€ƒå ´æä¾›å–®èŠ¯ç·šä»¥ä¾›è·³ç·š<br>
ä½†è·³ç·šæœƒå»¶é•·éå¸¸å¤šçš„ç„Šæ¥æ™‚é–“<br>
å»ºè­° **æ‰€æœ‰ä½ˆç·šçš†åœ¨èƒŒé¢å®Œæˆ**

#### é¿å…è½‰æŠ˜èˆ‡ç¹ç·š

ç‚ºäº†æ¸›çŸ­ç„Šæ¥æ™‚é–“<br>
å»ºè­° **åœ¨åŸç†åœ–ä¿®æ”¹æ¥è…³**ï¼Œ<br>
ä½¿ä½ˆç·šåœ–ç›¡é‡é¿å…è½‰æŠ˜èˆ‡ç¹ç·š

</details>

<details class="dt" close>
<summary>è©¦å ´æä¾›å…©å¼µç´™</summary>

è©¦å ´æä¾›äº†å…©å¼µç´™ç”¨æ–¼å°åˆ· KiCad è¼¸å‡ºçš„ PDF<br>
å»ºè­° **é›™é¢å°åˆ·**<br>
å°åˆ·éŒ¯èª¤é‚„èƒ½æœ‰ä¸€æ¬¡æ©Ÿæœƒ

</details>

<details class="dt" close>
<summary>é›£ç”¨çš„éŒ«</summary>

ææ–™åŒ…æä¾›çš„éŒ«å¯èƒ½éå¸¸é›£ç”¨<br>
å¦‚æœæœ‰é€™ç¨®ç‹€æ³<br>
å»ºè­°ç›´æ¥å»ä¾›æ‡‰ææ–™è™•ç´¢å–

</details>

***

## è¡“ç§‘ - è©¦é¡Œ

### ğŸ”¸ è©¦é¡Œä¸€ã€å››ä½æ•¸é¡¯ç¤º

<details class="dt" open>
<summary>Layout</summary>

```text
å¦‚æœä½ æ‰“ç®—ä½¿ç”¨ä»¥ä¸‹çš„é€£æ¥æ–¹å¼
å»ºè­°ç›´æ¥èƒŒï¼Œä¸ƒæ®µé¡¯ç¤ºå™¨æ¥è…³ (ç”±ä¸Šè€Œä¸‹)

b f a e d c
g dp
```

#### åƒè€ƒåœ–

è‹¥èˆ‡æŠ½åˆ°çš„é¡Œç›®æ¥è…³ä¸åŒ å‰‡ä¾ç…§é¡Œç›®é€²è¡Œä¸Šä¸‹ç§»

![schematic](../../../src/assets/notes/digital_electronic/schematic_q1.png)
![layout](../../../src/assets/notes/digital_electronic/layout_q1.png)

</details>

<details class="dt" open>
<summary>CPLD</summary>

å…±é™°æ¥µä¸ƒæ®µé¡¯ç¤º:<br>
å°æ–¼ `output reg[6:0] seg`<br>

- 1 = ON
- 0 = OFF

ä¾ç…§é¡Œç›®ä¿®æ”¹ ä¸ƒæ®µé¡¯ç¤ºå™¨ çš„é¡¯ç¤ºå…§å®¹

```verilog
module cpld(
    input clk,
    output reg[3:0] scan
    output reg[7:0] seg
);

reg[11:0] div;
always @(posedge clk) begin
    div <= div + 1'b1;
end

always @(posedge div[11]) begin
    case(scan)
        4'b0001: begin scan <= 4'b0010; seg <= 8'b11111111; end // 8
        4'b0010: begin scan <= 4'b0100; seg <= 8'b11111111; end // 8
        4'b0100: begin scan <= 4'b1000; seg <= 8'b11111111; end // 8
        default: begin scan <= 4'b0001; seg <= 8'b11111111; end // 8
    endcase
end

endmodule
```

</details>

### ğŸ”¸ è©¦é¡ŒäºŒã€éµç›¤è¼¸å…¥é¡¯ç¤º

<details class="dt" open>
<summary>Layout</summary>

```text
å¦‚æœä½ æ‰“ç®—ä½¿ç”¨ä»¥ä¸‹çš„é€£æ¥æ–¹å¼
å»ºè­°ç›´æ¥èƒŒï¼Œä¸ƒæ®µé¡¯ç¤ºå™¨æ¥è…³ (ç”±ä¸Šè€Œä¸‹)

b a f g e d c
```

#### åƒè€ƒåœ–

è‹¥èˆ‡æŠ½åˆ°çš„é¡Œç›®æ¥è…³ä¸åŒ å‰‡ä¾ç…§é¡Œç›®é€²è¡Œä¸Šä¸‹ç§»

![schematic](../../../src/assets/notes/digital_electronic/schematic_q2.png)
![layout](../../../src/assets/notes/digital_electronic/layout_q2.png)

</details>

<details class="dt" open>
<summary>CPLD</summary>

å…±é™½æ¥µä¸ƒæ®µé¡¯ç¤º:<br>
å°æ–¼ `output reg[6:0] seg`<br>

- 0 = ON
- 1 = OFF

ä¾ç…§é¡Œç›®ä¿®æ”¹ `ï¼Šéµ` èˆ‡ `ï¼ƒéµ` çš„é¡¯ç¤ºå…§å®¹

```verilog
module cpld(
    input clk,
    input [2:0] receive, 
    output reg[3:0] scan,
    output reg[6:0] seg
);

always @(posedge clk) begin
    case(scan)
        4'b1110: begin
                scan <= 4'b1101;
                if     (receive == 3'b110) seg <= 7'b1001111; // 1
                else if(receive == 3'b101) seg <= 7'b0010010; // 2
                else if(receive == 3'b011) seg <= 7'b0000110; // 3
        end
            
        4'b1101: begin
                scan <= 4'b1011;
                if     (receive == 3'b110) seg <= 7'b1001100; // 4
                else if(receive == 3'b101) seg <= 7'b0100100; // 5
                else if(receive == 3'b011) seg <= 7'b0100000; // 6
        end
            
        4'b1011: begin
                scan <= 4'b0111;
                if     (receive == 3'b110) seg <= 7'b0001101; // 7
                else if(receive == 3'b101) seg <= 7'b0000000; // 8
                else if(receive == 3'b011) seg <= 7'b0001100; // 9
        end
            
        default: begin
                scan <= 4'b1110;
                if     (receive == 3'b110) seg <= 7'b1111110; // -
                else if(receive == 3'b101) seg <= 7'b0000001; // 0
                else if(receive == 3'b011) seg <= 7'b1111110; // -
        end
    endcase
end

endmodule
```

</details>
