###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:40:00 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_tx_postRouteHoldOPT -outDir timingReports
###############################################################
Path 1: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[19] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[19] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[19] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[19] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[19] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[19] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[16] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[16] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[11] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[11] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.263
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[11] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[11] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.263 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[30] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[30] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.263
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[30] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[30] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.263 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[31] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[31] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.263
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[31] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[31] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.263 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[37] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[37] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.263
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[37] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[37] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.263 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[20] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[20] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[20] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.553 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[20] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[20] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[20] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[20] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[20] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[9] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[9] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[9] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[9] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.262 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[1] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[1] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[16] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.264 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[27] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[27] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.737
  Arrival Time                  1.000
  Slack Time                   -0.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.737 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.737 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.737 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.313 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.237 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[27] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.262 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[14] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[14] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.736
  Arrival Time                  1.000
  Slack Time                   -0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.736 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[14] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.736 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.313 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[14] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.262 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[22] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[22] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.736
  Arrival Time                  1.000
  Slack Time                   -0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.736 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[22] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.736 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.313 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[22] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.262 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[29] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[29] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.736
  Arrival Time                  1.000
  Slack Time                   -0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.736 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[29] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.736 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.313 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[29] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.262 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[12] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[12] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.736
  Arrival Time                  1.000
  Slack Time                   -0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.736 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[12] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.736 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.313 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[12] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.262 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[25] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[25] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.263
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.736
  Arrival Time                  1.000
  Slack Time                   -0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.736 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.736 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.313 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[25] | CLK ^        | DFFSR   | 0.176 | 0.006 |   1.263 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[8] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[8] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.736
  Arrival Time                  1.000
  Slack Time                   -0.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.736 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.736 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30           | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[8] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.261 |    0.526 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[11] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[11] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[11] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[11] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.261 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[27] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[27] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.046 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[27] | CLK ^        | DFFSR   | 0.178 | 0.005 |   1.261 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[8] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[8] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.238 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.521 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[8] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.261 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[0] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[0] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[13] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[13] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[13] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[13] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.261 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[0] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[0] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[5] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[5] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[1] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[1] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[23] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[23] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[23] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[23] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.261 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[3] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[3] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[3] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[25] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[25] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[25] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin \tx_crc/crcpkt1 /\crcin16_d_reg[8] /
CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin16_d_reg[8] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.264
+ Removal                       0.221
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt1 /\crcin16_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -0.308 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.027 | 
     | FECTS_clks_clk___L4_I31            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.288 |   0.996 |    0.262 | 
     | FECTS_clks_clk___L5_I162           | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.249 |   1.245 |    0.510 | 
     | \tx_crc/crcpkt1 /\crcin16_d_reg[8] | CLK ^        | DFFSR   | 0.171 | 0.019 |   1.264 |    0.529 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[17] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[17] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[17] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[17] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.260 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[28] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[28] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.312 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[28] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.260 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[16] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[4] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.262
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.735
  Arrival Time                  1.000
  Slack Time                   -0.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.735 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.735 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.735 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.045 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[4] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.262 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[7] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[7] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[7] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[7] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[36] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[36] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[36] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[36] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[13] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[13] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[13] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[13] | CLK ^        | DFFSR   | 0.178 | 0.004 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[3] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.239 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.522 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[3] | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[4] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[4] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.550 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.240 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.523 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[4] | CLK ^        | DFFSR   | 0.176 | 0.004 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[18] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[18] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.311 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.240 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.523 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[18] | CLK ^        | DFFSR   | 0.176 | 0.004 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[7] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[7] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[7] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.044 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.240 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.257 |    0.523 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[7] | CLK ^        | DFFSR   | 0.176 | 0.004 |   1.260 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[12] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[12] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.259
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[12] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.240 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.257 |    0.523 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[12] | CLK ^        | DFFSR   | 0.178 | 0.003 |   1.259 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[13] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[13] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.257
+ Removal                       0.226
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[13] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.241 | 
     | FECTS_clks_clk___L5_I29             | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.272 |   1.246 |    0.513 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[13] | CLK ^        | DFFSR   | 0.183 | 0.011 |   1.257 |    0.524 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin axi_master/\pfifo_datain_2_d_reg[41] /
CLK 
Endpoint:   axi_master/\pfifo_datain_2_d_reg[41] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.257
+ Removal                       0.226
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | axi_master/\pfifo_datain_2_d_reg[41] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.241 | 
     | FECTS_clks_clk___L5_I29              | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.272 |   1.246 |    0.513 | 
     | axi_master/\pfifo_datain_2_d_reg[41] | CLK ^        | DFFSR   | 0.183 | 0.011 |   1.257 |    0.524 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[35] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[35] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.257
+ Removal                       0.226
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[35] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.241 | 
     | FECTS_clks_clk___L5_I29            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.272 |   1.246 |    0.513 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[35] | CLK ^        | DFFSR   | 0.183 | 0.011 |   1.257 |    0.524 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin axi_master/\pfifo_datain_2_d_reg[53] /
CLK 
Endpoint:   axi_master/\pfifo_datain_2_d_reg[53] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.257
+ Removal                       0.226
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | axi_master/\pfifo_datain_2_d_reg[53] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.241 | 
     | FECTS_clks_clk___L5_I29              | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.272 |   1.246 |    0.513 | 
     | axi_master/\pfifo_datain_2_d_reg[53] | CLK ^        | DFFSR   | 0.183 | 0.011 |   1.257 |    0.524 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin axi_master/\pfifo_datain_2_d_reg[57] /
CLK 
Endpoint:   axi_master/\pfifo_datain_2_d_reg[57] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.257
+ Removal                       0.226
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | axi_master/\pfifo_datain_2_d_reg[57] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.241 | 
     | FECTS_clks_clk___L5_I29              | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.272 |   1.246 |    0.513 | 
     | axi_master/\pfifo_datain_2_d_reg[57] | CLK ^        | DFFSR   | 0.183 | 0.011 |   1.257 |    0.524 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin axi_master/\pfifo_datain_2_d_reg[52] /
CLK 
Endpoint:   axi_master/\pfifo_datain_2_d_reg[52] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.257
+ Removal                       0.226
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.733
  Arrival Time                  1.000
  Slack Time                   -0.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.733 | 
     | axi_master/\pfifo_datain_2_d_reg[52] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.733 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.733 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -0.549 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -0.310 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.690 |   -0.043 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.974 |    0.241 | 
     | FECTS_clks_clk___L5_I29              | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.272 |   1.246 |    0.513 | 
     | axi_master/\pfifo_datain_2_d_reg[52] | CLK ^        | DFFSR   | 0.182 | 0.011 |   1.257 |    0.524 | 
     +----------------------------------------------------------------------------------------------------+ 

