```
module top_module(
    input clk,
    input reset,
    input ena,
    output reg pm,
    output reg [7:0] hh,
    output reg [7:0] mm,
    output reg [7:0] ss
); 

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            hh <= 8'b00000000; // 12:00 AM
            mm <= 8'b00000000; // 00
            ss <= 8'b00000000; // 00
            pm <= 1'b0;        // AM
        end else if (ena) begin
            if (ss == 59) begin
                ss <= 0;
                if (mm == 59) begin
                    mm <= 0;
                    if (hh == 8'b00001000) begin // 12 in BCD
                        hh <= 8'b00000001; // 01
                        pm <= ~pm;        // toggle PM/AM
                    end else begin
                        hh <= hh + 1;
                    end
                end else begin
                    mm <= mm + 1;
                end
            end else begin
                ss <= ss + 1;
            end
        end
    end

endmodule
```