/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~((celloutsig_0_6z[3] | celloutsig_0_6z[4]) & (celloutsig_0_5z | celloutsig_0_6z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_12z[3] | celloutsig_0_10z) & (celloutsig_0_6z[4] | celloutsig_0_9z));
  assign celloutsig_1_18z = celloutsig_1_5z[12] | ~(celloutsig_1_16z);
  assign celloutsig_0_7z = { celloutsig_0_2z[6:1], celloutsig_0_5z } + { celloutsig_0_6z[4:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_2z[5:1] + { celloutsig_0_7z[1:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[85:83] + { in_data[13:12], celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_2z[17:6] + { celloutsig_1_2z[15:10], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_5z[16:12] + celloutsig_1_2z[19:15];
  assign celloutsig_1_6z = celloutsig_1_3z[11:1] / { 1'h1, celloutsig_1_2z[17:13], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2:1], celloutsig_1_0z } == celloutsig_1_6z[4:2];
  assign celloutsig_1_16z = { celloutsig_1_6z[7:0], celloutsig_1_14z, celloutsig_1_4z } <= { celloutsig_1_3z[5:2], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_9z = celloutsig_1_8z[2:0] && { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_12z[2], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z } % { 1'h1, in_data[68:57], celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_2z[18:11], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, in_data[190:181], celloutsig_1_3z };
  assign celloutsig_0_18z = celloutsig_0_8z * { celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_17z = - in_data[176:173];
  assign celloutsig_0_2z = - { in_data[19:8], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_1z[2] & celloutsig_0_2z[7];
  assign celloutsig_1_0z = in_data[164] & in_data[172];
  assign celloutsig_0_0z = | in_data[29:22];
  assign celloutsig_1_13z = | in_data[104:98];
  assign celloutsig_1_4z = | celloutsig_1_2z[19:8];
  assign celloutsig_1_14z = ^ { celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_3z = ^ in_data[3:1];
  assign celloutsig_0_12z = celloutsig_0_6z[4:1] >>> { celloutsig_0_11z[4:2], celloutsig_0_5z };
  assign celloutsig_1_10z = celloutsig_1_8z >>> celloutsig_1_2z[20:16];
  assign celloutsig_1_2z = in_data[152:131] - { in_data[161:146], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[12:10], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_5z } ~^ { celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_7z[5:2], celloutsig_0_9z, celloutsig_0_9z } ^ { in_data[76:73], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[122:118] ^ in_data[112:108];
  assign celloutsig_1_19z = ~((celloutsig_1_10z[1] & celloutsig_1_0z) | celloutsig_1_17z[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[0] & celloutsig_0_1z[1]) | celloutsig_0_1z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_4z & in_data[39]) | celloutsig_0_1z[0]);
  assign celloutsig_0_16z = ~((celloutsig_0_2z[5] & celloutsig_0_15z) | celloutsig_0_11z[4]);
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_6z = celloutsig_0_2z[5:1];
  assign { out_data[128], out_data[96], out_data[45:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
