
MC_hack_greenhouse_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000526c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800532c  0800532c  0001532c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053d8  080053d8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080053d8  080053d8  000153d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053e0  080053e0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053e0  080053e0  000153e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053e4  080053e4  000153e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080053e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  2000000c  080053f4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  080053f4  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cb6b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ea4  00000000  00000000  0002cb9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002ea48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a18  00000000  00000000  0002f528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014ec5  00000000  00000000  0002ff40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d792  00000000  00000000  00044e05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083e92  00000000  00000000  00052597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6429  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002910  00000000  00000000  000d647c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005314 	.word	0x08005314

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005314 	.word	0x08005314

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 f9ef 	bl	800060c <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 f97b 	bl	8000534 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 f9e1 	bl	800060c <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 f9d7 	bl	800060c <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 f987 	bl	8000580 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 f97d 	bl	8000580 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_uldivmod>:
 8000294:	2b00      	cmp	r3, #0
 8000296:	d111      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 8000298:	2a00      	cmp	r2, #0
 800029a:	d10f      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 800029c:	2900      	cmp	r1, #0
 800029e:	d100      	bne.n	80002a2 <__aeabi_uldivmod+0xe>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d002      	beq.n	80002aa <__aeabi_uldivmod+0x16>
 80002a4:	2100      	movs	r1, #0
 80002a6:	43c9      	mvns	r1, r1
 80002a8:	0008      	movs	r0, r1
 80002aa:	b407      	push	{r0, r1, r2}
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <__aeabi_uldivmod+0x24>)
 80002ae:	a102      	add	r1, pc, #8	; (adr r1, 80002b8 <__aeabi_uldivmod+0x24>)
 80002b0:	1840      	adds	r0, r0, r1
 80002b2:	9002      	str	r0, [sp, #8]
 80002b4:	bd03      	pop	{r0, r1, pc}
 80002b6:	46c0      	nop			; (mov r8, r8)
 80002b8:	ffffff65 	.word	0xffffff65
 80002bc:	b403      	push	{r0, r1}
 80002be:	4668      	mov	r0, sp
 80002c0:	b501      	push	{r0, lr}
 80002c2:	9802      	ldr	r0, [sp, #8]
 80002c4:	f000 f86a 	bl	800039c <__udivmoddi4>
 80002c8:	9b01      	ldr	r3, [sp, #4]
 80002ca:	469e      	mov	lr, r3
 80002cc:	b002      	add	sp, #8
 80002ce:	bc0c      	pop	{r2, r3}
 80002d0:	4770      	bx	lr
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_lmul>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	46ce      	mov	lr, r9
 80002d8:	4647      	mov	r7, r8
 80002da:	b580      	push	{r7, lr}
 80002dc:	0007      	movs	r7, r0
 80002de:	4699      	mov	r9, r3
 80002e0:	0c3b      	lsrs	r3, r7, #16
 80002e2:	469c      	mov	ip, r3
 80002e4:	0413      	lsls	r3, r2, #16
 80002e6:	0c1b      	lsrs	r3, r3, #16
 80002e8:	001d      	movs	r5, r3
 80002ea:	000e      	movs	r6, r1
 80002ec:	4661      	mov	r1, ip
 80002ee:	0400      	lsls	r0, r0, #16
 80002f0:	0c14      	lsrs	r4, r2, #16
 80002f2:	0c00      	lsrs	r0, r0, #16
 80002f4:	4345      	muls	r5, r0
 80002f6:	434b      	muls	r3, r1
 80002f8:	4360      	muls	r0, r4
 80002fa:	4361      	muls	r1, r4
 80002fc:	18c0      	adds	r0, r0, r3
 80002fe:	0c2c      	lsrs	r4, r5, #16
 8000300:	1820      	adds	r0, r4, r0
 8000302:	468c      	mov	ip, r1
 8000304:	4283      	cmp	r3, r0
 8000306:	d903      	bls.n	8000310 <__aeabi_lmul+0x3c>
 8000308:	2380      	movs	r3, #128	; 0x80
 800030a:	025b      	lsls	r3, r3, #9
 800030c:	4698      	mov	r8, r3
 800030e:	44c4      	add	ip, r8
 8000310:	4649      	mov	r1, r9
 8000312:	4379      	muls	r1, r7
 8000314:	4372      	muls	r2, r6
 8000316:	0c03      	lsrs	r3, r0, #16
 8000318:	4463      	add	r3, ip
 800031a:	042d      	lsls	r5, r5, #16
 800031c:	0c2d      	lsrs	r5, r5, #16
 800031e:	18c9      	adds	r1, r1, r3
 8000320:	0400      	lsls	r0, r0, #16
 8000322:	1940      	adds	r0, r0, r5
 8000324:	1889      	adds	r1, r1, r2
 8000326:	bcc0      	pop	{r6, r7}
 8000328:	46b9      	mov	r9, r7
 800032a:	46b0      	mov	r8, r6
 800032c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800032e:	46c0      	nop			; (mov r8, r8)

08000330 <__aeabi_f2uiz>:
 8000330:	219e      	movs	r1, #158	; 0x9e
 8000332:	b510      	push	{r4, lr}
 8000334:	05c9      	lsls	r1, r1, #23
 8000336:	1c04      	adds	r4, r0, #0
 8000338:	f7ff ffa2 	bl	8000280 <__aeabi_fcmpge>
 800033c:	2800      	cmp	r0, #0
 800033e:	d103      	bne.n	8000348 <__aeabi_f2uiz+0x18>
 8000340:	1c20      	adds	r0, r4, #0
 8000342:	f000 fb55 	bl	80009f0 <__aeabi_f2iz>
 8000346:	bd10      	pop	{r4, pc}
 8000348:	219e      	movs	r1, #158	; 0x9e
 800034a:	1c20      	adds	r0, r4, #0
 800034c:	05c9      	lsls	r1, r1, #23
 800034e:	f000 f9a1 	bl	8000694 <__aeabi_fsub>
 8000352:	f000 fb4d 	bl	80009f0 <__aeabi_f2iz>
 8000356:	2380      	movs	r3, #128	; 0x80
 8000358:	061b      	lsls	r3, r3, #24
 800035a:	469c      	mov	ip, r3
 800035c:	4460      	add	r0, ip
 800035e:	e7f2      	b.n	8000346 <__aeabi_f2uiz+0x16>

08000360 <__aeabi_d2uiz>:
 8000360:	b570      	push	{r4, r5, r6, lr}
 8000362:	2200      	movs	r2, #0
 8000364:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <__aeabi_d2uiz+0x38>)
 8000366:	0004      	movs	r4, r0
 8000368:	000d      	movs	r5, r1
 800036a:	f001 fabf 	bl	80018ec <__aeabi_dcmpge>
 800036e:	2800      	cmp	r0, #0
 8000370:	d104      	bne.n	800037c <__aeabi_d2uiz+0x1c>
 8000372:	0020      	movs	r0, r4
 8000374:	0029      	movs	r1, r5
 8000376:	f001 f959 	bl	800162c <__aeabi_d2iz>
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <__aeabi_d2uiz+0x38>)
 800037e:	2200      	movs	r2, #0
 8000380:	0020      	movs	r0, r4
 8000382:	0029      	movs	r1, r5
 8000384:	f000 fdc0 	bl	8000f08 <__aeabi_dsub>
 8000388:	f001 f950 	bl	800162c <__aeabi_d2iz>
 800038c:	2380      	movs	r3, #128	; 0x80
 800038e:	061b      	lsls	r3, r3, #24
 8000390:	469c      	mov	ip, r3
 8000392:	4460      	add	r0, ip
 8000394:	e7f1      	b.n	800037a <__aeabi_d2uiz+0x1a>
 8000396:	46c0      	nop			; (mov r8, r8)
 8000398:	41e00000 	.word	0x41e00000

0800039c <__udivmoddi4>:
 800039c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800039e:	4657      	mov	r7, sl
 80003a0:	464e      	mov	r6, r9
 80003a2:	4645      	mov	r5, r8
 80003a4:	46de      	mov	lr, fp
 80003a6:	b5e0      	push	{r5, r6, r7, lr}
 80003a8:	0004      	movs	r4, r0
 80003aa:	000d      	movs	r5, r1
 80003ac:	4692      	mov	sl, r2
 80003ae:	4699      	mov	r9, r3
 80003b0:	b083      	sub	sp, #12
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d830      	bhi.n	8000418 <__udivmoddi4+0x7c>
 80003b6:	d02d      	beq.n	8000414 <__udivmoddi4+0x78>
 80003b8:	4649      	mov	r1, r9
 80003ba:	4650      	mov	r0, sl
 80003bc:	f001 fabe 	bl	800193c <__clzdi2>
 80003c0:	0029      	movs	r1, r5
 80003c2:	0006      	movs	r6, r0
 80003c4:	0020      	movs	r0, r4
 80003c6:	f001 fab9 	bl	800193c <__clzdi2>
 80003ca:	1a33      	subs	r3, r6, r0
 80003cc:	4698      	mov	r8, r3
 80003ce:	3b20      	subs	r3, #32
 80003d0:	469b      	mov	fp, r3
 80003d2:	d433      	bmi.n	800043c <__udivmoddi4+0xa0>
 80003d4:	465a      	mov	r2, fp
 80003d6:	4653      	mov	r3, sl
 80003d8:	4093      	lsls	r3, r2
 80003da:	4642      	mov	r2, r8
 80003dc:	001f      	movs	r7, r3
 80003de:	4653      	mov	r3, sl
 80003e0:	4093      	lsls	r3, r2
 80003e2:	001e      	movs	r6, r3
 80003e4:	42af      	cmp	r7, r5
 80003e6:	d83a      	bhi.n	800045e <__udivmoddi4+0xc2>
 80003e8:	42af      	cmp	r7, r5
 80003ea:	d100      	bne.n	80003ee <__udivmoddi4+0x52>
 80003ec:	e078      	b.n	80004e0 <__udivmoddi4+0x144>
 80003ee:	465b      	mov	r3, fp
 80003f0:	1ba4      	subs	r4, r4, r6
 80003f2:	41bd      	sbcs	r5, r7
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	da00      	bge.n	80003fa <__udivmoddi4+0x5e>
 80003f8:	e075      	b.n	80004e6 <__udivmoddi4+0x14a>
 80003fa:	2200      	movs	r2, #0
 80003fc:	2300      	movs	r3, #0
 80003fe:	9200      	str	r2, [sp, #0]
 8000400:	9301      	str	r3, [sp, #4]
 8000402:	2301      	movs	r3, #1
 8000404:	465a      	mov	r2, fp
 8000406:	4093      	lsls	r3, r2
 8000408:	9301      	str	r3, [sp, #4]
 800040a:	2301      	movs	r3, #1
 800040c:	4642      	mov	r2, r8
 800040e:	4093      	lsls	r3, r2
 8000410:	9300      	str	r3, [sp, #0]
 8000412:	e028      	b.n	8000466 <__udivmoddi4+0xca>
 8000414:	4282      	cmp	r2, r0
 8000416:	d9cf      	bls.n	80003b8 <__udivmoddi4+0x1c>
 8000418:	2200      	movs	r2, #0
 800041a:	2300      	movs	r3, #0
 800041c:	9200      	str	r2, [sp, #0]
 800041e:	9301      	str	r3, [sp, #4]
 8000420:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <__udivmoddi4+0x8e>
 8000426:	601c      	str	r4, [r3, #0]
 8000428:	605d      	str	r5, [r3, #4]
 800042a:	9800      	ldr	r0, [sp, #0]
 800042c:	9901      	ldr	r1, [sp, #4]
 800042e:	b003      	add	sp, #12
 8000430:	bcf0      	pop	{r4, r5, r6, r7}
 8000432:	46bb      	mov	fp, r7
 8000434:	46b2      	mov	sl, r6
 8000436:	46a9      	mov	r9, r5
 8000438:	46a0      	mov	r8, r4
 800043a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800043c:	4642      	mov	r2, r8
 800043e:	2320      	movs	r3, #32
 8000440:	1a9b      	subs	r3, r3, r2
 8000442:	4652      	mov	r2, sl
 8000444:	40da      	lsrs	r2, r3
 8000446:	4641      	mov	r1, r8
 8000448:	0013      	movs	r3, r2
 800044a:	464a      	mov	r2, r9
 800044c:	408a      	lsls	r2, r1
 800044e:	0017      	movs	r7, r2
 8000450:	4642      	mov	r2, r8
 8000452:	431f      	orrs	r7, r3
 8000454:	4653      	mov	r3, sl
 8000456:	4093      	lsls	r3, r2
 8000458:	001e      	movs	r6, r3
 800045a:	42af      	cmp	r7, r5
 800045c:	d9c4      	bls.n	80003e8 <__udivmoddi4+0x4c>
 800045e:	2200      	movs	r2, #0
 8000460:	2300      	movs	r3, #0
 8000462:	9200      	str	r2, [sp, #0]
 8000464:	9301      	str	r3, [sp, #4]
 8000466:	4643      	mov	r3, r8
 8000468:	2b00      	cmp	r3, #0
 800046a:	d0d9      	beq.n	8000420 <__udivmoddi4+0x84>
 800046c:	07fb      	lsls	r3, r7, #31
 800046e:	0872      	lsrs	r2, r6, #1
 8000470:	431a      	orrs	r2, r3
 8000472:	4646      	mov	r6, r8
 8000474:	087b      	lsrs	r3, r7, #1
 8000476:	e00e      	b.n	8000496 <__udivmoddi4+0xfa>
 8000478:	42ab      	cmp	r3, r5
 800047a:	d101      	bne.n	8000480 <__udivmoddi4+0xe4>
 800047c:	42a2      	cmp	r2, r4
 800047e:	d80c      	bhi.n	800049a <__udivmoddi4+0xfe>
 8000480:	1aa4      	subs	r4, r4, r2
 8000482:	419d      	sbcs	r5, r3
 8000484:	2001      	movs	r0, #1
 8000486:	1924      	adds	r4, r4, r4
 8000488:	416d      	adcs	r5, r5
 800048a:	2100      	movs	r1, #0
 800048c:	3e01      	subs	r6, #1
 800048e:	1824      	adds	r4, r4, r0
 8000490:	414d      	adcs	r5, r1
 8000492:	2e00      	cmp	r6, #0
 8000494:	d006      	beq.n	80004a4 <__udivmoddi4+0x108>
 8000496:	42ab      	cmp	r3, r5
 8000498:	d9ee      	bls.n	8000478 <__udivmoddi4+0xdc>
 800049a:	3e01      	subs	r6, #1
 800049c:	1924      	adds	r4, r4, r4
 800049e:	416d      	adcs	r5, r5
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d1f8      	bne.n	8000496 <__udivmoddi4+0xfa>
 80004a4:	9800      	ldr	r0, [sp, #0]
 80004a6:	9901      	ldr	r1, [sp, #4]
 80004a8:	465b      	mov	r3, fp
 80004aa:	1900      	adds	r0, r0, r4
 80004ac:	4169      	adcs	r1, r5
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	db24      	blt.n	80004fc <__udivmoddi4+0x160>
 80004b2:	002b      	movs	r3, r5
 80004b4:	465a      	mov	r2, fp
 80004b6:	4644      	mov	r4, r8
 80004b8:	40d3      	lsrs	r3, r2
 80004ba:	002a      	movs	r2, r5
 80004bc:	40e2      	lsrs	r2, r4
 80004be:	001c      	movs	r4, r3
 80004c0:	465b      	mov	r3, fp
 80004c2:	0015      	movs	r5, r2
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	db2a      	blt.n	800051e <__udivmoddi4+0x182>
 80004c8:	0026      	movs	r6, r4
 80004ca:	409e      	lsls	r6, r3
 80004cc:	0033      	movs	r3, r6
 80004ce:	0026      	movs	r6, r4
 80004d0:	4647      	mov	r7, r8
 80004d2:	40be      	lsls	r6, r7
 80004d4:	0032      	movs	r2, r6
 80004d6:	1a80      	subs	r0, r0, r2
 80004d8:	4199      	sbcs	r1, r3
 80004da:	9000      	str	r0, [sp, #0]
 80004dc:	9101      	str	r1, [sp, #4]
 80004de:	e79f      	b.n	8000420 <__udivmoddi4+0x84>
 80004e0:	42a3      	cmp	r3, r4
 80004e2:	d8bc      	bhi.n	800045e <__udivmoddi4+0xc2>
 80004e4:	e783      	b.n	80003ee <__udivmoddi4+0x52>
 80004e6:	4642      	mov	r2, r8
 80004e8:	2320      	movs	r3, #32
 80004ea:	2100      	movs	r1, #0
 80004ec:	1a9b      	subs	r3, r3, r2
 80004ee:	2200      	movs	r2, #0
 80004f0:	9100      	str	r1, [sp, #0]
 80004f2:	9201      	str	r2, [sp, #4]
 80004f4:	2201      	movs	r2, #1
 80004f6:	40da      	lsrs	r2, r3
 80004f8:	9201      	str	r2, [sp, #4]
 80004fa:	e786      	b.n	800040a <__udivmoddi4+0x6e>
 80004fc:	4642      	mov	r2, r8
 80004fe:	2320      	movs	r3, #32
 8000500:	1a9b      	subs	r3, r3, r2
 8000502:	002a      	movs	r2, r5
 8000504:	4646      	mov	r6, r8
 8000506:	409a      	lsls	r2, r3
 8000508:	0023      	movs	r3, r4
 800050a:	40f3      	lsrs	r3, r6
 800050c:	4644      	mov	r4, r8
 800050e:	4313      	orrs	r3, r2
 8000510:	002a      	movs	r2, r5
 8000512:	40e2      	lsrs	r2, r4
 8000514:	001c      	movs	r4, r3
 8000516:	465b      	mov	r3, fp
 8000518:	0015      	movs	r5, r2
 800051a:	2b00      	cmp	r3, #0
 800051c:	dad4      	bge.n	80004c8 <__udivmoddi4+0x12c>
 800051e:	4642      	mov	r2, r8
 8000520:	002f      	movs	r7, r5
 8000522:	2320      	movs	r3, #32
 8000524:	0026      	movs	r6, r4
 8000526:	4097      	lsls	r7, r2
 8000528:	1a9b      	subs	r3, r3, r2
 800052a:	40de      	lsrs	r6, r3
 800052c:	003b      	movs	r3, r7
 800052e:	4333      	orrs	r3, r6
 8000530:	e7cd      	b.n	80004ce <__udivmoddi4+0x132>
 8000532:	46c0      	nop			; (mov r8, r8)

08000534 <__eqsf2>:
 8000534:	b570      	push	{r4, r5, r6, lr}
 8000536:	0042      	lsls	r2, r0, #1
 8000538:	0245      	lsls	r5, r0, #9
 800053a:	024e      	lsls	r6, r1, #9
 800053c:	004c      	lsls	r4, r1, #1
 800053e:	0fc3      	lsrs	r3, r0, #31
 8000540:	0a6d      	lsrs	r5, r5, #9
 8000542:	2001      	movs	r0, #1
 8000544:	0e12      	lsrs	r2, r2, #24
 8000546:	0a76      	lsrs	r6, r6, #9
 8000548:	0e24      	lsrs	r4, r4, #24
 800054a:	0fc9      	lsrs	r1, r1, #31
 800054c:	2aff      	cmp	r2, #255	; 0xff
 800054e:	d006      	beq.n	800055e <__eqsf2+0x2a>
 8000550:	2cff      	cmp	r4, #255	; 0xff
 8000552:	d003      	beq.n	800055c <__eqsf2+0x28>
 8000554:	42a2      	cmp	r2, r4
 8000556:	d101      	bne.n	800055c <__eqsf2+0x28>
 8000558:	42b5      	cmp	r5, r6
 800055a:	d006      	beq.n	800056a <__eqsf2+0x36>
 800055c:	bd70      	pop	{r4, r5, r6, pc}
 800055e:	2d00      	cmp	r5, #0
 8000560:	d1fc      	bne.n	800055c <__eqsf2+0x28>
 8000562:	2cff      	cmp	r4, #255	; 0xff
 8000564:	d1fa      	bne.n	800055c <__eqsf2+0x28>
 8000566:	2e00      	cmp	r6, #0
 8000568:	d1f8      	bne.n	800055c <__eqsf2+0x28>
 800056a:	428b      	cmp	r3, r1
 800056c:	d006      	beq.n	800057c <__eqsf2+0x48>
 800056e:	2001      	movs	r0, #1
 8000570:	2a00      	cmp	r2, #0
 8000572:	d1f3      	bne.n	800055c <__eqsf2+0x28>
 8000574:	0028      	movs	r0, r5
 8000576:	1e43      	subs	r3, r0, #1
 8000578:	4198      	sbcs	r0, r3
 800057a:	e7ef      	b.n	800055c <__eqsf2+0x28>
 800057c:	2000      	movs	r0, #0
 800057e:	e7ed      	b.n	800055c <__eqsf2+0x28>

08000580 <__gesf2>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0042      	lsls	r2, r0, #1
 8000584:	0245      	lsls	r5, r0, #9
 8000586:	024e      	lsls	r6, r1, #9
 8000588:	004c      	lsls	r4, r1, #1
 800058a:	0fc3      	lsrs	r3, r0, #31
 800058c:	0a6d      	lsrs	r5, r5, #9
 800058e:	0e12      	lsrs	r2, r2, #24
 8000590:	0a76      	lsrs	r6, r6, #9
 8000592:	0e24      	lsrs	r4, r4, #24
 8000594:	0fc8      	lsrs	r0, r1, #31
 8000596:	2aff      	cmp	r2, #255	; 0xff
 8000598:	d01b      	beq.n	80005d2 <__gesf2+0x52>
 800059a:	2cff      	cmp	r4, #255	; 0xff
 800059c:	d00e      	beq.n	80005bc <__gesf2+0x3c>
 800059e:	2a00      	cmp	r2, #0
 80005a0:	d11b      	bne.n	80005da <__gesf2+0x5a>
 80005a2:	2c00      	cmp	r4, #0
 80005a4:	d101      	bne.n	80005aa <__gesf2+0x2a>
 80005a6:	2e00      	cmp	r6, #0
 80005a8:	d01c      	beq.n	80005e4 <__gesf2+0x64>
 80005aa:	2d00      	cmp	r5, #0
 80005ac:	d00c      	beq.n	80005c8 <__gesf2+0x48>
 80005ae:	4283      	cmp	r3, r0
 80005b0:	d01c      	beq.n	80005ec <__gesf2+0x6c>
 80005b2:	2102      	movs	r1, #2
 80005b4:	1e58      	subs	r0, r3, #1
 80005b6:	4008      	ands	r0, r1
 80005b8:	3801      	subs	r0, #1
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2e00      	cmp	r6, #0
 80005be:	d122      	bne.n	8000606 <__gesf2+0x86>
 80005c0:	2a00      	cmp	r2, #0
 80005c2:	d1f4      	bne.n	80005ae <__gesf2+0x2e>
 80005c4:	2d00      	cmp	r5, #0
 80005c6:	d1f2      	bne.n	80005ae <__gesf2+0x2e>
 80005c8:	2800      	cmp	r0, #0
 80005ca:	d1f6      	bne.n	80005ba <__gesf2+0x3a>
 80005cc:	2001      	movs	r0, #1
 80005ce:	4240      	negs	r0, r0
 80005d0:	e7f3      	b.n	80005ba <__gesf2+0x3a>
 80005d2:	2d00      	cmp	r5, #0
 80005d4:	d117      	bne.n	8000606 <__gesf2+0x86>
 80005d6:	2cff      	cmp	r4, #255	; 0xff
 80005d8:	d0f0      	beq.n	80005bc <__gesf2+0x3c>
 80005da:	2c00      	cmp	r4, #0
 80005dc:	d1e7      	bne.n	80005ae <__gesf2+0x2e>
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d1e5      	bne.n	80005ae <__gesf2+0x2e>
 80005e2:	e7e6      	b.n	80005b2 <__gesf2+0x32>
 80005e4:	2000      	movs	r0, #0
 80005e6:	2d00      	cmp	r5, #0
 80005e8:	d0e7      	beq.n	80005ba <__gesf2+0x3a>
 80005ea:	e7e2      	b.n	80005b2 <__gesf2+0x32>
 80005ec:	42a2      	cmp	r2, r4
 80005ee:	dc05      	bgt.n	80005fc <__gesf2+0x7c>
 80005f0:	dbea      	blt.n	80005c8 <__gesf2+0x48>
 80005f2:	42b5      	cmp	r5, r6
 80005f4:	d802      	bhi.n	80005fc <__gesf2+0x7c>
 80005f6:	d3e7      	bcc.n	80005c8 <__gesf2+0x48>
 80005f8:	2000      	movs	r0, #0
 80005fa:	e7de      	b.n	80005ba <__gesf2+0x3a>
 80005fc:	4243      	negs	r3, r0
 80005fe:	4158      	adcs	r0, r3
 8000600:	0040      	lsls	r0, r0, #1
 8000602:	3801      	subs	r0, #1
 8000604:	e7d9      	b.n	80005ba <__gesf2+0x3a>
 8000606:	2002      	movs	r0, #2
 8000608:	4240      	negs	r0, r0
 800060a:	e7d6      	b.n	80005ba <__gesf2+0x3a>

0800060c <__lesf2>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0042      	lsls	r2, r0, #1
 8000610:	0245      	lsls	r5, r0, #9
 8000612:	024e      	lsls	r6, r1, #9
 8000614:	004c      	lsls	r4, r1, #1
 8000616:	0fc3      	lsrs	r3, r0, #31
 8000618:	0a6d      	lsrs	r5, r5, #9
 800061a:	0e12      	lsrs	r2, r2, #24
 800061c:	0a76      	lsrs	r6, r6, #9
 800061e:	0e24      	lsrs	r4, r4, #24
 8000620:	0fc8      	lsrs	r0, r1, #31
 8000622:	2aff      	cmp	r2, #255	; 0xff
 8000624:	d00b      	beq.n	800063e <__lesf2+0x32>
 8000626:	2cff      	cmp	r4, #255	; 0xff
 8000628:	d00d      	beq.n	8000646 <__lesf2+0x3a>
 800062a:	2a00      	cmp	r2, #0
 800062c:	d11f      	bne.n	800066e <__lesf2+0x62>
 800062e:	2c00      	cmp	r4, #0
 8000630:	d116      	bne.n	8000660 <__lesf2+0x54>
 8000632:	2e00      	cmp	r6, #0
 8000634:	d114      	bne.n	8000660 <__lesf2+0x54>
 8000636:	2000      	movs	r0, #0
 8000638:	2d00      	cmp	r5, #0
 800063a:	d010      	beq.n	800065e <__lesf2+0x52>
 800063c:	e009      	b.n	8000652 <__lesf2+0x46>
 800063e:	2d00      	cmp	r5, #0
 8000640:	d10c      	bne.n	800065c <__lesf2+0x50>
 8000642:	2cff      	cmp	r4, #255	; 0xff
 8000644:	d113      	bne.n	800066e <__lesf2+0x62>
 8000646:	2e00      	cmp	r6, #0
 8000648:	d108      	bne.n	800065c <__lesf2+0x50>
 800064a:	2a00      	cmp	r2, #0
 800064c:	d008      	beq.n	8000660 <__lesf2+0x54>
 800064e:	4283      	cmp	r3, r0
 8000650:	d012      	beq.n	8000678 <__lesf2+0x6c>
 8000652:	2102      	movs	r1, #2
 8000654:	1e58      	subs	r0, r3, #1
 8000656:	4008      	ands	r0, r1
 8000658:	3801      	subs	r0, #1
 800065a:	e000      	b.n	800065e <__lesf2+0x52>
 800065c:	2002      	movs	r0, #2
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	2d00      	cmp	r5, #0
 8000662:	d1f4      	bne.n	800064e <__lesf2+0x42>
 8000664:	2800      	cmp	r0, #0
 8000666:	d1fa      	bne.n	800065e <__lesf2+0x52>
 8000668:	2001      	movs	r0, #1
 800066a:	4240      	negs	r0, r0
 800066c:	e7f7      	b.n	800065e <__lesf2+0x52>
 800066e:	2c00      	cmp	r4, #0
 8000670:	d1ed      	bne.n	800064e <__lesf2+0x42>
 8000672:	2e00      	cmp	r6, #0
 8000674:	d1eb      	bne.n	800064e <__lesf2+0x42>
 8000676:	e7ec      	b.n	8000652 <__lesf2+0x46>
 8000678:	42a2      	cmp	r2, r4
 800067a:	dc05      	bgt.n	8000688 <__lesf2+0x7c>
 800067c:	dbf2      	blt.n	8000664 <__lesf2+0x58>
 800067e:	42b5      	cmp	r5, r6
 8000680:	d802      	bhi.n	8000688 <__lesf2+0x7c>
 8000682:	d3ef      	bcc.n	8000664 <__lesf2+0x58>
 8000684:	2000      	movs	r0, #0
 8000686:	e7ea      	b.n	800065e <__lesf2+0x52>
 8000688:	4243      	negs	r3, r0
 800068a:	4158      	adcs	r0, r3
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	3801      	subs	r0, #1
 8000690:	e7e5      	b.n	800065e <__lesf2+0x52>
 8000692:	46c0      	nop			; (mov r8, r8)

08000694 <__aeabi_fsub>:
 8000694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000696:	46ce      	mov	lr, r9
 8000698:	4647      	mov	r7, r8
 800069a:	0243      	lsls	r3, r0, #9
 800069c:	0a5b      	lsrs	r3, r3, #9
 800069e:	024e      	lsls	r6, r1, #9
 80006a0:	00da      	lsls	r2, r3, #3
 80006a2:	4694      	mov	ip, r2
 80006a4:	0a72      	lsrs	r2, r6, #9
 80006a6:	4691      	mov	r9, r2
 80006a8:	0045      	lsls	r5, r0, #1
 80006aa:	004a      	lsls	r2, r1, #1
 80006ac:	b580      	push	{r7, lr}
 80006ae:	0e2d      	lsrs	r5, r5, #24
 80006b0:	001f      	movs	r7, r3
 80006b2:	0fc4      	lsrs	r4, r0, #31
 80006b4:	0e12      	lsrs	r2, r2, #24
 80006b6:	0fc9      	lsrs	r1, r1, #31
 80006b8:	09b6      	lsrs	r6, r6, #6
 80006ba:	2aff      	cmp	r2, #255	; 0xff
 80006bc:	d05b      	beq.n	8000776 <__aeabi_fsub+0xe2>
 80006be:	2001      	movs	r0, #1
 80006c0:	4041      	eors	r1, r0
 80006c2:	428c      	cmp	r4, r1
 80006c4:	d039      	beq.n	800073a <__aeabi_fsub+0xa6>
 80006c6:	1aa8      	subs	r0, r5, r2
 80006c8:	2800      	cmp	r0, #0
 80006ca:	dd5a      	ble.n	8000782 <__aeabi_fsub+0xee>
 80006cc:	2a00      	cmp	r2, #0
 80006ce:	d06a      	beq.n	80007a6 <__aeabi_fsub+0x112>
 80006d0:	2dff      	cmp	r5, #255	; 0xff
 80006d2:	d100      	bne.n	80006d6 <__aeabi_fsub+0x42>
 80006d4:	e0d9      	b.n	800088a <__aeabi_fsub+0x1f6>
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	04d2      	lsls	r2, r2, #19
 80006da:	4316      	orrs	r6, r2
 80006dc:	281b      	cmp	r0, #27
 80006de:	dc00      	bgt.n	80006e2 <__aeabi_fsub+0x4e>
 80006e0:	e0e9      	b.n	80008b6 <__aeabi_fsub+0x222>
 80006e2:	2001      	movs	r0, #1
 80006e4:	4663      	mov	r3, ip
 80006e6:	1a18      	subs	r0, r3, r0
 80006e8:	0143      	lsls	r3, r0, #5
 80006ea:	d400      	bmi.n	80006ee <__aeabi_fsub+0x5a>
 80006ec:	e0b4      	b.n	8000858 <__aeabi_fsub+0x1c4>
 80006ee:	0180      	lsls	r0, r0, #6
 80006f0:	0987      	lsrs	r7, r0, #6
 80006f2:	0038      	movs	r0, r7
 80006f4:	f001 f904 	bl	8001900 <__clzsi2>
 80006f8:	3805      	subs	r0, #5
 80006fa:	4087      	lsls	r7, r0
 80006fc:	4285      	cmp	r5, r0
 80006fe:	dc00      	bgt.n	8000702 <__aeabi_fsub+0x6e>
 8000700:	e0cc      	b.n	800089c <__aeabi_fsub+0x208>
 8000702:	1a2d      	subs	r5, r5, r0
 8000704:	48b5      	ldr	r0, [pc, #724]	; (80009dc <__aeabi_fsub+0x348>)
 8000706:	4038      	ands	r0, r7
 8000708:	0743      	lsls	r3, r0, #29
 800070a:	d004      	beq.n	8000716 <__aeabi_fsub+0x82>
 800070c:	230f      	movs	r3, #15
 800070e:	4003      	ands	r3, r0
 8000710:	2b04      	cmp	r3, #4
 8000712:	d000      	beq.n	8000716 <__aeabi_fsub+0x82>
 8000714:	3004      	adds	r0, #4
 8000716:	0143      	lsls	r3, r0, #5
 8000718:	d400      	bmi.n	800071c <__aeabi_fsub+0x88>
 800071a:	e0a0      	b.n	800085e <__aeabi_fsub+0x1ca>
 800071c:	1c6a      	adds	r2, r5, #1
 800071e:	2dfe      	cmp	r5, #254	; 0xfe
 8000720:	d100      	bne.n	8000724 <__aeabi_fsub+0x90>
 8000722:	e08d      	b.n	8000840 <__aeabi_fsub+0x1ac>
 8000724:	0180      	lsls	r0, r0, #6
 8000726:	0a47      	lsrs	r7, r0, #9
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	05d0      	lsls	r0, r2, #23
 800072c:	4338      	orrs	r0, r7
 800072e:	07e4      	lsls	r4, r4, #31
 8000730:	4320      	orrs	r0, r4
 8000732:	bcc0      	pop	{r6, r7}
 8000734:	46b9      	mov	r9, r7
 8000736:	46b0      	mov	r8, r6
 8000738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800073a:	1aa8      	subs	r0, r5, r2
 800073c:	4680      	mov	r8, r0
 800073e:	2800      	cmp	r0, #0
 8000740:	dd45      	ble.n	80007ce <__aeabi_fsub+0x13a>
 8000742:	2a00      	cmp	r2, #0
 8000744:	d070      	beq.n	8000828 <__aeabi_fsub+0x194>
 8000746:	2dff      	cmp	r5, #255	; 0xff
 8000748:	d100      	bne.n	800074c <__aeabi_fsub+0xb8>
 800074a:	e09e      	b.n	800088a <__aeabi_fsub+0x1f6>
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	04db      	lsls	r3, r3, #19
 8000750:	431e      	orrs	r6, r3
 8000752:	4643      	mov	r3, r8
 8000754:	2b1b      	cmp	r3, #27
 8000756:	dc00      	bgt.n	800075a <__aeabi_fsub+0xc6>
 8000758:	e0d2      	b.n	8000900 <__aeabi_fsub+0x26c>
 800075a:	2001      	movs	r0, #1
 800075c:	4460      	add	r0, ip
 800075e:	0143      	lsls	r3, r0, #5
 8000760:	d57a      	bpl.n	8000858 <__aeabi_fsub+0x1c4>
 8000762:	3501      	adds	r5, #1
 8000764:	2dff      	cmp	r5, #255	; 0xff
 8000766:	d06b      	beq.n	8000840 <__aeabi_fsub+0x1ac>
 8000768:	2301      	movs	r3, #1
 800076a:	4a9d      	ldr	r2, [pc, #628]	; (80009e0 <__aeabi_fsub+0x34c>)
 800076c:	4003      	ands	r3, r0
 800076e:	0840      	lsrs	r0, r0, #1
 8000770:	4010      	ands	r0, r2
 8000772:	4318      	orrs	r0, r3
 8000774:	e7c8      	b.n	8000708 <__aeabi_fsub+0x74>
 8000776:	2e00      	cmp	r6, #0
 8000778:	d020      	beq.n	80007bc <__aeabi_fsub+0x128>
 800077a:	428c      	cmp	r4, r1
 800077c:	d023      	beq.n	80007c6 <__aeabi_fsub+0x132>
 800077e:	0028      	movs	r0, r5
 8000780:	38ff      	subs	r0, #255	; 0xff
 8000782:	2800      	cmp	r0, #0
 8000784:	d039      	beq.n	80007fa <__aeabi_fsub+0x166>
 8000786:	1b57      	subs	r7, r2, r5
 8000788:	2d00      	cmp	r5, #0
 800078a:	d000      	beq.n	800078e <__aeabi_fsub+0xfa>
 800078c:	e09d      	b.n	80008ca <__aeabi_fsub+0x236>
 800078e:	4663      	mov	r3, ip
 8000790:	2b00      	cmp	r3, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_fsub+0x102>
 8000794:	e0db      	b.n	800094e <__aeabi_fsub+0x2ba>
 8000796:	1e7b      	subs	r3, r7, #1
 8000798:	2f01      	cmp	r7, #1
 800079a:	d100      	bne.n	800079e <__aeabi_fsub+0x10a>
 800079c:	e10d      	b.n	80009ba <__aeabi_fsub+0x326>
 800079e:	2fff      	cmp	r7, #255	; 0xff
 80007a0:	d071      	beq.n	8000886 <__aeabi_fsub+0x1f2>
 80007a2:	001f      	movs	r7, r3
 80007a4:	e098      	b.n	80008d8 <__aeabi_fsub+0x244>
 80007a6:	2e00      	cmp	r6, #0
 80007a8:	d100      	bne.n	80007ac <__aeabi_fsub+0x118>
 80007aa:	e0a7      	b.n	80008fc <__aeabi_fsub+0x268>
 80007ac:	1e42      	subs	r2, r0, #1
 80007ae:	2801      	cmp	r0, #1
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fsub+0x120>
 80007b2:	e0e6      	b.n	8000982 <__aeabi_fsub+0x2ee>
 80007b4:	28ff      	cmp	r0, #255	; 0xff
 80007b6:	d068      	beq.n	800088a <__aeabi_fsub+0x1f6>
 80007b8:	0010      	movs	r0, r2
 80007ba:	e78f      	b.n	80006dc <__aeabi_fsub+0x48>
 80007bc:	2001      	movs	r0, #1
 80007be:	4041      	eors	r1, r0
 80007c0:	42a1      	cmp	r1, r4
 80007c2:	d000      	beq.n	80007c6 <__aeabi_fsub+0x132>
 80007c4:	e77f      	b.n	80006c6 <__aeabi_fsub+0x32>
 80007c6:	20ff      	movs	r0, #255	; 0xff
 80007c8:	4240      	negs	r0, r0
 80007ca:	4680      	mov	r8, r0
 80007cc:	44a8      	add	r8, r5
 80007ce:	4640      	mov	r0, r8
 80007d0:	2800      	cmp	r0, #0
 80007d2:	d038      	beq.n	8000846 <__aeabi_fsub+0x1b2>
 80007d4:	1b51      	subs	r1, r2, r5
 80007d6:	2d00      	cmp	r5, #0
 80007d8:	d100      	bne.n	80007dc <__aeabi_fsub+0x148>
 80007da:	e0ae      	b.n	800093a <__aeabi_fsub+0x2a6>
 80007dc:	2aff      	cmp	r2, #255	; 0xff
 80007de:	d100      	bne.n	80007e2 <__aeabi_fsub+0x14e>
 80007e0:	e0df      	b.n	80009a2 <__aeabi_fsub+0x30e>
 80007e2:	2380      	movs	r3, #128	; 0x80
 80007e4:	4660      	mov	r0, ip
 80007e6:	04db      	lsls	r3, r3, #19
 80007e8:	4318      	orrs	r0, r3
 80007ea:	4684      	mov	ip, r0
 80007ec:	291b      	cmp	r1, #27
 80007ee:	dc00      	bgt.n	80007f2 <__aeabi_fsub+0x15e>
 80007f0:	e0d9      	b.n	80009a6 <__aeabi_fsub+0x312>
 80007f2:	2001      	movs	r0, #1
 80007f4:	0015      	movs	r5, r2
 80007f6:	1980      	adds	r0, r0, r6
 80007f8:	e7b1      	b.n	800075e <__aeabi_fsub+0xca>
 80007fa:	20fe      	movs	r0, #254	; 0xfe
 80007fc:	1c6a      	adds	r2, r5, #1
 80007fe:	4210      	tst	r0, r2
 8000800:	d171      	bne.n	80008e6 <__aeabi_fsub+0x252>
 8000802:	2d00      	cmp	r5, #0
 8000804:	d000      	beq.n	8000808 <__aeabi_fsub+0x174>
 8000806:	e0a6      	b.n	8000956 <__aeabi_fsub+0x2c2>
 8000808:	4663      	mov	r3, ip
 800080a:	2b00      	cmp	r3, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_fsub+0x17c>
 800080e:	e0d9      	b.n	80009c4 <__aeabi_fsub+0x330>
 8000810:	2200      	movs	r2, #0
 8000812:	2e00      	cmp	r6, #0
 8000814:	d100      	bne.n	8000818 <__aeabi_fsub+0x184>
 8000816:	e788      	b.n	800072a <__aeabi_fsub+0x96>
 8000818:	1b98      	subs	r0, r3, r6
 800081a:	0143      	lsls	r3, r0, #5
 800081c:	d400      	bmi.n	8000820 <__aeabi_fsub+0x18c>
 800081e:	e0e1      	b.n	80009e4 <__aeabi_fsub+0x350>
 8000820:	4663      	mov	r3, ip
 8000822:	000c      	movs	r4, r1
 8000824:	1af0      	subs	r0, r6, r3
 8000826:	e76f      	b.n	8000708 <__aeabi_fsub+0x74>
 8000828:	2e00      	cmp	r6, #0
 800082a:	d100      	bne.n	800082e <__aeabi_fsub+0x19a>
 800082c:	e0b7      	b.n	800099e <__aeabi_fsub+0x30a>
 800082e:	0002      	movs	r2, r0
 8000830:	3a01      	subs	r2, #1
 8000832:	2801      	cmp	r0, #1
 8000834:	d100      	bne.n	8000838 <__aeabi_fsub+0x1a4>
 8000836:	e09c      	b.n	8000972 <__aeabi_fsub+0x2de>
 8000838:	28ff      	cmp	r0, #255	; 0xff
 800083a:	d026      	beq.n	800088a <__aeabi_fsub+0x1f6>
 800083c:	4690      	mov	r8, r2
 800083e:	e788      	b.n	8000752 <__aeabi_fsub+0xbe>
 8000840:	22ff      	movs	r2, #255	; 0xff
 8000842:	2700      	movs	r7, #0
 8000844:	e771      	b.n	800072a <__aeabi_fsub+0x96>
 8000846:	20fe      	movs	r0, #254	; 0xfe
 8000848:	1c6a      	adds	r2, r5, #1
 800084a:	4210      	tst	r0, r2
 800084c:	d064      	beq.n	8000918 <__aeabi_fsub+0x284>
 800084e:	2aff      	cmp	r2, #255	; 0xff
 8000850:	d0f6      	beq.n	8000840 <__aeabi_fsub+0x1ac>
 8000852:	0015      	movs	r5, r2
 8000854:	4466      	add	r6, ip
 8000856:	0870      	lsrs	r0, r6, #1
 8000858:	0743      	lsls	r3, r0, #29
 800085a:	d000      	beq.n	800085e <__aeabi_fsub+0x1ca>
 800085c:	e756      	b.n	800070c <__aeabi_fsub+0x78>
 800085e:	08c3      	lsrs	r3, r0, #3
 8000860:	2dff      	cmp	r5, #255	; 0xff
 8000862:	d012      	beq.n	800088a <__aeabi_fsub+0x1f6>
 8000864:	025b      	lsls	r3, r3, #9
 8000866:	0a5f      	lsrs	r7, r3, #9
 8000868:	b2ea      	uxtb	r2, r5
 800086a:	e75e      	b.n	800072a <__aeabi_fsub+0x96>
 800086c:	4662      	mov	r2, ip
 800086e:	2a00      	cmp	r2, #0
 8000870:	d100      	bne.n	8000874 <__aeabi_fsub+0x1e0>
 8000872:	e096      	b.n	80009a2 <__aeabi_fsub+0x30e>
 8000874:	2e00      	cmp	r6, #0
 8000876:	d008      	beq.n	800088a <__aeabi_fsub+0x1f6>
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	03d2      	lsls	r2, r2, #15
 800087c:	4213      	tst	r3, r2
 800087e:	d004      	beq.n	800088a <__aeabi_fsub+0x1f6>
 8000880:	4648      	mov	r0, r9
 8000882:	4210      	tst	r0, r2
 8000884:	d101      	bne.n	800088a <__aeabi_fsub+0x1f6>
 8000886:	000c      	movs	r4, r1
 8000888:	464b      	mov	r3, r9
 800088a:	2b00      	cmp	r3, #0
 800088c:	d0d8      	beq.n	8000840 <__aeabi_fsub+0x1ac>
 800088e:	2780      	movs	r7, #128	; 0x80
 8000890:	03ff      	lsls	r7, r7, #15
 8000892:	431f      	orrs	r7, r3
 8000894:	027f      	lsls	r7, r7, #9
 8000896:	22ff      	movs	r2, #255	; 0xff
 8000898:	0a7f      	lsrs	r7, r7, #9
 800089a:	e746      	b.n	800072a <__aeabi_fsub+0x96>
 800089c:	2320      	movs	r3, #32
 800089e:	003a      	movs	r2, r7
 80008a0:	1b45      	subs	r5, r0, r5
 80008a2:	0038      	movs	r0, r7
 80008a4:	3501      	adds	r5, #1
 80008a6:	40ea      	lsrs	r2, r5
 80008a8:	1b5d      	subs	r5, r3, r5
 80008aa:	40a8      	lsls	r0, r5
 80008ac:	1e43      	subs	r3, r0, #1
 80008ae:	4198      	sbcs	r0, r3
 80008b0:	2500      	movs	r5, #0
 80008b2:	4310      	orrs	r0, r2
 80008b4:	e728      	b.n	8000708 <__aeabi_fsub+0x74>
 80008b6:	2320      	movs	r3, #32
 80008b8:	1a1b      	subs	r3, r3, r0
 80008ba:	0032      	movs	r2, r6
 80008bc:	409e      	lsls	r6, r3
 80008be:	40c2      	lsrs	r2, r0
 80008c0:	0030      	movs	r0, r6
 80008c2:	1e43      	subs	r3, r0, #1
 80008c4:	4198      	sbcs	r0, r3
 80008c6:	4310      	orrs	r0, r2
 80008c8:	e70c      	b.n	80006e4 <__aeabi_fsub+0x50>
 80008ca:	2aff      	cmp	r2, #255	; 0xff
 80008cc:	d0db      	beq.n	8000886 <__aeabi_fsub+0x1f2>
 80008ce:	2380      	movs	r3, #128	; 0x80
 80008d0:	4660      	mov	r0, ip
 80008d2:	04db      	lsls	r3, r3, #19
 80008d4:	4318      	orrs	r0, r3
 80008d6:	4684      	mov	ip, r0
 80008d8:	2f1b      	cmp	r7, #27
 80008da:	dd56      	ble.n	800098a <__aeabi_fsub+0x2f6>
 80008dc:	2001      	movs	r0, #1
 80008de:	000c      	movs	r4, r1
 80008e0:	0015      	movs	r5, r2
 80008e2:	1a30      	subs	r0, r6, r0
 80008e4:	e700      	b.n	80006e8 <__aeabi_fsub+0x54>
 80008e6:	4663      	mov	r3, ip
 80008e8:	1b9f      	subs	r7, r3, r6
 80008ea:	017b      	lsls	r3, r7, #5
 80008ec:	d43d      	bmi.n	800096a <__aeabi_fsub+0x2d6>
 80008ee:	2f00      	cmp	r7, #0
 80008f0:	d000      	beq.n	80008f4 <__aeabi_fsub+0x260>
 80008f2:	e6fe      	b.n	80006f2 <__aeabi_fsub+0x5e>
 80008f4:	2400      	movs	r4, #0
 80008f6:	2200      	movs	r2, #0
 80008f8:	2700      	movs	r7, #0
 80008fa:	e716      	b.n	800072a <__aeabi_fsub+0x96>
 80008fc:	0005      	movs	r5, r0
 80008fe:	e7af      	b.n	8000860 <__aeabi_fsub+0x1cc>
 8000900:	0032      	movs	r2, r6
 8000902:	4643      	mov	r3, r8
 8000904:	4641      	mov	r1, r8
 8000906:	40da      	lsrs	r2, r3
 8000908:	2320      	movs	r3, #32
 800090a:	1a5b      	subs	r3, r3, r1
 800090c:	409e      	lsls	r6, r3
 800090e:	0030      	movs	r0, r6
 8000910:	1e43      	subs	r3, r0, #1
 8000912:	4198      	sbcs	r0, r3
 8000914:	4310      	orrs	r0, r2
 8000916:	e721      	b.n	800075c <__aeabi_fsub+0xc8>
 8000918:	2d00      	cmp	r5, #0
 800091a:	d1a7      	bne.n	800086c <__aeabi_fsub+0x1d8>
 800091c:	4663      	mov	r3, ip
 800091e:	2b00      	cmp	r3, #0
 8000920:	d059      	beq.n	80009d6 <__aeabi_fsub+0x342>
 8000922:	2200      	movs	r2, #0
 8000924:	2e00      	cmp	r6, #0
 8000926:	d100      	bne.n	800092a <__aeabi_fsub+0x296>
 8000928:	e6ff      	b.n	800072a <__aeabi_fsub+0x96>
 800092a:	0030      	movs	r0, r6
 800092c:	4460      	add	r0, ip
 800092e:	0143      	lsls	r3, r0, #5
 8000930:	d592      	bpl.n	8000858 <__aeabi_fsub+0x1c4>
 8000932:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <__aeabi_fsub+0x348>)
 8000934:	3501      	adds	r5, #1
 8000936:	4018      	ands	r0, r3
 8000938:	e78e      	b.n	8000858 <__aeabi_fsub+0x1c4>
 800093a:	4663      	mov	r3, ip
 800093c:	2b00      	cmp	r3, #0
 800093e:	d047      	beq.n	80009d0 <__aeabi_fsub+0x33c>
 8000940:	1e4b      	subs	r3, r1, #1
 8000942:	2901      	cmp	r1, #1
 8000944:	d015      	beq.n	8000972 <__aeabi_fsub+0x2de>
 8000946:	29ff      	cmp	r1, #255	; 0xff
 8000948:	d02b      	beq.n	80009a2 <__aeabi_fsub+0x30e>
 800094a:	0019      	movs	r1, r3
 800094c:	e74e      	b.n	80007ec <__aeabi_fsub+0x158>
 800094e:	000c      	movs	r4, r1
 8000950:	464b      	mov	r3, r9
 8000952:	003d      	movs	r5, r7
 8000954:	e784      	b.n	8000860 <__aeabi_fsub+0x1cc>
 8000956:	4662      	mov	r2, ip
 8000958:	2a00      	cmp	r2, #0
 800095a:	d18b      	bne.n	8000874 <__aeabi_fsub+0x1e0>
 800095c:	2e00      	cmp	r6, #0
 800095e:	d192      	bne.n	8000886 <__aeabi_fsub+0x1f2>
 8000960:	2780      	movs	r7, #128	; 0x80
 8000962:	2400      	movs	r4, #0
 8000964:	22ff      	movs	r2, #255	; 0xff
 8000966:	03ff      	lsls	r7, r7, #15
 8000968:	e6df      	b.n	800072a <__aeabi_fsub+0x96>
 800096a:	4663      	mov	r3, ip
 800096c:	000c      	movs	r4, r1
 800096e:	1af7      	subs	r7, r6, r3
 8000970:	e6bf      	b.n	80006f2 <__aeabi_fsub+0x5e>
 8000972:	0030      	movs	r0, r6
 8000974:	4460      	add	r0, ip
 8000976:	2501      	movs	r5, #1
 8000978:	0143      	lsls	r3, r0, #5
 800097a:	d400      	bmi.n	800097e <__aeabi_fsub+0x2ea>
 800097c:	e76c      	b.n	8000858 <__aeabi_fsub+0x1c4>
 800097e:	2502      	movs	r5, #2
 8000980:	e6f2      	b.n	8000768 <__aeabi_fsub+0xd4>
 8000982:	4663      	mov	r3, ip
 8000984:	2501      	movs	r5, #1
 8000986:	1b98      	subs	r0, r3, r6
 8000988:	e6ae      	b.n	80006e8 <__aeabi_fsub+0x54>
 800098a:	2320      	movs	r3, #32
 800098c:	4664      	mov	r4, ip
 800098e:	4660      	mov	r0, ip
 8000990:	40fc      	lsrs	r4, r7
 8000992:	1bdf      	subs	r7, r3, r7
 8000994:	40b8      	lsls	r0, r7
 8000996:	1e43      	subs	r3, r0, #1
 8000998:	4198      	sbcs	r0, r3
 800099a:	4320      	orrs	r0, r4
 800099c:	e79f      	b.n	80008de <__aeabi_fsub+0x24a>
 800099e:	0005      	movs	r5, r0
 80009a0:	e75e      	b.n	8000860 <__aeabi_fsub+0x1cc>
 80009a2:	464b      	mov	r3, r9
 80009a4:	e771      	b.n	800088a <__aeabi_fsub+0x1f6>
 80009a6:	2320      	movs	r3, #32
 80009a8:	4665      	mov	r5, ip
 80009aa:	4660      	mov	r0, ip
 80009ac:	40cd      	lsrs	r5, r1
 80009ae:	1a59      	subs	r1, r3, r1
 80009b0:	4088      	lsls	r0, r1
 80009b2:	1e43      	subs	r3, r0, #1
 80009b4:	4198      	sbcs	r0, r3
 80009b6:	4328      	orrs	r0, r5
 80009b8:	e71c      	b.n	80007f4 <__aeabi_fsub+0x160>
 80009ba:	4663      	mov	r3, ip
 80009bc:	000c      	movs	r4, r1
 80009be:	2501      	movs	r5, #1
 80009c0:	1af0      	subs	r0, r6, r3
 80009c2:	e691      	b.n	80006e8 <__aeabi_fsub+0x54>
 80009c4:	2e00      	cmp	r6, #0
 80009c6:	d095      	beq.n	80008f4 <__aeabi_fsub+0x260>
 80009c8:	000c      	movs	r4, r1
 80009ca:	464f      	mov	r7, r9
 80009cc:	2200      	movs	r2, #0
 80009ce:	e6ac      	b.n	800072a <__aeabi_fsub+0x96>
 80009d0:	464b      	mov	r3, r9
 80009d2:	000d      	movs	r5, r1
 80009d4:	e744      	b.n	8000860 <__aeabi_fsub+0x1cc>
 80009d6:	464f      	mov	r7, r9
 80009d8:	2200      	movs	r2, #0
 80009da:	e6a6      	b.n	800072a <__aeabi_fsub+0x96>
 80009dc:	fbffffff 	.word	0xfbffffff
 80009e0:	7dffffff 	.word	0x7dffffff
 80009e4:	2800      	cmp	r0, #0
 80009e6:	d000      	beq.n	80009ea <__aeabi_fsub+0x356>
 80009e8:	e736      	b.n	8000858 <__aeabi_fsub+0x1c4>
 80009ea:	2400      	movs	r4, #0
 80009ec:	2700      	movs	r7, #0
 80009ee:	e69c      	b.n	800072a <__aeabi_fsub+0x96>

080009f0 <__aeabi_f2iz>:
 80009f0:	0241      	lsls	r1, r0, #9
 80009f2:	0042      	lsls	r2, r0, #1
 80009f4:	0fc3      	lsrs	r3, r0, #31
 80009f6:	0a49      	lsrs	r1, r1, #9
 80009f8:	2000      	movs	r0, #0
 80009fa:	0e12      	lsrs	r2, r2, #24
 80009fc:	2a7e      	cmp	r2, #126	; 0x7e
 80009fe:	dd03      	ble.n	8000a08 <__aeabi_f2iz+0x18>
 8000a00:	2a9d      	cmp	r2, #157	; 0x9d
 8000a02:	dd02      	ble.n	8000a0a <__aeabi_f2iz+0x1a>
 8000a04:	4a09      	ldr	r2, [pc, #36]	; (8000a2c <__aeabi_f2iz+0x3c>)
 8000a06:	1898      	adds	r0, r3, r2
 8000a08:	4770      	bx	lr
 8000a0a:	2080      	movs	r0, #128	; 0x80
 8000a0c:	0400      	lsls	r0, r0, #16
 8000a0e:	4301      	orrs	r1, r0
 8000a10:	2a95      	cmp	r2, #149	; 0x95
 8000a12:	dc07      	bgt.n	8000a24 <__aeabi_f2iz+0x34>
 8000a14:	2096      	movs	r0, #150	; 0x96
 8000a16:	1a82      	subs	r2, r0, r2
 8000a18:	40d1      	lsrs	r1, r2
 8000a1a:	4248      	negs	r0, r1
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d1f3      	bne.n	8000a08 <__aeabi_f2iz+0x18>
 8000a20:	0008      	movs	r0, r1
 8000a22:	e7f1      	b.n	8000a08 <__aeabi_f2iz+0x18>
 8000a24:	3a96      	subs	r2, #150	; 0x96
 8000a26:	4091      	lsls	r1, r2
 8000a28:	e7f7      	b.n	8000a1a <__aeabi_f2iz+0x2a>
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	7fffffff 	.word	0x7fffffff

08000a30 <__aeabi_dmul>:
 8000a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a32:	4657      	mov	r7, sl
 8000a34:	464e      	mov	r6, r9
 8000a36:	4645      	mov	r5, r8
 8000a38:	46de      	mov	lr, fp
 8000a3a:	b5e0      	push	{r5, r6, r7, lr}
 8000a3c:	4698      	mov	r8, r3
 8000a3e:	030c      	lsls	r4, r1, #12
 8000a40:	004b      	lsls	r3, r1, #1
 8000a42:	0006      	movs	r6, r0
 8000a44:	4692      	mov	sl, r2
 8000a46:	b087      	sub	sp, #28
 8000a48:	0b24      	lsrs	r4, r4, #12
 8000a4a:	0d5b      	lsrs	r3, r3, #21
 8000a4c:	0fcf      	lsrs	r7, r1, #31
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d100      	bne.n	8000a54 <__aeabi_dmul+0x24>
 8000a52:	e15c      	b.n	8000d0e <__aeabi_dmul+0x2de>
 8000a54:	4ad9      	ldr	r2, [pc, #868]	; (8000dbc <__aeabi_dmul+0x38c>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d100      	bne.n	8000a5c <__aeabi_dmul+0x2c>
 8000a5a:	e175      	b.n	8000d48 <__aeabi_dmul+0x318>
 8000a5c:	0f42      	lsrs	r2, r0, #29
 8000a5e:	00e4      	lsls	r4, r4, #3
 8000a60:	4314      	orrs	r4, r2
 8000a62:	2280      	movs	r2, #128	; 0x80
 8000a64:	0412      	lsls	r2, r2, #16
 8000a66:	4314      	orrs	r4, r2
 8000a68:	4ad5      	ldr	r2, [pc, #852]	; (8000dc0 <__aeabi_dmul+0x390>)
 8000a6a:	00c5      	lsls	r5, r0, #3
 8000a6c:	4694      	mov	ip, r2
 8000a6e:	4463      	add	r3, ip
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	2300      	movs	r3, #0
 8000a74:	4699      	mov	r9, r3
 8000a76:	469b      	mov	fp, r3
 8000a78:	4643      	mov	r3, r8
 8000a7a:	4642      	mov	r2, r8
 8000a7c:	031e      	lsls	r6, r3, #12
 8000a7e:	0fd2      	lsrs	r2, r2, #31
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	4650      	mov	r0, sl
 8000a84:	4690      	mov	r8, r2
 8000a86:	0b36      	lsrs	r6, r6, #12
 8000a88:	0d5b      	lsrs	r3, r3, #21
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_dmul+0x5e>
 8000a8c:	e120      	b.n	8000cd0 <__aeabi_dmul+0x2a0>
 8000a8e:	4acb      	ldr	r2, [pc, #812]	; (8000dbc <__aeabi_dmul+0x38c>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d100      	bne.n	8000a96 <__aeabi_dmul+0x66>
 8000a94:	e162      	b.n	8000d5c <__aeabi_dmul+0x32c>
 8000a96:	49ca      	ldr	r1, [pc, #808]	; (8000dc0 <__aeabi_dmul+0x390>)
 8000a98:	0f42      	lsrs	r2, r0, #29
 8000a9a:	468c      	mov	ip, r1
 8000a9c:	9900      	ldr	r1, [sp, #0]
 8000a9e:	4463      	add	r3, ip
 8000aa0:	00f6      	lsls	r6, r6, #3
 8000aa2:	468c      	mov	ip, r1
 8000aa4:	4316      	orrs	r6, r2
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	449c      	add	ip, r3
 8000aaa:	0412      	lsls	r2, r2, #16
 8000aac:	4663      	mov	r3, ip
 8000aae:	4316      	orrs	r6, r2
 8000ab0:	00c2      	lsls	r2, r0, #3
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	9300      	str	r3, [sp, #0]
 8000ab6:	9900      	ldr	r1, [sp, #0]
 8000ab8:	4643      	mov	r3, r8
 8000aba:	3101      	adds	r1, #1
 8000abc:	468c      	mov	ip, r1
 8000abe:	4649      	mov	r1, r9
 8000ac0:	407b      	eors	r3, r7
 8000ac2:	9301      	str	r3, [sp, #4]
 8000ac4:	290f      	cmp	r1, #15
 8000ac6:	d826      	bhi.n	8000b16 <__aeabi_dmul+0xe6>
 8000ac8:	4bbe      	ldr	r3, [pc, #760]	; (8000dc4 <__aeabi_dmul+0x394>)
 8000aca:	0089      	lsls	r1, r1, #2
 8000acc:	5859      	ldr	r1, [r3, r1]
 8000ace:	468f      	mov	pc, r1
 8000ad0:	4643      	mov	r3, r8
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	0034      	movs	r4, r6
 8000ad6:	0015      	movs	r5, r2
 8000ad8:	4683      	mov	fp, r0
 8000ada:	465b      	mov	r3, fp
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d016      	beq.n	8000b0e <__aeabi_dmul+0xde>
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_dmul+0xb6>
 8000ae4:	e203      	b.n	8000eee <__aeabi_dmul+0x4be>
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d000      	beq.n	8000aec <__aeabi_dmul+0xbc>
 8000aea:	e0cd      	b.n	8000c88 <__aeabi_dmul+0x258>
 8000aec:	2200      	movs	r2, #0
 8000aee:	2400      	movs	r4, #0
 8000af0:	2500      	movs	r5, #0
 8000af2:	9b01      	ldr	r3, [sp, #4]
 8000af4:	0512      	lsls	r2, r2, #20
 8000af6:	4322      	orrs	r2, r4
 8000af8:	07db      	lsls	r3, r3, #31
 8000afa:	431a      	orrs	r2, r3
 8000afc:	0028      	movs	r0, r5
 8000afe:	0011      	movs	r1, r2
 8000b00:	b007      	add	sp, #28
 8000b02:	bcf0      	pop	{r4, r5, r6, r7}
 8000b04:	46bb      	mov	fp, r7
 8000b06:	46b2      	mov	sl, r6
 8000b08:	46a9      	mov	r9, r5
 8000b0a:	46a0      	mov	r8, r4
 8000b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b0e:	2400      	movs	r4, #0
 8000b10:	2500      	movs	r5, #0
 8000b12:	4aaa      	ldr	r2, [pc, #680]	; (8000dbc <__aeabi_dmul+0x38c>)
 8000b14:	e7ed      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000b16:	0c28      	lsrs	r0, r5, #16
 8000b18:	042d      	lsls	r5, r5, #16
 8000b1a:	0c2d      	lsrs	r5, r5, #16
 8000b1c:	002b      	movs	r3, r5
 8000b1e:	0c11      	lsrs	r1, r2, #16
 8000b20:	0412      	lsls	r2, r2, #16
 8000b22:	0c12      	lsrs	r2, r2, #16
 8000b24:	4353      	muls	r3, r2
 8000b26:	4698      	mov	r8, r3
 8000b28:	0013      	movs	r3, r2
 8000b2a:	002f      	movs	r7, r5
 8000b2c:	4343      	muls	r3, r0
 8000b2e:	4699      	mov	r9, r3
 8000b30:	434f      	muls	r7, r1
 8000b32:	444f      	add	r7, r9
 8000b34:	46bb      	mov	fp, r7
 8000b36:	4647      	mov	r7, r8
 8000b38:	000b      	movs	r3, r1
 8000b3a:	0c3f      	lsrs	r7, r7, #16
 8000b3c:	46ba      	mov	sl, r7
 8000b3e:	4343      	muls	r3, r0
 8000b40:	44da      	add	sl, fp
 8000b42:	9302      	str	r3, [sp, #8]
 8000b44:	45d1      	cmp	r9, sl
 8000b46:	d904      	bls.n	8000b52 <__aeabi_dmul+0x122>
 8000b48:	2780      	movs	r7, #128	; 0x80
 8000b4a:	027f      	lsls	r7, r7, #9
 8000b4c:	46b9      	mov	r9, r7
 8000b4e:	444b      	add	r3, r9
 8000b50:	9302      	str	r3, [sp, #8]
 8000b52:	4653      	mov	r3, sl
 8000b54:	0c1b      	lsrs	r3, r3, #16
 8000b56:	469b      	mov	fp, r3
 8000b58:	4653      	mov	r3, sl
 8000b5a:	041f      	lsls	r7, r3, #16
 8000b5c:	4643      	mov	r3, r8
 8000b5e:	041b      	lsls	r3, r3, #16
 8000b60:	0c1b      	lsrs	r3, r3, #16
 8000b62:	4698      	mov	r8, r3
 8000b64:	003b      	movs	r3, r7
 8000b66:	4443      	add	r3, r8
 8000b68:	9304      	str	r3, [sp, #16]
 8000b6a:	0c33      	lsrs	r3, r6, #16
 8000b6c:	0436      	lsls	r6, r6, #16
 8000b6e:	0c36      	lsrs	r6, r6, #16
 8000b70:	4698      	mov	r8, r3
 8000b72:	0033      	movs	r3, r6
 8000b74:	4343      	muls	r3, r0
 8000b76:	4699      	mov	r9, r3
 8000b78:	4643      	mov	r3, r8
 8000b7a:	4343      	muls	r3, r0
 8000b7c:	002f      	movs	r7, r5
 8000b7e:	469a      	mov	sl, r3
 8000b80:	4643      	mov	r3, r8
 8000b82:	4377      	muls	r7, r6
 8000b84:	435d      	muls	r5, r3
 8000b86:	0c38      	lsrs	r0, r7, #16
 8000b88:	444d      	add	r5, r9
 8000b8a:	1945      	adds	r5, r0, r5
 8000b8c:	45a9      	cmp	r9, r5
 8000b8e:	d903      	bls.n	8000b98 <__aeabi_dmul+0x168>
 8000b90:	2380      	movs	r3, #128	; 0x80
 8000b92:	025b      	lsls	r3, r3, #9
 8000b94:	4699      	mov	r9, r3
 8000b96:	44ca      	add	sl, r9
 8000b98:	043f      	lsls	r7, r7, #16
 8000b9a:	0c28      	lsrs	r0, r5, #16
 8000b9c:	0c3f      	lsrs	r7, r7, #16
 8000b9e:	042d      	lsls	r5, r5, #16
 8000ba0:	19ed      	adds	r5, r5, r7
 8000ba2:	0c27      	lsrs	r7, r4, #16
 8000ba4:	0424      	lsls	r4, r4, #16
 8000ba6:	0c24      	lsrs	r4, r4, #16
 8000ba8:	0003      	movs	r3, r0
 8000baa:	0020      	movs	r0, r4
 8000bac:	4350      	muls	r0, r2
 8000bae:	437a      	muls	r2, r7
 8000bb0:	4691      	mov	r9, r2
 8000bb2:	003a      	movs	r2, r7
 8000bb4:	4453      	add	r3, sl
 8000bb6:	9305      	str	r3, [sp, #20]
 8000bb8:	0c03      	lsrs	r3, r0, #16
 8000bba:	469a      	mov	sl, r3
 8000bbc:	434a      	muls	r2, r1
 8000bbe:	4361      	muls	r1, r4
 8000bc0:	4449      	add	r1, r9
 8000bc2:	4451      	add	r1, sl
 8000bc4:	44ab      	add	fp, r5
 8000bc6:	4589      	cmp	r9, r1
 8000bc8:	d903      	bls.n	8000bd2 <__aeabi_dmul+0x1a2>
 8000bca:	2380      	movs	r3, #128	; 0x80
 8000bcc:	025b      	lsls	r3, r3, #9
 8000bce:	4699      	mov	r9, r3
 8000bd0:	444a      	add	r2, r9
 8000bd2:	0400      	lsls	r0, r0, #16
 8000bd4:	0c0b      	lsrs	r3, r1, #16
 8000bd6:	0c00      	lsrs	r0, r0, #16
 8000bd8:	0409      	lsls	r1, r1, #16
 8000bda:	1809      	adds	r1, r1, r0
 8000bdc:	0020      	movs	r0, r4
 8000bde:	4699      	mov	r9, r3
 8000be0:	4643      	mov	r3, r8
 8000be2:	4370      	muls	r0, r6
 8000be4:	435c      	muls	r4, r3
 8000be6:	437e      	muls	r6, r7
 8000be8:	435f      	muls	r7, r3
 8000bea:	0c03      	lsrs	r3, r0, #16
 8000bec:	4698      	mov	r8, r3
 8000bee:	19a4      	adds	r4, r4, r6
 8000bf0:	4444      	add	r4, r8
 8000bf2:	444a      	add	r2, r9
 8000bf4:	9703      	str	r7, [sp, #12]
 8000bf6:	42a6      	cmp	r6, r4
 8000bf8:	d904      	bls.n	8000c04 <__aeabi_dmul+0x1d4>
 8000bfa:	2380      	movs	r3, #128	; 0x80
 8000bfc:	025b      	lsls	r3, r3, #9
 8000bfe:	4698      	mov	r8, r3
 8000c00:	4447      	add	r7, r8
 8000c02:	9703      	str	r7, [sp, #12]
 8000c04:	0423      	lsls	r3, r4, #16
 8000c06:	9e02      	ldr	r6, [sp, #8]
 8000c08:	469a      	mov	sl, r3
 8000c0a:	9b05      	ldr	r3, [sp, #20]
 8000c0c:	445e      	add	r6, fp
 8000c0e:	4698      	mov	r8, r3
 8000c10:	42ae      	cmp	r6, r5
 8000c12:	41ad      	sbcs	r5, r5
 8000c14:	1876      	adds	r6, r6, r1
 8000c16:	428e      	cmp	r6, r1
 8000c18:	4189      	sbcs	r1, r1
 8000c1a:	0400      	lsls	r0, r0, #16
 8000c1c:	0c00      	lsrs	r0, r0, #16
 8000c1e:	4450      	add	r0, sl
 8000c20:	4440      	add	r0, r8
 8000c22:	426d      	negs	r5, r5
 8000c24:	1947      	adds	r7, r0, r5
 8000c26:	46b8      	mov	r8, r7
 8000c28:	4693      	mov	fp, r2
 8000c2a:	4249      	negs	r1, r1
 8000c2c:	4689      	mov	r9, r1
 8000c2e:	44c3      	add	fp, r8
 8000c30:	44d9      	add	r9, fp
 8000c32:	4298      	cmp	r0, r3
 8000c34:	4180      	sbcs	r0, r0
 8000c36:	45a8      	cmp	r8, r5
 8000c38:	41ad      	sbcs	r5, r5
 8000c3a:	4593      	cmp	fp, r2
 8000c3c:	4192      	sbcs	r2, r2
 8000c3e:	4589      	cmp	r9, r1
 8000c40:	4189      	sbcs	r1, r1
 8000c42:	426d      	negs	r5, r5
 8000c44:	4240      	negs	r0, r0
 8000c46:	4328      	orrs	r0, r5
 8000c48:	0c24      	lsrs	r4, r4, #16
 8000c4a:	4252      	negs	r2, r2
 8000c4c:	4249      	negs	r1, r1
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	9b03      	ldr	r3, [sp, #12]
 8000c52:	1900      	adds	r0, r0, r4
 8000c54:	1880      	adds	r0, r0, r2
 8000c56:	18c7      	adds	r7, r0, r3
 8000c58:	464b      	mov	r3, r9
 8000c5a:	0ddc      	lsrs	r4, r3, #23
 8000c5c:	9b04      	ldr	r3, [sp, #16]
 8000c5e:	0275      	lsls	r5, r6, #9
 8000c60:	431d      	orrs	r5, r3
 8000c62:	1e6a      	subs	r2, r5, #1
 8000c64:	4195      	sbcs	r5, r2
 8000c66:	464b      	mov	r3, r9
 8000c68:	0df6      	lsrs	r6, r6, #23
 8000c6a:	027f      	lsls	r7, r7, #9
 8000c6c:	4335      	orrs	r5, r6
 8000c6e:	025a      	lsls	r2, r3, #9
 8000c70:	433c      	orrs	r4, r7
 8000c72:	4315      	orrs	r5, r2
 8000c74:	01fb      	lsls	r3, r7, #7
 8000c76:	d400      	bmi.n	8000c7a <__aeabi_dmul+0x24a>
 8000c78:	e11c      	b.n	8000eb4 <__aeabi_dmul+0x484>
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	086a      	lsrs	r2, r5, #1
 8000c7e:	400d      	ands	r5, r1
 8000c80:	4315      	orrs	r5, r2
 8000c82:	07e2      	lsls	r2, r4, #31
 8000c84:	4315      	orrs	r5, r2
 8000c86:	0864      	lsrs	r4, r4, #1
 8000c88:	494f      	ldr	r1, [pc, #316]	; (8000dc8 <__aeabi_dmul+0x398>)
 8000c8a:	4461      	add	r1, ip
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	dc00      	bgt.n	8000c92 <__aeabi_dmul+0x262>
 8000c90:	e0b0      	b.n	8000df4 <__aeabi_dmul+0x3c4>
 8000c92:	076b      	lsls	r3, r5, #29
 8000c94:	d009      	beq.n	8000caa <__aeabi_dmul+0x27a>
 8000c96:	220f      	movs	r2, #15
 8000c98:	402a      	ands	r2, r5
 8000c9a:	2a04      	cmp	r2, #4
 8000c9c:	d005      	beq.n	8000caa <__aeabi_dmul+0x27a>
 8000c9e:	1d2a      	adds	r2, r5, #4
 8000ca0:	42aa      	cmp	r2, r5
 8000ca2:	41ad      	sbcs	r5, r5
 8000ca4:	426d      	negs	r5, r5
 8000ca6:	1964      	adds	r4, r4, r5
 8000ca8:	0015      	movs	r5, r2
 8000caa:	01e3      	lsls	r3, r4, #7
 8000cac:	d504      	bpl.n	8000cb8 <__aeabi_dmul+0x288>
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	4a46      	ldr	r2, [pc, #280]	; (8000dcc <__aeabi_dmul+0x39c>)
 8000cb2:	00c9      	lsls	r1, r1, #3
 8000cb4:	4014      	ands	r4, r2
 8000cb6:	4461      	add	r1, ip
 8000cb8:	4a45      	ldr	r2, [pc, #276]	; (8000dd0 <__aeabi_dmul+0x3a0>)
 8000cba:	4291      	cmp	r1, r2
 8000cbc:	dd00      	ble.n	8000cc0 <__aeabi_dmul+0x290>
 8000cbe:	e726      	b.n	8000b0e <__aeabi_dmul+0xde>
 8000cc0:	0762      	lsls	r2, r4, #29
 8000cc2:	08ed      	lsrs	r5, r5, #3
 8000cc4:	0264      	lsls	r4, r4, #9
 8000cc6:	0549      	lsls	r1, r1, #21
 8000cc8:	4315      	orrs	r5, r2
 8000cca:	0b24      	lsrs	r4, r4, #12
 8000ccc:	0d4a      	lsrs	r2, r1, #21
 8000cce:	e710      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000cd0:	4652      	mov	r2, sl
 8000cd2:	4332      	orrs	r2, r6
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_dmul+0x2a8>
 8000cd6:	e07f      	b.n	8000dd8 <__aeabi_dmul+0x3a8>
 8000cd8:	2e00      	cmp	r6, #0
 8000cda:	d100      	bne.n	8000cde <__aeabi_dmul+0x2ae>
 8000cdc:	e0dc      	b.n	8000e98 <__aeabi_dmul+0x468>
 8000cde:	0030      	movs	r0, r6
 8000ce0:	f000 fe0e 	bl	8001900 <__clzsi2>
 8000ce4:	0002      	movs	r2, r0
 8000ce6:	3a0b      	subs	r2, #11
 8000ce8:	231d      	movs	r3, #29
 8000cea:	0001      	movs	r1, r0
 8000cec:	1a9b      	subs	r3, r3, r2
 8000cee:	4652      	mov	r2, sl
 8000cf0:	3908      	subs	r1, #8
 8000cf2:	40da      	lsrs	r2, r3
 8000cf4:	408e      	lsls	r6, r1
 8000cf6:	4316      	orrs	r6, r2
 8000cf8:	4652      	mov	r2, sl
 8000cfa:	408a      	lsls	r2, r1
 8000cfc:	9b00      	ldr	r3, [sp, #0]
 8000cfe:	4935      	ldr	r1, [pc, #212]	; (8000dd4 <__aeabi_dmul+0x3a4>)
 8000d00:	1a18      	subs	r0, r3, r0
 8000d02:	0003      	movs	r3, r0
 8000d04:	468c      	mov	ip, r1
 8000d06:	4463      	add	r3, ip
 8000d08:	2000      	movs	r0, #0
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	e6d3      	b.n	8000ab6 <__aeabi_dmul+0x86>
 8000d0e:	0025      	movs	r5, r4
 8000d10:	4305      	orrs	r5, r0
 8000d12:	d04a      	beq.n	8000daa <__aeabi_dmul+0x37a>
 8000d14:	2c00      	cmp	r4, #0
 8000d16:	d100      	bne.n	8000d1a <__aeabi_dmul+0x2ea>
 8000d18:	e0b0      	b.n	8000e7c <__aeabi_dmul+0x44c>
 8000d1a:	0020      	movs	r0, r4
 8000d1c:	f000 fdf0 	bl	8001900 <__clzsi2>
 8000d20:	0001      	movs	r1, r0
 8000d22:	0002      	movs	r2, r0
 8000d24:	390b      	subs	r1, #11
 8000d26:	231d      	movs	r3, #29
 8000d28:	0010      	movs	r0, r2
 8000d2a:	1a5b      	subs	r3, r3, r1
 8000d2c:	0031      	movs	r1, r6
 8000d2e:	0035      	movs	r5, r6
 8000d30:	3808      	subs	r0, #8
 8000d32:	4084      	lsls	r4, r0
 8000d34:	40d9      	lsrs	r1, r3
 8000d36:	4085      	lsls	r5, r0
 8000d38:	430c      	orrs	r4, r1
 8000d3a:	4826      	ldr	r0, [pc, #152]	; (8000dd4 <__aeabi_dmul+0x3a4>)
 8000d3c:	1a83      	subs	r3, r0, r2
 8000d3e:	9300      	str	r3, [sp, #0]
 8000d40:	2300      	movs	r3, #0
 8000d42:	4699      	mov	r9, r3
 8000d44:	469b      	mov	fp, r3
 8000d46:	e697      	b.n	8000a78 <__aeabi_dmul+0x48>
 8000d48:	0005      	movs	r5, r0
 8000d4a:	4325      	orrs	r5, r4
 8000d4c:	d126      	bne.n	8000d9c <__aeabi_dmul+0x36c>
 8000d4e:	2208      	movs	r2, #8
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	2302      	movs	r3, #2
 8000d54:	2400      	movs	r4, #0
 8000d56:	4691      	mov	r9, r2
 8000d58:	469b      	mov	fp, r3
 8000d5a:	e68d      	b.n	8000a78 <__aeabi_dmul+0x48>
 8000d5c:	4652      	mov	r2, sl
 8000d5e:	9b00      	ldr	r3, [sp, #0]
 8000d60:	4332      	orrs	r2, r6
 8000d62:	d110      	bne.n	8000d86 <__aeabi_dmul+0x356>
 8000d64:	4915      	ldr	r1, [pc, #84]	; (8000dbc <__aeabi_dmul+0x38c>)
 8000d66:	2600      	movs	r6, #0
 8000d68:	468c      	mov	ip, r1
 8000d6a:	4463      	add	r3, ip
 8000d6c:	4649      	mov	r1, r9
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	2302      	movs	r3, #2
 8000d72:	4319      	orrs	r1, r3
 8000d74:	4689      	mov	r9, r1
 8000d76:	2002      	movs	r0, #2
 8000d78:	e69d      	b.n	8000ab6 <__aeabi_dmul+0x86>
 8000d7a:	465b      	mov	r3, fp
 8000d7c:	9701      	str	r7, [sp, #4]
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d000      	beq.n	8000d84 <__aeabi_dmul+0x354>
 8000d82:	e6ad      	b.n	8000ae0 <__aeabi_dmul+0xb0>
 8000d84:	e6c3      	b.n	8000b0e <__aeabi_dmul+0xde>
 8000d86:	4a0d      	ldr	r2, [pc, #52]	; (8000dbc <__aeabi_dmul+0x38c>)
 8000d88:	2003      	movs	r0, #3
 8000d8a:	4694      	mov	ip, r2
 8000d8c:	4463      	add	r3, ip
 8000d8e:	464a      	mov	r2, r9
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	2303      	movs	r3, #3
 8000d94:	431a      	orrs	r2, r3
 8000d96:	4691      	mov	r9, r2
 8000d98:	4652      	mov	r2, sl
 8000d9a:	e68c      	b.n	8000ab6 <__aeabi_dmul+0x86>
 8000d9c:	220c      	movs	r2, #12
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2303      	movs	r3, #3
 8000da2:	0005      	movs	r5, r0
 8000da4:	4691      	mov	r9, r2
 8000da6:	469b      	mov	fp, r3
 8000da8:	e666      	b.n	8000a78 <__aeabi_dmul+0x48>
 8000daa:	2304      	movs	r3, #4
 8000dac:	4699      	mov	r9, r3
 8000dae:	2300      	movs	r3, #0
 8000db0:	9300      	str	r3, [sp, #0]
 8000db2:	3301      	adds	r3, #1
 8000db4:	2400      	movs	r4, #0
 8000db6:	469b      	mov	fp, r3
 8000db8:	e65e      	b.n	8000a78 <__aeabi_dmul+0x48>
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	000007ff 	.word	0x000007ff
 8000dc0:	fffffc01 	.word	0xfffffc01
 8000dc4:	0800532c 	.word	0x0800532c
 8000dc8:	000003ff 	.word	0x000003ff
 8000dcc:	feffffff 	.word	0xfeffffff
 8000dd0:	000007fe 	.word	0x000007fe
 8000dd4:	fffffc0d 	.word	0xfffffc0d
 8000dd8:	4649      	mov	r1, r9
 8000dda:	2301      	movs	r3, #1
 8000ddc:	4319      	orrs	r1, r3
 8000dde:	4689      	mov	r9, r1
 8000de0:	2600      	movs	r6, #0
 8000de2:	2001      	movs	r0, #1
 8000de4:	e667      	b.n	8000ab6 <__aeabi_dmul+0x86>
 8000de6:	2300      	movs	r3, #0
 8000de8:	2480      	movs	r4, #128	; 0x80
 8000dea:	2500      	movs	r5, #0
 8000dec:	4a43      	ldr	r2, [pc, #268]	; (8000efc <__aeabi_dmul+0x4cc>)
 8000dee:	9301      	str	r3, [sp, #4]
 8000df0:	0324      	lsls	r4, r4, #12
 8000df2:	e67e      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000df4:	2001      	movs	r0, #1
 8000df6:	1a40      	subs	r0, r0, r1
 8000df8:	2838      	cmp	r0, #56	; 0x38
 8000dfa:	dd00      	ble.n	8000dfe <__aeabi_dmul+0x3ce>
 8000dfc:	e676      	b.n	8000aec <__aeabi_dmul+0xbc>
 8000dfe:	281f      	cmp	r0, #31
 8000e00:	dd5b      	ble.n	8000eba <__aeabi_dmul+0x48a>
 8000e02:	221f      	movs	r2, #31
 8000e04:	0023      	movs	r3, r4
 8000e06:	4252      	negs	r2, r2
 8000e08:	1a51      	subs	r1, r2, r1
 8000e0a:	40cb      	lsrs	r3, r1
 8000e0c:	0019      	movs	r1, r3
 8000e0e:	2820      	cmp	r0, #32
 8000e10:	d003      	beq.n	8000e1a <__aeabi_dmul+0x3ea>
 8000e12:	4a3b      	ldr	r2, [pc, #236]	; (8000f00 <__aeabi_dmul+0x4d0>)
 8000e14:	4462      	add	r2, ip
 8000e16:	4094      	lsls	r4, r2
 8000e18:	4325      	orrs	r5, r4
 8000e1a:	1e6a      	subs	r2, r5, #1
 8000e1c:	4195      	sbcs	r5, r2
 8000e1e:	002a      	movs	r2, r5
 8000e20:	430a      	orrs	r2, r1
 8000e22:	2107      	movs	r1, #7
 8000e24:	000d      	movs	r5, r1
 8000e26:	2400      	movs	r4, #0
 8000e28:	4015      	ands	r5, r2
 8000e2a:	4211      	tst	r1, r2
 8000e2c:	d05b      	beq.n	8000ee6 <__aeabi_dmul+0x4b6>
 8000e2e:	210f      	movs	r1, #15
 8000e30:	2400      	movs	r4, #0
 8000e32:	4011      	ands	r1, r2
 8000e34:	2904      	cmp	r1, #4
 8000e36:	d053      	beq.n	8000ee0 <__aeabi_dmul+0x4b0>
 8000e38:	1d11      	adds	r1, r2, #4
 8000e3a:	4291      	cmp	r1, r2
 8000e3c:	4192      	sbcs	r2, r2
 8000e3e:	4252      	negs	r2, r2
 8000e40:	18a4      	adds	r4, r4, r2
 8000e42:	000a      	movs	r2, r1
 8000e44:	0223      	lsls	r3, r4, #8
 8000e46:	d54b      	bpl.n	8000ee0 <__aeabi_dmul+0x4b0>
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2400      	movs	r4, #0
 8000e4c:	2500      	movs	r5, #0
 8000e4e:	e650      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	031b      	lsls	r3, r3, #12
 8000e54:	421c      	tst	r4, r3
 8000e56:	d009      	beq.n	8000e6c <__aeabi_dmul+0x43c>
 8000e58:	421e      	tst	r6, r3
 8000e5a:	d107      	bne.n	8000e6c <__aeabi_dmul+0x43c>
 8000e5c:	4333      	orrs	r3, r6
 8000e5e:	031c      	lsls	r4, r3, #12
 8000e60:	4643      	mov	r3, r8
 8000e62:	0015      	movs	r5, r2
 8000e64:	0b24      	lsrs	r4, r4, #12
 8000e66:	4a25      	ldr	r2, [pc, #148]	; (8000efc <__aeabi_dmul+0x4cc>)
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	e642      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000e6c:	2280      	movs	r2, #128	; 0x80
 8000e6e:	0312      	lsls	r2, r2, #12
 8000e70:	4314      	orrs	r4, r2
 8000e72:	0324      	lsls	r4, r4, #12
 8000e74:	4a21      	ldr	r2, [pc, #132]	; (8000efc <__aeabi_dmul+0x4cc>)
 8000e76:	0b24      	lsrs	r4, r4, #12
 8000e78:	9701      	str	r7, [sp, #4]
 8000e7a:	e63a      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000e7c:	f000 fd40 	bl	8001900 <__clzsi2>
 8000e80:	0001      	movs	r1, r0
 8000e82:	0002      	movs	r2, r0
 8000e84:	3115      	adds	r1, #21
 8000e86:	3220      	adds	r2, #32
 8000e88:	291c      	cmp	r1, #28
 8000e8a:	dc00      	bgt.n	8000e8e <__aeabi_dmul+0x45e>
 8000e8c:	e74b      	b.n	8000d26 <__aeabi_dmul+0x2f6>
 8000e8e:	0034      	movs	r4, r6
 8000e90:	3808      	subs	r0, #8
 8000e92:	2500      	movs	r5, #0
 8000e94:	4084      	lsls	r4, r0
 8000e96:	e750      	b.n	8000d3a <__aeabi_dmul+0x30a>
 8000e98:	f000 fd32 	bl	8001900 <__clzsi2>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	001a      	movs	r2, r3
 8000ea0:	3215      	adds	r2, #21
 8000ea2:	3020      	adds	r0, #32
 8000ea4:	2a1c      	cmp	r2, #28
 8000ea6:	dc00      	bgt.n	8000eaa <__aeabi_dmul+0x47a>
 8000ea8:	e71e      	b.n	8000ce8 <__aeabi_dmul+0x2b8>
 8000eaa:	4656      	mov	r6, sl
 8000eac:	3b08      	subs	r3, #8
 8000eae:	2200      	movs	r2, #0
 8000eb0:	409e      	lsls	r6, r3
 8000eb2:	e723      	b.n	8000cfc <__aeabi_dmul+0x2cc>
 8000eb4:	9b00      	ldr	r3, [sp, #0]
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	e6e6      	b.n	8000c88 <__aeabi_dmul+0x258>
 8000eba:	4912      	ldr	r1, [pc, #72]	; (8000f04 <__aeabi_dmul+0x4d4>)
 8000ebc:	0022      	movs	r2, r4
 8000ebe:	4461      	add	r1, ip
 8000ec0:	002e      	movs	r6, r5
 8000ec2:	408d      	lsls	r5, r1
 8000ec4:	408a      	lsls	r2, r1
 8000ec6:	40c6      	lsrs	r6, r0
 8000ec8:	1e69      	subs	r1, r5, #1
 8000eca:	418d      	sbcs	r5, r1
 8000ecc:	4332      	orrs	r2, r6
 8000ece:	432a      	orrs	r2, r5
 8000ed0:	40c4      	lsrs	r4, r0
 8000ed2:	0753      	lsls	r3, r2, #29
 8000ed4:	d0b6      	beq.n	8000e44 <__aeabi_dmul+0x414>
 8000ed6:	210f      	movs	r1, #15
 8000ed8:	4011      	ands	r1, r2
 8000eda:	2904      	cmp	r1, #4
 8000edc:	d1ac      	bne.n	8000e38 <__aeabi_dmul+0x408>
 8000ede:	e7b1      	b.n	8000e44 <__aeabi_dmul+0x414>
 8000ee0:	0765      	lsls	r5, r4, #29
 8000ee2:	0264      	lsls	r4, r4, #9
 8000ee4:	0b24      	lsrs	r4, r4, #12
 8000ee6:	08d2      	lsrs	r2, r2, #3
 8000ee8:	4315      	orrs	r5, r2
 8000eea:	2200      	movs	r2, #0
 8000eec:	e601      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000eee:	2280      	movs	r2, #128	; 0x80
 8000ef0:	0312      	lsls	r2, r2, #12
 8000ef2:	4314      	orrs	r4, r2
 8000ef4:	0324      	lsls	r4, r4, #12
 8000ef6:	4a01      	ldr	r2, [pc, #4]	; (8000efc <__aeabi_dmul+0x4cc>)
 8000ef8:	0b24      	lsrs	r4, r4, #12
 8000efa:	e5fa      	b.n	8000af2 <__aeabi_dmul+0xc2>
 8000efc:	000007ff 	.word	0x000007ff
 8000f00:	0000043e 	.word	0x0000043e
 8000f04:	0000041e 	.word	0x0000041e

08000f08 <__aeabi_dsub>:
 8000f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f0a:	4657      	mov	r7, sl
 8000f0c:	464e      	mov	r6, r9
 8000f0e:	4645      	mov	r5, r8
 8000f10:	46de      	mov	lr, fp
 8000f12:	b5e0      	push	{r5, r6, r7, lr}
 8000f14:	001e      	movs	r6, r3
 8000f16:	0017      	movs	r7, r2
 8000f18:	004a      	lsls	r2, r1, #1
 8000f1a:	030b      	lsls	r3, r1, #12
 8000f1c:	0d52      	lsrs	r2, r2, #21
 8000f1e:	0a5b      	lsrs	r3, r3, #9
 8000f20:	4690      	mov	r8, r2
 8000f22:	0f42      	lsrs	r2, r0, #29
 8000f24:	431a      	orrs	r2, r3
 8000f26:	0fcd      	lsrs	r5, r1, #31
 8000f28:	4ccd      	ldr	r4, [pc, #820]	; (8001260 <__aeabi_dsub+0x358>)
 8000f2a:	0331      	lsls	r1, r6, #12
 8000f2c:	00c3      	lsls	r3, r0, #3
 8000f2e:	4694      	mov	ip, r2
 8000f30:	0070      	lsls	r0, r6, #1
 8000f32:	0f7a      	lsrs	r2, r7, #29
 8000f34:	0a49      	lsrs	r1, r1, #9
 8000f36:	00ff      	lsls	r7, r7, #3
 8000f38:	469a      	mov	sl, r3
 8000f3a:	46b9      	mov	r9, r7
 8000f3c:	0d40      	lsrs	r0, r0, #21
 8000f3e:	0ff6      	lsrs	r6, r6, #31
 8000f40:	4311      	orrs	r1, r2
 8000f42:	42a0      	cmp	r0, r4
 8000f44:	d100      	bne.n	8000f48 <__aeabi_dsub+0x40>
 8000f46:	e0b1      	b.n	80010ac <__aeabi_dsub+0x1a4>
 8000f48:	2201      	movs	r2, #1
 8000f4a:	4056      	eors	r6, r2
 8000f4c:	46b3      	mov	fp, r6
 8000f4e:	42b5      	cmp	r5, r6
 8000f50:	d100      	bne.n	8000f54 <__aeabi_dsub+0x4c>
 8000f52:	e088      	b.n	8001066 <__aeabi_dsub+0x15e>
 8000f54:	4642      	mov	r2, r8
 8000f56:	1a12      	subs	r2, r2, r0
 8000f58:	2a00      	cmp	r2, #0
 8000f5a:	dc00      	bgt.n	8000f5e <__aeabi_dsub+0x56>
 8000f5c:	e0ae      	b.n	80010bc <__aeabi_dsub+0x1b4>
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d100      	bne.n	8000f64 <__aeabi_dsub+0x5c>
 8000f62:	e0c1      	b.n	80010e8 <__aeabi_dsub+0x1e0>
 8000f64:	48be      	ldr	r0, [pc, #760]	; (8001260 <__aeabi_dsub+0x358>)
 8000f66:	4580      	cmp	r8, r0
 8000f68:	d100      	bne.n	8000f6c <__aeabi_dsub+0x64>
 8000f6a:	e151      	b.n	8001210 <__aeabi_dsub+0x308>
 8000f6c:	2080      	movs	r0, #128	; 0x80
 8000f6e:	0400      	lsls	r0, r0, #16
 8000f70:	4301      	orrs	r1, r0
 8000f72:	2a38      	cmp	r2, #56	; 0x38
 8000f74:	dd00      	ble.n	8000f78 <__aeabi_dsub+0x70>
 8000f76:	e17b      	b.n	8001270 <__aeabi_dsub+0x368>
 8000f78:	2a1f      	cmp	r2, #31
 8000f7a:	dd00      	ble.n	8000f7e <__aeabi_dsub+0x76>
 8000f7c:	e1ee      	b.n	800135c <__aeabi_dsub+0x454>
 8000f7e:	2020      	movs	r0, #32
 8000f80:	003e      	movs	r6, r7
 8000f82:	1a80      	subs	r0, r0, r2
 8000f84:	000c      	movs	r4, r1
 8000f86:	40d6      	lsrs	r6, r2
 8000f88:	40d1      	lsrs	r1, r2
 8000f8a:	4087      	lsls	r7, r0
 8000f8c:	4662      	mov	r2, ip
 8000f8e:	4084      	lsls	r4, r0
 8000f90:	1a52      	subs	r2, r2, r1
 8000f92:	1e78      	subs	r0, r7, #1
 8000f94:	4187      	sbcs	r7, r0
 8000f96:	4694      	mov	ip, r2
 8000f98:	4334      	orrs	r4, r6
 8000f9a:	4327      	orrs	r7, r4
 8000f9c:	1bdc      	subs	r4, r3, r7
 8000f9e:	42a3      	cmp	r3, r4
 8000fa0:	419b      	sbcs	r3, r3
 8000fa2:	4662      	mov	r2, ip
 8000fa4:	425b      	negs	r3, r3
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	4699      	mov	r9, r3
 8000faa:	464b      	mov	r3, r9
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	d400      	bmi.n	8000fb2 <__aeabi_dsub+0xaa>
 8000fb0:	e118      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 8000fb2:	464b      	mov	r3, r9
 8000fb4:	0258      	lsls	r0, r3, #9
 8000fb6:	0a43      	lsrs	r3, r0, #9
 8000fb8:	4699      	mov	r9, r3
 8000fba:	464b      	mov	r3, r9
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_dsub+0xba>
 8000fc0:	e137      	b.n	8001232 <__aeabi_dsub+0x32a>
 8000fc2:	4648      	mov	r0, r9
 8000fc4:	f000 fc9c 	bl	8001900 <__clzsi2>
 8000fc8:	0001      	movs	r1, r0
 8000fca:	3908      	subs	r1, #8
 8000fcc:	2320      	movs	r3, #32
 8000fce:	0022      	movs	r2, r4
 8000fd0:	4648      	mov	r0, r9
 8000fd2:	1a5b      	subs	r3, r3, r1
 8000fd4:	40da      	lsrs	r2, r3
 8000fd6:	4088      	lsls	r0, r1
 8000fd8:	408c      	lsls	r4, r1
 8000fda:	4643      	mov	r3, r8
 8000fdc:	4310      	orrs	r0, r2
 8000fde:	4588      	cmp	r8, r1
 8000fe0:	dd00      	ble.n	8000fe4 <__aeabi_dsub+0xdc>
 8000fe2:	e136      	b.n	8001252 <__aeabi_dsub+0x34a>
 8000fe4:	1ac9      	subs	r1, r1, r3
 8000fe6:	1c4b      	adds	r3, r1, #1
 8000fe8:	2b1f      	cmp	r3, #31
 8000fea:	dd00      	ble.n	8000fee <__aeabi_dsub+0xe6>
 8000fec:	e0ea      	b.n	80011c4 <__aeabi_dsub+0x2bc>
 8000fee:	2220      	movs	r2, #32
 8000ff0:	0026      	movs	r6, r4
 8000ff2:	1ad2      	subs	r2, r2, r3
 8000ff4:	0001      	movs	r1, r0
 8000ff6:	4094      	lsls	r4, r2
 8000ff8:	40de      	lsrs	r6, r3
 8000ffa:	40d8      	lsrs	r0, r3
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	4091      	lsls	r1, r2
 8001000:	1e62      	subs	r2, r4, #1
 8001002:	4194      	sbcs	r4, r2
 8001004:	4681      	mov	r9, r0
 8001006:	4698      	mov	r8, r3
 8001008:	4331      	orrs	r1, r6
 800100a:	430c      	orrs	r4, r1
 800100c:	0763      	lsls	r3, r4, #29
 800100e:	d009      	beq.n	8001024 <__aeabi_dsub+0x11c>
 8001010:	230f      	movs	r3, #15
 8001012:	4023      	ands	r3, r4
 8001014:	2b04      	cmp	r3, #4
 8001016:	d005      	beq.n	8001024 <__aeabi_dsub+0x11c>
 8001018:	1d23      	adds	r3, r4, #4
 800101a:	42a3      	cmp	r3, r4
 800101c:	41a4      	sbcs	r4, r4
 800101e:	4264      	negs	r4, r4
 8001020:	44a1      	add	r9, r4
 8001022:	001c      	movs	r4, r3
 8001024:	464b      	mov	r3, r9
 8001026:	021b      	lsls	r3, r3, #8
 8001028:	d400      	bmi.n	800102c <__aeabi_dsub+0x124>
 800102a:	e0de      	b.n	80011ea <__aeabi_dsub+0x2e2>
 800102c:	4641      	mov	r1, r8
 800102e:	4b8c      	ldr	r3, [pc, #560]	; (8001260 <__aeabi_dsub+0x358>)
 8001030:	3101      	adds	r1, #1
 8001032:	4299      	cmp	r1, r3
 8001034:	d100      	bne.n	8001038 <__aeabi_dsub+0x130>
 8001036:	e0e7      	b.n	8001208 <__aeabi_dsub+0x300>
 8001038:	464b      	mov	r3, r9
 800103a:	488a      	ldr	r0, [pc, #552]	; (8001264 <__aeabi_dsub+0x35c>)
 800103c:	08e4      	lsrs	r4, r4, #3
 800103e:	4003      	ands	r3, r0
 8001040:	0018      	movs	r0, r3
 8001042:	0549      	lsls	r1, r1, #21
 8001044:	075b      	lsls	r3, r3, #29
 8001046:	0240      	lsls	r0, r0, #9
 8001048:	4323      	orrs	r3, r4
 800104a:	0d4a      	lsrs	r2, r1, #21
 800104c:	0b04      	lsrs	r4, r0, #12
 800104e:	0512      	lsls	r2, r2, #20
 8001050:	07ed      	lsls	r5, r5, #31
 8001052:	4322      	orrs	r2, r4
 8001054:	432a      	orrs	r2, r5
 8001056:	0018      	movs	r0, r3
 8001058:	0011      	movs	r1, r2
 800105a:	bcf0      	pop	{r4, r5, r6, r7}
 800105c:	46bb      	mov	fp, r7
 800105e:	46b2      	mov	sl, r6
 8001060:	46a9      	mov	r9, r5
 8001062:	46a0      	mov	r8, r4
 8001064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001066:	4642      	mov	r2, r8
 8001068:	1a12      	subs	r2, r2, r0
 800106a:	2a00      	cmp	r2, #0
 800106c:	dd52      	ble.n	8001114 <__aeabi_dsub+0x20c>
 800106e:	2800      	cmp	r0, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_dsub+0x16c>
 8001072:	e09c      	b.n	80011ae <__aeabi_dsub+0x2a6>
 8001074:	45a0      	cmp	r8, r4
 8001076:	d100      	bne.n	800107a <__aeabi_dsub+0x172>
 8001078:	e0ca      	b.n	8001210 <__aeabi_dsub+0x308>
 800107a:	2080      	movs	r0, #128	; 0x80
 800107c:	0400      	lsls	r0, r0, #16
 800107e:	4301      	orrs	r1, r0
 8001080:	2a38      	cmp	r2, #56	; 0x38
 8001082:	dd00      	ble.n	8001086 <__aeabi_dsub+0x17e>
 8001084:	e149      	b.n	800131a <__aeabi_dsub+0x412>
 8001086:	2a1f      	cmp	r2, #31
 8001088:	dc00      	bgt.n	800108c <__aeabi_dsub+0x184>
 800108a:	e197      	b.n	80013bc <__aeabi_dsub+0x4b4>
 800108c:	0010      	movs	r0, r2
 800108e:	000e      	movs	r6, r1
 8001090:	3820      	subs	r0, #32
 8001092:	40c6      	lsrs	r6, r0
 8001094:	2a20      	cmp	r2, #32
 8001096:	d004      	beq.n	80010a2 <__aeabi_dsub+0x19a>
 8001098:	2040      	movs	r0, #64	; 0x40
 800109a:	1a82      	subs	r2, r0, r2
 800109c:	4091      	lsls	r1, r2
 800109e:	430f      	orrs	r7, r1
 80010a0:	46b9      	mov	r9, r7
 80010a2:	464c      	mov	r4, r9
 80010a4:	1e62      	subs	r2, r4, #1
 80010a6:	4194      	sbcs	r4, r2
 80010a8:	4334      	orrs	r4, r6
 80010aa:	e13a      	b.n	8001322 <__aeabi_dsub+0x41a>
 80010ac:	000a      	movs	r2, r1
 80010ae:	433a      	orrs	r2, r7
 80010b0:	d028      	beq.n	8001104 <__aeabi_dsub+0x1fc>
 80010b2:	46b3      	mov	fp, r6
 80010b4:	42b5      	cmp	r5, r6
 80010b6:	d02b      	beq.n	8001110 <__aeabi_dsub+0x208>
 80010b8:	4a6b      	ldr	r2, [pc, #428]	; (8001268 <__aeabi_dsub+0x360>)
 80010ba:	4442      	add	r2, r8
 80010bc:	2a00      	cmp	r2, #0
 80010be:	d05d      	beq.n	800117c <__aeabi_dsub+0x274>
 80010c0:	4642      	mov	r2, r8
 80010c2:	4644      	mov	r4, r8
 80010c4:	1a82      	subs	r2, r0, r2
 80010c6:	2c00      	cmp	r4, #0
 80010c8:	d000      	beq.n	80010cc <__aeabi_dsub+0x1c4>
 80010ca:	e0f5      	b.n	80012b8 <__aeabi_dsub+0x3b0>
 80010cc:	4665      	mov	r5, ip
 80010ce:	431d      	orrs	r5, r3
 80010d0:	d100      	bne.n	80010d4 <__aeabi_dsub+0x1cc>
 80010d2:	e19c      	b.n	800140e <__aeabi_dsub+0x506>
 80010d4:	1e55      	subs	r5, r2, #1
 80010d6:	2a01      	cmp	r2, #1
 80010d8:	d100      	bne.n	80010dc <__aeabi_dsub+0x1d4>
 80010da:	e1fb      	b.n	80014d4 <__aeabi_dsub+0x5cc>
 80010dc:	4c60      	ldr	r4, [pc, #384]	; (8001260 <__aeabi_dsub+0x358>)
 80010de:	42a2      	cmp	r2, r4
 80010e0:	d100      	bne.n	80010e4 <__aeabi_dsub+0x1dc>
 80010e2:	e1bd      	b.n	8001460 <__aeabi_dsub+0x558>
 80010e4:	002a      	movs	r2, r5
 80010e6:	e0f0      	b.n	80012ca <__aeabi_dsub+0x3c2>
 80010e8:	0008      	movs	r0, r1
 80010ea:	4338      	orrs	r0, r7
 80010ec:	d100      	bne.n	80010f0 <__aeabi_dsub+0x1e8>
 80010ee:	e0c3      	b.n	8001278 <__aeabi_dsub+0x370>
 80010f0:	1e50      	subs	r0, r2, #1
 80010f2:	2a01      	cmp	r2, #1
 80010f4:	d100      	bne.n	80010f8 <__aeabi_dsub+0x1f0>
 80010f6:	e1a8      	b.n	800144a <__aeabi_dsub+0x542>
 80010f8:	4c59      	ldr	r4, [pc, #356]	; (8001260 <__aeabi_dsub+0x358>)
 80010fa:	42a2      	cmp	r2, r4
 80010fc:	d100      	bne.n	8001100 <__aeabi_dsub+0x1f8>
 80010fe:	e087      	b.n	8001210 <__aeabi_dsub+0x308>
 8001100:	0002      	movs	r2, r0
 8001102:	e736      	b.n	8000f72 <__aeabi_dsub+0x6a>
 8001104:	2201      	movs	r2, #1
 8001106:	4056      	eors	r6, r2
 8001108:	46b3      	mov	fp, r6
 800110a:	42b5      	cmp	r5, r6
 800110c:	d000      	beq.n	8001110 <__aeabi_dsub+0x208>
 800110e:	e721      	b.n	8000f54 <__aeabi_dsub+0x4c>
 8001110:	4a55      	ldr	r2, [pc, #340]	; (8001268 <__aeabi_dsub+0x360>)
 8001112:	4442      	add	r2, r8
 8001114:	2a00      	cmp	r2, #0
 8001116:	d100      	bne.n	800111a <__aeabi_dsub+0x212>
 8001118:	e0b5      	b.n	8001286 <__aeabi_dsub+0x37e>
 800111a:	4642      	mov	r2, r8
 800111c:	4644      	mov	r4, r8
 800111e:	1a82      	subs	r2, r0, r2
 8001120:	2c00      	cmp	r4, #0
 8001122:	d100      	bne.n	8001126 <__aeabi_dsub+0x21e>
 8001124:	e138      	b.n	8001398 <__aeabi_dsub+0x490>
 8001126:	4e4e      	ldr	r6, [pc, #312]	; (8001260 <__aeabi_dsub+0x358>)
 8001128:	42b0      	cmp	r0, r6
 800112a:	d100      	bne.n	800112e <__aeabi_dsub+0x226>
 800112c:	e1de      	b.n	80014ec <__aeabi_dsub+0x5e4>
 800112e:	2680      	movs	r6, #128	; 0x80
 8001130:	4664      	mov	r4, ip
 8001132:	0436      	lsls	r6, r6, #16
 8001134:	4334      	orrs	r4, r6
 8001136:	46a4      	mov	ip, r4
 8001138:	2a38      	cmp	r2, #56	; 0x38
 800113a:	dd00      	ble.n	800113e <__aeabi_dsub+0x236>
 800113c:	e196      	b.n	800146c <__aeabi_dsub+0x564>
 800113e:	2a1f      	cmp	r2, #31
 8001140:	dd00      	ble.n	8001144 <__aeabi_dsub+0x23c>
 8001142:	e224      	b.n	800158e <__aeabi_dsub+0x686>
 8001144:	2620      	movs	r6, #32
 8001146:	1ab4      	subs	r4, r6, r2
 8001148:	46a2      	mov	sl, r4
 800114a:	4664      	mov	r4, ip
 800114c:	4656      	mov	r6, sl
 800114e:	40b4      	lsls	r4, r6
 8001150:	46a1      	mov	r9, r4
 8001152:	001c      	movs	r4, r3
 8001154:	464e      	mov	r6, r9
 8001156:	40d4      	lsrs	r4, r2
 8001158:	4326      	orrs	r6, r4
 800115a:	0034      	movs	r4, r6
 800115c:	4656      	mov	r6, sl
 800115e:	40b3      	lsls	r3, r6
 8001160:	1e5e      	subs	r6, r3, #1
 8001162:	41b3      	sbcs	r3, r6
 8001164:	431c      	orrs	r4, r3
 8001166:	4663      	mov	r3, ip
 8001168:	40d3      	lsrs	r3, r2
 800116a:	18c9      	adds	r1, r1, r3
 800116c:	19e4      	adds	r4, r4, r7
 800116e:	42bc      	cmp	r4, r7
 8001170:	41bf      	sbcs	r7, r7
 8001172:	427f      	negs	r7, r7
 8001174:	46b9      	mov	r9, r7
 8001176:	4680      	mov	r8, r0
 8001178:	4489      	add	r9, r1
 800117a:	e0d8      	b.n	800132e <__aeabi_dsub+0x426>
 800117c:	4640      	mov	r0, r8
 800117e:	4c3b      	ldr	r4, [pc, #236]	; (800126c <__aeabi_dsub+0x364>)
 8001180:	3001      	adds	r0, #1
 8001182:	4220      	tst	r0, r4
 8001184:	d000      	beq.n	8001188 <__aeabi_dsub+0x280>
 8001186:	e0b4      	b.n	80012f2 <__aeabi_dsub+0x3ea>
 8001188:	4640      	mov	r0, r8
 800118a:	2800      	cmp	r0, #0
 800118c:	d000      	beq.n	8001190 <__aeabi_dsub+0x288>
 800118e:	e144      	b.n	800141a <__aeabi_dsub+0x512>
 8001190:	4660      	mov	r0, ip
 8001192:	4318      	orrs	r0, r3
 8001194:	d100      	bne.n	8001198 <__aeabi_dsub+0x290>
 8001196:	e190      	b.n	80014ba <__aeabi_dsub+0x5b2>
 8001198:	0008      	movs	r0, r1
 800119a:	4338      	orrs	r0, r7
 800119c:	d000      	beq.n	80011a0 <__aeabi_dsub+0x298>
 800119e:	e1aa      	b.n	80014f6 <__aeabi_dsub+0x5ee>
 80011a0:	4661      	mov	r1, ip
 80011a2:	08db      	lsrs	r3, r3, #3
 80011a4:	0749      	lsls	r1, r1, #29
 80011a6:	430b      	orrs	r3, r1
 80011a8:	4661      	mov	r1, ip
 80011aa:	08cc      	lsrs	r4, r1, #3
 80011ac:	e027      	b.n	80011fe <__aeabi_dsub+0x2f6>
 80011ae:	0008      	movs	r0, r1
 80011b0:	4338      	orrs	r0, r7
 80011b2:	d061      	beq.n	8001278 <__aeabi_dsub+0x370>
 80011b4:	1e50      	subs	r0, r2, #1
 80011b6:	2a01      	cmp	r2, #1
 80011b8:	d100      	bne.n	80011bc <__aeabi_dsub+0x2b4>
 80011ba:	e139      	b.n	8001430 <__aeabi_dsub+0x528>
 80011bc:	42a2      	cmp	r2, r4
 80011be:	d027      	beq.n	8001210 <__aeabi_dsub+0x308>
 80011c0:	0002      	movs	r2, r0
 80011c2:	e75d      	b.n	8001080 <__aeabi_dsub+0x178>
 80011c4:	0002      	movs	r2, r0
 80011c6:	391f      	subs	r1, #31
 80011c8:	40ca      	lsrs	r2, r1
 80011ca:	0011      	movs	r1, r2
 80011cc:	2b20      	cmp	r3, #32
 80011ce:	d003      	beq.n	80011d8 <__aeabi_dsub+0x2d0>
 80011d0:	2240      	movs	r2, #64	; 0x40
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	4098      	lsls	r0, r3
 80011d6:	4304      	orrs	r4, r0
 80011d8:	1e63      	subs	r3, r4, #1
 80011da:	419c      	sbcs	r4, r3
 80011dc:	2300      	movs	r3, #0
 80011de:	4699      	mov	r9, r3
 80011e0:	4698      	mov	r8, r3
 80011e2:	430c      	orrs	r4, r1
 80011e4:	0763      	lsls	r3, r4, #29
 80011e6:	d000      	beq.n	80011ea <__aeabi_dsub+0x2e2>
 80011e8:	e712      	b.n	8001010 <__aeabi_dsub+0x108>
 80011ea:	464b      	mov	r3, r9
 80011ec:	464a      	mov	r2, r9
 80011ee:	08e4      	lsrs	r4, r4, #3
 80011f0:	075b      	lsls	r3, r3, #29
 80011f2:	4323      	orrs	r3, r4
 80011f4:	08d4      	lsrs	r4, r2, #3
 80011f6:	4642      	mov	r2, r8
 80011f8:	4919      	ldr	r1, [pc, #100]	; (8001260 <__aeabi_dsub+0x358>)
 80011fa:	428a      	cmp	r2, r1
 80011fc:	d00e      	beq.n	800121c <__aeabi_dsub+0x314>
 80011fe:	0324      	lsls	r4, r4, #12
 8001200:	0552      	lsls	r2, r2, #21
 8001202:	0b24      	lsrs	r4, r4, #12
 8001204:	0d52      	lsrs	r2, r2, #21
 8001206:	e722      	b.n	800104e <__aeabi_dsub+0x146>
 8001208:	000a      	movs	r2, r1
 800120a:	2400      	movs	r4, #0
 800120c:	2300      	movs	r3, #0
 800120e:	e71e      	b.n	800104e <__aeabi_dsub+0x146>
 8001210:	08db      	lsrs	r3, r3, #3
 8001212:	4662      	mov	r2, ip
 8001214:	0752      	lsls	r2, r2, #29
 8001216:	4313      	orrs	r3, r2
 8001218:	4662      	mov	r2, ip
 800121a:	08d4      	lsrs	r4, r2, #3
 800121c:	001a      	movs	r2, r3
 800121e:	4322      	orrs	r2, r4
 8001220:	d100      	bne.n	8001224 <__aeabi_dsub+0x31c>
 8001222:	e1fc      	b.n	800161e <__aeabi_dsub+0x716>
 8001224:	2280      	movs	r2, #128	; 0x80
 8001226:	0312      	lsls	r2, r2, #12
 8001228:	4314      	orrs	r4, r2
 800122a:	0324      	lsls	r4, r4, #12
 800122c:	4a0c      	ldr	r2, [pc, #48]	; (8001260 <__aeabi_dsub+0x358>)
 800122e:	0b24      	lsrs	r4, r4, #12
 8001230:	e70d      	b.n	800104e <__aeabi_dsub+0x146>
 8001232:	0020      	movs	r0, r4
 8001234:	f000 fb64 	bl	8001900 <__clzsi2>
 8001238:	0001      	movs	r1, r0
 800123a:	3118      	adds	r1, #24
 800123c:	291f      	cmp	r1, #31
 800123e:	dc00      	bgt.n	8001242 <__aeabi_dsub+0x33a>
 8001240:	e6c4      	b.n	8000fcc <__aeabi_dsub+0xc4>
 8001242:	3808      	subs	r0, #8
 8001244:	4084      	lsls	r4, r0
 8001246:	4643      	mov	r3, r8
 8001248:	0020      	movs	r0, r4
 800124a:	2400      	movs	r4, #0
 800124c:	4588      	cmp	r8, r1
 800124e:	dc00      	bgt.n	8001252 <__aeabi_dsub+0x34a>
 8001250:	e6c8      	b.n	8000fe4 <__aeabi_dsub+0xdc>
 8001252:	4a04      	ldr	r2, [pc, #16]	; (8001264 <__aeabi_dsub+0x35c>)
 8001254:	1a5b      	subs	r3, r3, r1
 8001256:	4010      	ands	r0, r2
 8001258:	4698      	mov	r8, r3
 800125a:	4681      	mov	r9, r0
 800125c:	e6d6      	b.n	800100c <__aeabi_dsub+0x104>
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	000007ff 	.word	0x000007ff
 8001264:	ff7fffff 	.word	0xff7fffff
 8001268:	fffff801 	.word	0xfffff801
 800126c:	000007fe 	.word	0x000007fe
 8001270:	430f      	orrs	r7, r1
 8001272:	1e7a      	subs	r2, r7, #1
 8001274:	4197      	sbcs	r7, r2
 8001276:	e691      	b.n	8000f9c <__aeabi_dsub+0x94>
 8001278:	4661      	mov	r1, ip
 800127a:	08db      	lsrs	r3, r3, #3
 800127c:	0749      	lsls	r1, r1, #29
 800127e:	430b      	orrs	r3, r1
 8001280:	4661      	mov	r1, ip
 8001282:	08cc      	lsrs	r4, r1, #3
 8001284:	e7b8      	b.n	80011f8 <__aeabi_dsub+0x2f0>
 8001286:	4640      	mov	r0, r8
 8001288:	4cd3      	ldr	r4, [pc, #844]	; (80015d8 <__aeabi_dsub+0x6d0>)
 800128a:	3001      	adds	r0, #1
 800128c:	4220      	tst	r0, r4
 800128e:	d000      	beq.n	8001292 <__aeabi_dsub+0x38a>
 8001290:	e0a2      	b.n	80013d8 <__aeabi_dsub+0x4d0>
 8001292:	4640      	mov	r0, r8
 8001294:	2800      	cmp	r0, #0
 8001296:	d000      	beq.n	800129a <__aeabi_dsub+0x392>
 8001298:	e101      	b.n	800149e <__aeabi_dsub+0x596>
 800129a:	4660      	mov	r0, ip
 800129c:	4318      	orrs	r0, r3
 800129e:	d100      	bne.n	80012a2 <__aeabi_dsub+0x39a>
 80012a0:	e15e      	b.n	8001560 <__aeabi_dsub+0x658>
 80012a2:	0008      	movs	r0, r1
 80012a4:	4338      	orrs	r0, r7
 80012a6:	d000      	beq.n	80012aa <__aeabi_dsub+0x3a2>
 80012a8:	e15f      	b.n	800156a <__aeabi_dsub+0x662>
 80012aa:	4661      	mov	r1, ip
 80012ac:	08db      	lsrs	r3, r3, #3
 80012ae:	0749      	lsls	r1, r1, #29
 80012b0:	430b      	orrs	r3, r1
 80012b2:	4661      	mov	r1, ip
 80012b4:	08cc      	lsrs	r4, r1, #3
 80012b6:	e7a2      	b.n	80011fe <__aeabi_dsub+0x2f6>
 80012b8:	4dc8      	ldr	r5, [pc, #800]	; (80015dc <__aeabi_dsub+0x6d4>)
 80012ba:	42a8      	cmp	r0, r5
 80012bc:	d100      	bne.n	80012c0 <__aeabi_dsub+0x3b8>
 80012be:	e0cf      	b.n	8001460 <__aeabi_dsub+0x558>
 80012c0:	2580      	movs	r5, #128	; 0x80
 80012c2:	4664      	mov	r4, ip
 80012c4:	042d      	lsls	r5, r5, #16
 80012c6:	432c      	orrs	r4, r5
 80012c8:	46a4      	mov	ip, r4
 80012ca:	2a38      	cmp	r2, #56	; 0x38
 80012cc:	dc56      	bgt.n	800137c <__aeabi_dsub+0x474>
 80012ce:	2a1f      	cmp	r2, #31
 80012d0:	dd00      	ble.n	80012d4 <__aeabi_dsub+0x3cc>
 80012d2:	e0d1      	b.n	8001478 <__aeabi_dsub+0x570>
 80012d4:	2520      	movs	r5, #32
 80012d6:	001e      	movs	r6, r3
 80012d8:	1aad      	subs	r5, r5, r2
 80012da:	4664      	mov	r4, ip
 80012dc:	40ab      	lsls	r3, r5
 80012de:	40ac      	lsls	r4, r5
 80012e0:	40d6      	lsrs	r6, r2
 80012e2:	1e5d      	subs	r5, r3, #1
 80012e4:	41ab      	sbcs	r3, r5
 80012e6:	4334      	orrs	r4, r6
 80012e8:	4323      	orrs	r3, r4
 80012ea:	4664      	mov	r4, ip
 80012ec:	40d4      	lsrs	r4, r2
 80012ee:	1b09      	subs	r1, r1, r4
 80012f0:	e049      	b.n	8001386 <__aeabi_dsub+0x47e>
 80012f2:	4660      	mov	r0, ip
 80012f4:	1bdc      	subs	r4, r3, r7
 80012f6:	1a46      	subs	r6, r0, r1
 80012f8:	42a3      	cmp	r3, r4
 80012fa:	4180      	sbcs	r0, r0
 80012fc:	4240      	negs	r0, r0
 80012fe:	4681      	mov	r9, r0
 8001300:	0030      	movs	r0, r6
 8001302:	464e      	mov	r6, r9
 8001304:	1b80      	subs	r0, r0, r6
 8001306:	4681      	mov	r9, r0
 8001308:	0200      	lsls	r0, r0, #8
 800130a:	d476      	bmi.n	80013fa <__aeabi_dsub+0x4f2>
 800130c:	464b      	mov	r3, r9
 800130e:	4323      	orrs	r3, r4
 8001310:	d000      	beq.n	8001314 <__aeabi_dsub+0x40c>
 8001312:	e652      	b.n	8000fba <__aeabi_dsub+0xb2>
 8001314:	2400      	movs	r4, #0
 8001316:	2500      	movs	r5, #0
 8001318:	e771      	b.n	80011fe <__aeabi_dsub+0x2f6>
 800131a:	4339      	orrs	r1, r7
 800131c:	000c      	movs	r4, r1
 800131e:	1e62      	subs	r2, r4, #1
 8001320:	4194      	sbcs	r4, r2
 8001322:	18e4      	adds	r4, r4, r3
 8001324:	429c      	cmp	r4, r3
 8001326:	419b      	sbcs	r3, r3
 8001328:	425b      	negs	r3, r3
 800132a:	4463      	add	r3, ip
 800132c:	4699      	mov	r9, r3
 800132e:	464b      	mov	r3, r9
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	d400      	bmi.n	8001336 <__aeabi_dsub+0x42e>
 8001334:	e756      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 8001336:	2301      	movs	r3, #1
 8001338:	469c      	mov	ip, r3
 800133a:	4ba8      	ldr	r3, [pc, #672]	; (80015dc <__aeabi_dsub+0x6d4>)
 800133c:	44e0      	add	r8, ip
 800133e:	4598      	cmp	r8, r3
 8001340:	d038      	beq.n	80013b4 <__aeabi_dsub+0x4ac>
 8001342:	464b      	mov	r3, r9
 8001344:	48a6      	ldr	r0, [pc, #664]	; (80015e0 <__aeabi_dsub+0x6d8>)
 8001346:	2201      	movs	r2, #1
 8001348:	4003      	ands	r3, r0
 800134a:	0018      	movs	r0, r3
 800134c:	0863      	lsrs	r3, r4, #1
 800134e:	4014      	ands	r4, r2
 8001350:	431c      	orrs	r4, r3
 8001352:	07c3      	lsls	r3, r0, #31
 8001354:	431c      	orrs	r4, r3
 8001356:	0843      	lsrs	r3, r0, #1
 8001358:	4699      	mov	r9, r3
 800135a:	e657      	b.n	800100c <__aeabi_dsub+0x104>
 800135c:	0010      	movs	r0, r2
 800135e:	000e      	movs	r6, r1
 8001360:	3820      	subs	r0, #32
 8001362:	40c6      	lsrs	r6, r0
 8001364:	2a20      	cmp	r2, #32
 8001366:	d004      	beq.n	8001372 <__aeabi_dsub+0x46a>
 8001368:	2040      	movs	r0, #64	; 0x40
 800136a:	1a82      	subs	r2, r0, r2
 800136c:	4091      	lsls	r1, r2
 800136e:	430f      	orrs	r7, r1
 8001370:	46b9      	mov	r9, r7
 8001372:	464f      	mov	r7, r9
 8001374:	1e7a      	subs	r2, r7, #1
 8001376:	4197      	sbcs	r7, r2
 8001378:	4337      	orrs	r7, r6
 800137a:	e60f      	b.n	8000f9c <__aeabi_dsub+0x94>
 800137c:	4662      	mov	r2, ip
 800137e:	431a      	orrs	r2, r3
 8001380:	0013      	movs	r3, r2
 8001382:	1e5a      	subs	r2, r3, #1
 8001384:	4193      	sbcs	r3, r2
 8001386:	1afc      	subs	r4, r7, r3
 8001388:	42a7      	cmp	r7, r4
 800138a:	41bf      	sbcs	r7, r7
 800138c:	427f      	negs	r7, r7
 800138e:	1bcb      	subs	r3, r1, r7
 8001390:	4699      	mov	r9, r3
 8001392:	465d      	mov	r5, fp
 8001394:	4680      	mov	r8, r0
 8001396:	e608      	b.n	8000faa <__aeabi_dsub+0xa2>
 8001398:	4666      	mov	r6, ip
 800139a:	431e      	orrs	r6, r3
 800139c:	d100      	bne.n	80013a0 <__aeabi_dsub+0x498>
 800139e:	e0be      	b.n	800151e <__aeabi_dsub+0x616>
 80013a0:	1e56      	subs	r6, r2, #1
 80013a2:	2a01      	cmp	r2, #1
 80013a4:	d100      	bne.n	80013a8 <__aeabi_dsub+0x4a0>
 80013a6:	e109      	b.n	80015bc <__aeabi_dsub+0x6b4>
 80013a8:	4c8c      	ldr	r4, [pc, #560]	; (80015dc <__aeabi_dsub+0x6d4>)
 80013aa:	42a2      	cmp	r2, r4
 80013ac:	d100      	bne.n	80013b0 <__aeabi_dsub+0x4a8>
 80013ae:	e119      	b.n	80015e4 <__aeabi_dsub+0x6dc>
 80013b0:	0032      	movs	r2, r6
 80013b2:	e6c1      	b.n	8001138 <__aeabi_dsub+0x230>
 80013b4:	4642      	mov	r2, r8
 80013b6:	2400      	movs	r4, #0
 80013b8:	2300      	movs	r3, #0
 80013ba:	e648      	b.n	800104e <__aeabi_dsub+0x146>
 80013bc:	2020      	movs	r0, #32
 80013be:	000c      	movs	r4, r1
 80013c0:	1a80      	subs	r0, r0, r2
 80013c2:	003e      	movs	r6, r7
 80013c4:	4087      	lsls	r7, r0
 80013c6:	4084      	lsls	r4, r0
 80013c8:	40d6      	lsrs	r6, r2
 80013ca:	1e78      	subs	r0, r7, #1
 80013cc:	4187      	sbcs	r7, r0
 80013ce:	40d1      	lsrs	r1, r2
 80013d0:	4334      	orrs	r4, r6
 80013d2:	433c      	orrs	r4, r7
 80013d4:	448c      	add	ip, r1
 80013d6:	e7a4      	b.n	8001322 <__aeabi_dsub+0x41a>
 80013d8:	4a80      	ldr	r2, [pc, #512]	; (80015dc <__aeabi_dsub+0x6d4>)
 80013da:	4290      	cmp	r0, r2
 80013dc:	d100      	bne.n	80013e0 <__aeabi_dsub+0x4d8>
 80013de:	e0e9      	b.n	80015b4 <__aeabi_dsub+0x6ac>
 80013e0:	19df      	adds	r7, r3, r7
 80013e2:	429f      	cmp	r7, r3
 80013e4:	419b      	sbcs	r3, r3
 80013e6:	4461      	add	r1, ip
 80013e8:	425b      	negs	r3, r3
 80013ea:	18c9      	adds	r1, r1, r3
 80013ec:	07cc      	lsls	r4, r1, #31
 80013ee:	087f      	lsrs	r7, r7, #1
 80013f0:	084b      	lsrs	r3, r1, #1
 80013f2:	4699      	mov	r9, r3
 80013f4:	4680      	mov	r8, r0
 80013f6:	433c      	orrs	r4, r7
 80013f8:	e6f4      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 80013fa:	1afc      	subs	r4, r7, r3
 80013fc:	42a7      	cmp	r7, r4
 80013fe:	41bf      	sbcs	r7, r7
 8001400:	4663      	mov	r3, ip
 8001402:	427f      	negs	r7, r7
 8001404:	1ac9      	subs	r1, r1, r3
 8001406:	1bcb      	subs	r3, r1, r7
 8001408:	4699      	mov	r9, r3
 800140a:	465d      	mov	r5, fp
 800140c:	e5d5      	b.n	8000fba <__aeabi_dsub+0xb2>
 800140e:	08ff      	lsrs	r7, r7, #3
 8001410:	074b      	lsls	r3, r1, #29
 8001412:	465d      	mov	r5, fp
 8001414:	433b      	orrs	r3, r7
 8001416:	08cc      	lsrs	r4, r1, #3
 8001418:	e6ee      	b.n	80011f8 <__aeabi_dsub+0x2f0>
 800141a:	4662      	mov	r2, ip
 800141c:	431a      	orrs	r2, r3
 800141e:	d000      	beq.n	8001422 <__aeabi_dsub+0x51a>
 8001420:	e082      	b.n	8001528 <__aeabi_dsub+0x620>
 8001422:	000b      	movs	r3, r1
 8001424:	433b      	orrs	r3, r7
 8001426:	d11b      	bne.n	8001460 <__aeabi_dsub+0x558>
 8001428:	2480      	movs	r4, #128	; 0x80
 800142a:	2500      	movs	r5, #0
 800142c:	0324      	lsls	r4, r4, #12
 800142e:	e6f9      	b.n	8001224 <__aeabi_dsub+0x31c>
 8001430:	19dc      	adds	r4, r3, r7
 8001432:	429c      	cmp	r4, r3
 8001434:	419b      	sbcs	r3, r3
 8001436:	4461      	add	r1, ip
 8001438:	4689      	mov	r9, r1
 800143a:	425b      	negs	r3, r3
 800143c:	4499      	add	r9, r3
 800143e:	464b      	mov	r3, r9
 8001440:	021b      	lsls	r3, r3, #8
 8001442:	d444      	bmi.n	80014ce <__aeabi_dsub+0x5c6>
 8001444:	2301      	movs	r3, #1
 8001446:	4698      	mov	r8, r3
 8001448:	e6cc      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 800144a:	1bdc      	subs	r4, r3, r7
 800144c:	4662      	mov	r2, ip
 800144e:	42a3      	cmp	r3, r4
 8001450:	419b      	sbcs	r3, r3
 8001452:	1a51      	subs	r1, r2, r1
 8001454:	425b      	negs	r3, r3
 8001456:	1acb      	subs	r3, r1, r3
 8001458:	4699      	mov	r9, r3
 800145a:	2301      	movs	r3, #1
 800145c:	4698      	mov	r8, r3
 800145e:	e5a4      	b.n	8000faa <__aeabi_dsub+0xa2>
 8001460:	08ff      	lsrs	r7, r7, #3
 8001462:	074b      	lsls	r3, r1, #29
 8001464:	465d      	mov	r5, fp
 8001466:	433b      	orrs	r3, r7
 8001468:	08cc      	lsrs	r4, r1, #3
 800146a:	e6d7      	b.n	800121c <__aeabi_dsub+0x314>
 800146c:	4662      	mov	r2, ip
 800146e:	431a      	orrs	r2, r3
 8001470:	0014      	movs	r4, r2
 8001472:	1e63      	subs	r3, r4, #1
 8001474:	419c      	sbcs	r4, r3
 8001476:	e679      	b.n	800116c <__aeabi_dsub+0x264>
 8001478:	0015      	movs	r5, r2
 800147a:	4664      	mov	r4, ip
 800147c:	3d20      	subs	r5, #32
 800147e:	40ec      	lsrs	r4, r5
 8001480:	46a0      	mov	r8, r4
 8001482:	2a20      	cmp	r2, #32
 8001484:	d005      	beq.n	8001492 <__aeabi_dsub+0x58a>
 8001486:	2540      	movs	r5, #64	; 0x40
 8001488:	4664      	mov	r4, ip
 800148a:	1aaa      	subs	r2, r5, r2
 800148c:	4094      	lsls	r4, r2
 800148e:	4323      	orrs	r3, r4
 8001490:	469a      	mov	sl, r3
 8001492:	4654      	mov	r4, sl
 8001494:	1e63      	subs	r3, r4, #1
 8001496:	419c      	sbcs	r4, r3
 8001498:	4643      	mov	r3, r8
 800149a:	4323      	orrs	r3, r4
 800149c:	e773      	b.n	8001386 <__aeabi_dsub+0x47e>
 800149e:	4662      	mov	r2, ip
 80014a0:	431a      	orrs	r2, r3
 80014a2:	d023      	beq.n	80014ec <__aeabi_dsub+0x5e4>
 80014a4:	000a      	movs	r2, r1
 80014a6:	433a      	orrs	r2, r7
 80014a8:	d000      	beq.n	80014ac <__aeabi_dsub+0x5a4>
 80014aa:	e0a0      	b.n	80015ee <__aeabi_dsub+0x6e6>
 80014ac:	4662      	mov	r2, ip
 80014ae:	08db      	lsrs	r3, r3, #3
 80014b0:	0752      	lsls	r2, r2, #29
 80014b2:	4313      	orrs	r3, r2
 80014b4:	4662      	mov	r2, ip
 80014b6:	08d4      	lsrs	r4, r2, #3
 80014b8:	e6b0      	b.n	800121c <__aeabi_dsub+0x314>
 80014ba:	000b      	movs	r3, r1
 80014bc:	433b      	orrs	r3, r7
 80014be:	d100      	bne.n	80014c2 <__aeabi_dsub+0x5ba>
 80014c0:	e728      	b.n	8001314 <__aeabi_dsub+0x40c>
 80014c2:	08ff      	lsrs	r7, r7, #3
 80014c4:	074b      	lsls	r3, r1, #29
 80014c6:	465d      	mov	r5, fp
 80014c8:	433b      	orrs	r3, r7
 80014ca:	08cc      	lsrs	r4, r1, #3
 80014cc:	e697      	b.n	80011fe <__aeabi_dsub+0x2f6>
 80014ce:	2302      	movs	r3, #2
 80014d0:	4698      	mov	r8, r3
 80014d2:	e736      	b.n	8001342 <__aeabi_dsub+0x43a>
 80014d4:	1afc      	subs	r4, r7, r3
 80014d6:	42a7      	cmp	r7, r4
 80014d8:	41bf      	sbcs	r7, r7
 80014da:	4663      	mov	r3, ip
 80014dc:	427f      	negs	r7, r7
 80014de:	1ac9      	subs	r1, r1, r3
 80014e0:	1bcb      	subs	r3, r1, r7
 80014e2:	4699      	mov	r9, r3
 80014e4:	2301      	movs	r3, #1
 80014e6:	465d      	mov	r5, fp
 80014e8:	4698      	mov	r8, r3
 80014ea:	e55e      	b.n	8000faa <__aeabi_dsub+0xa2>
 80014ec:	074b      	lsls	r3, r1, #29
 80014ee:	08ff      	lsrs	r7, r7, #3
 80014f0:	433b      	orrs	r3, r7
 80014f2:	08cc      	lsrs	r4, r1, #3
 80014f4:	e692      	b.n	800121c <__aeabi_dsub+0x314>
 80014f6:	1bdc      	subs	r4, r3, r7
 80014f8:	4660      	mov	r0, ip
 80014fa:	42a3      	cmp	r3, r4
 80014fc:	41b6      	sbcs	r6, r6
 80014fe:	1a40      	subs	r0, r0, r1
 8001500:	4276      	negs	r6, r6
 8001502:	1b80      	subs	r0, r0, r6
 8001504:	4681      	mov	r9, r0
 8001506:	0200      	lsls	r0, r0, #8
 8001508:	d560      	bpl.n	80015cc <__aeabi_dsub+0x6c4>
 800150a:	1afc      	subs	r4, r7, r3
 800150c:	42a7      	cmp	r7, r4
 800150e:	41bf      	sbcs	r7, r7
 8001510:	4663      	mov	r3, ip
 8001512:	427f      	negs	r7, r7
 8001514:	1ac9      	subs	r1, r1, r3
 8001516:	1bcb      	subs	r3, r1, r7
 8001518:	4699      	mov	r9, r3
 800151a:	465d      	mov	r5, fp
 800151c:	e576      	b.n	800100c <__aeabi_dsub+0x104>
 800151e:	08ff      	lsrs	r7, r7, #3
 8001520:	074b      	lsls	r3, r1, #29
 8001522:	433b      	orrs	r3, r7
 8001524:	08cc      	lsrs	r4, r1, #3
 8001526:	e667      	b.n	80011f8 <__aeabi_dsub+0x2f0>
 8001528:	000a      	movs	r2, r1
 800152a:	08db      	lsrs	r3, r3, #3
 800152c:	433a      	orrs	r2, r7
 800152e:	d100      	bne.n	8001532 <__aeabi_dsub+0x62a>
 8001530:	e66f      	b.n	8001212 <__aeabi_dsub+0x30a>
 8001532:	4662      	mov	r2, ip
 8001534:	0752      	lsls	r2, r2, #29
 8001536:	4313      	orrs	r3, r2
 8001538:	4662      	mov	r2, ip
 800153a:	08d4      	lsrs	r4, r2, #3
 800153c:	2280      	movs	r2, #128	; 0x80
 800153e:	0312      	lsls	r2, r2, #12
 8001540:	4214      	tst	r4, r2
 8001542:	d007      	beq.n	8001554 <__aeabi_dsub+0x64c>
 8001544:	08c8      	lsrs	r0, r1, #3
 8001546:	4210      	tst	r0, r2
 8001548:	d104      	bne.n	8001554 <__aeabi_dsub+0x64c>
 800154a:	465d      	mov	r5, fp
 800154c:	0004      	movs	r4, r0
 800154e:	08fb      	lsrs	r3, r7, #3
 8001550:	0749      	lsls	r1, r1, #29
 8001552:	430b      	orrs	r3, r1
 8001554:	0f5a      	lsrs	r2, r3, #29
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	08db      	lsrs	r3, r3, #3
 800155a:	0752      	lsls	r2, r2, #29
 800155c:	4313      	orrs	r3, r2
 800155e:	e65d      	b.n	800121c <__aeabi_dsub+0x314>
 8001560:	074b      	lsls	r3, r1, #29
 8001562:	08ff      	lsrs	r7, r7, #3
 8001564:	433b      	orrs	r3, r7
 8001566:	08cc      	lsrs	r4, r1, #3
 8001568:	e649      	b.n	80011fe <__aeabi_dsub+0x2f6>
 800156a:	19dc      	adds	r4, r3, r7
 800156c:	429c      	cmp	r4, r3
 800156e:	419b      	sbcs	r3, r3
 8001570:	4461      	add	r1, ip
 8001572:	4689      	mov	r9, r1
 8001574:	425b      	negs	r3, r3
 8001576:	4499      	add	r9, r3
 8001578:	464b      	mov	r3, r9
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	d400      	bmi.n	8001580 <__aeabi_dsub+0x678>
 800157e:	e631      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 8001580:	464a      	mov	r2, r9
 8001582:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <__aeabi_dsub+0x6d8>)
 8001584:	401a      	ands	r2, r3
 8001586:	2301      	movs	r3, #1
 8001588:	4691      	mov	r9, r2
 800158a:	4698      	mov	r8, r3
 800158c:	e62a      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 800158e:	0016      	movs	r6, r2
 8001590:	4664      	mov	r4, ip
 8001592:	3e20      	subs	r6, #32
 8001594:	40f4      	lsrs	r4, r6
 8001596:	46a0      	mov	r8, r4
 8001598:	2a20      	cmp	r2, #32
 800159a:	d005      	beq.n	80015a8 <__aeabi_dsub+0x6a0>
 800159c:	2640      	movs	r6, #64	; 0x40
 800159e:	4664      	mov	r4, ip
 80015a0:	1ab2      	subs	r2, r6, r2
 80015a2:	4094      	lsls	r4, r2
 80015a4:	4323      	orrs	r3, r4
 80015a6:	469a      	mov	sl, r3
 80015a8:	4654      	mov	r4, sl
 80015aa:	1e63      	subs	r3, r4, #1
 80015ac:	419c      	sbcs	r4, r3
 80015ae:	4643      	mov	r3, r8
 80015b0:	431c      	orrs	r4, r3
 80015b2:	e5db      	b.n	800116c <__aeabi_dsub+0x264>
 80015b4:	0002      	movs	r2, r0
 80015b6:	2400      	movs	r4, #0
 80015b8:	2300      	movs	r3, #0
 80015ba:	e548      	b.n	800104e <__aeabi_dsub+0x146>
 80015bc:	19dc      	adds	r4, r3, r7
 80015be:	42bc      	cmp	r4, r7
 80015c0:	41bf      	sbcs	r7, r7
 80015c2:	4461      	add	r1, ip
 80015c4:	4689      	mov	r9, r1
 80015c6:	427f      	negs	r7, r7
 80015c8:	44b9      	add	r9, r7
 80015ca:	e738      	b.n	800143e <__aeabi_dsub+0x536>
 80015cc:	464b      	mov	r3, r9
 80015ce:	4323      	orrs	r3, r4
 80015d0:	d100      	bne.n	80015d4 <__aeabi_dsub+0x6cc>
 80015d2:	e69f      	b.n	8001314 <__aeabi_dsub+0x40c>
 80015d4:	e606      	b.n	80011e4 <__aeabi_dsub+0x2dc>
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	000007fe 	.word	0x000007fe
 80015dc:	000007ff 	.word	0x000007ff
 80015e0:	ff7fffff 	.word	0xff7fffff
 80015e4:	08ff      	lsrs	r7, r7, #3
 80015e6:	074b      	lsls	r3, r1, #29
 80015e8:	433b      	orrs	r3, r7
 80015ea:	08cc      	lsrs	r4, r1, #3
 80015ec:	e616      	b.n	800121c <__aeabi_dsub+0x314>
 80015ee:	4662      	mov	r2, ip
 80015f0:	08db      	lsrs	r3, r3, #3
 80015f2:	0752      	lsls	r2, r2, #29
 80015f4:	4313      	orrs	r3, r2
 80015f6:	4662      	mov	r2, ip
 80015f8:	08d4      	lsrs	r4, r2, #3
 80015fa:	2280      	movs	r2, #128	; 0x80
 80015fc:	0312      	lsls	r2, r2, #12
 80015fe:	4214      	tst	r4, r2
 8001600:	d007      	beq.n	8001612 <__aeabi_dsub+0x70a>
 8001602:	08c8      	lsrs	r0, r1, #3
 8001604:	4210      	tst	r0, r2
 8001606:	d104      	bne.n	8001612 <__aeabi_dsub+0x70a>
 8001608:	465d      	mov	r5, fp
 800160a:	0004      	movs	r4, r0
 800160c:	08fb      	lsrs	r3, r7, #3
 800160e:	0749      	lsls	r1, r1, #29
 8001610:	430b      	orrs	r3, r1
 8001612:	0f5a      	lsrs	r2, r3, #29
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	0752      	lsls	r2, r2, #29
 8001618:	08db      	lsrs	r3, r3, #3
 800161a:	4313      	orrs	r3, r2
 800161c:	e5fe      	b.n	800121c <__aeabi_dsub+0x314>
 800161e:	2300      	movs	r3, #0
 8001620:	4a01      	ldr	r2, [pc, #4]	; (8001628 <__aeabi_dsub+0x720>)
 8001622:	001c      	movs	r4, r3
 8001624:	e513      	b.n	800104e <__aeabi_dsub+0x146>
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	000007ff 	.word	0x000007ff

0800162c <__aeabi_d2iz>:
 800162c:	000a      	movs	r2, r1
 800162e:	b530      	push	{r4, r5, lr}
 8001630:	4c13      	ldr	r4, [pc, #76]	; (8001680 <__aeabi_d2iz+0x54>)
 8001632:	0053      	lsls	r3, r2, #1
 8001634:	0309      	lsls	r1, r1, #12
 8001636:	0005      	movs	r5, r0
 8001638:	0b09      	lsrs	r1, r1, #12
 800163a:	2000      	movs	r0, #0
 800163c:	0d5b      	lsrs	r3, r3, #21
 800163e:	0fd2      	lsrs	r2, r2, #31
 8001640:	42a3      	cmp	r3, r4
 8001642:	dd04      	ble.n	800164e <__aeabi_d2iz+0x22>
 8001644:	480f      	ldr	r0, [pc, #60]	; (8001684 <__aeabi_d2iz+0x58>)
 8001646:	4283      	cmp	r3, r0
 8001648:	dd02      	ble.n	8001650 <__aeabi_d2iz+0x24>
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <__aeabi_d2iz+0x5c>)
 800164c:	18d0      	adds	r0, r2, r3
 800164e:	bd30      	pop	{r4, r5, pc}
 8001650:	2080      	movs	r0, #128	; 0x80
 8001652:	0340      	lsls	r0, r0, #13
 8001654:	4301      	orrs	r1, r0
 8001656:	480d      	ldr	r0, [pc, #52]	; (800168c <__aeabi_d2iz+0x60>)
 8001658:	1ac0      	subs	r0, r0, r3
 800165a:	281f      	cmp	r0, #31
 800165c:	dd08      	ble.n	8001670 <__aeabi_d2iz+0x44>
 800165e:	480c      	ldr	r0, [pc, #48]	; (8001690 <__aeabi_d2iz+0x64>)
 8001660:	1ac3      	subs	r3, r0, r3
 8001662:	40d9      	lsrs	r1, r3
 8001664:	000b      	movs	r3, r1
 8001666:	4258      	negs	r0, r3
 8001668:	2a00      	cmp	r2, #0
 800166a:	d1f0      	bne.n	800164e <__aeabi_d2iz+0x22>
 800166c:	0018      	movs	r0, r3
 800166e:	e7ee      	b.n	800164e <__aeabi_d2iz+0x22>
 8001670:	4c08      	ldr	r4, [pc, #32]	; (8001694 <__aeabi_d2iz+0x68>)
 8001672:	40c5      	lsrs	r5, r0
 8001674:	46a4      	mov	ip, r4
 8001676:	4463      	add	r3, ip
 8001678:	4099      	lsls	r1, r3
 800167a:	000b      	movs	r3, r1
 800167c:	432b      	orrs	r3, r5
 800167e:	e7f2      	b.n	8001666 <__aeabi_d2iz+0x3a>
 8001680:	000003fe 	.word	0x000003fe
 8001684:	0000041d 	.word	0x0000041d
 8001688:	7fffffff 	.word	0x7fffffff
 800168c:	00000433 	.word	0x00000433
 8001690:	00000413 	.word	0x00000413
 8001694:	fffffbed 	.word	0xfffffbed

08001698 <__aeabi_ui2d>:
 8001698:	b510      	push	{r4, lr}
 800169a:	1e04      	subs	r4, r0, #0
 800169c:	d010      	beq.n	80016c0 <__aeabi_ui2d+0x28>
 800169e:	f000 f92f 	bl	8001900 <__clzsi2>
 80016a2:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <__aeabi_ui2d+0x48>)
 80016a4:	1a1b      	subs	r3, r3, r0
 80016a6:	280a      	cmp	r0, #10
 80016a8:	dc11      	bgt.n	80016ce <__aeabi_ui2d+0x36>
 80016aa:	220b      	movs	r2, #11
 80016ac:	0021      	movs	r1, r4
 80016ae:	1a12      	subs	r2, r2, r0
 80016b0:	40d1      	lsrs	r1, r2
 80016b2:	3015      	adds	r0, #21
 80016b4:	030a      	lsls	r2, r1, #12
 80016b6:	055b      	lsls	r3, r3, #21
 80016b8:	4084      	lsls	r4, r0
 80016ba:	0b12      	lsrs	r2, r2, #12
 80016bc:	0d5b      	lsrs	r3, r3, #21
 80016be:	e001      	b.n	80016c4 <__aeabi_ui2d+0x2c>
 80016c0:	2300      	movs	r3, #0
 80016c2:	2200      	movs	r2, #0
 80016c4:	051b      	lsls	r3, r3, #20
 80016c6:	4313      	orrs	r3, r2
 80016c8:	0020      	movs	r0, r4
 80016ca:	0019      	movs	r1, r3
 80016cc:	bd10      	pop	{r4, pc}
 80016ce:	0022      	movs	r2, r4
 80016d0:	380b      	subs	r0, #11
 80016d2:	4082      	lsls	r2, r0
 80016d4:	055b      	lsls	r3, r3, #21
 80016d6:	0312      	lsls	r2, r2, #12
 80016d8:	2400      	movs	r4, #0
 80016da:	0b12      	lsrs	r2, r2, #12
 80016dc:	0d5b      	lsrs	r3, r3, #21
 80016de:	e7f1      	b.n	80016c4 <__aeabi_ui2d+0x2c>
 80016e0:	0000041e 	.word	0x0000041e

080016e4 <__aeabi_f2d>:
 80016e4:	b570      	push	{r4, r5, r6, lr}
 80016e6:	0043      	lsls	r3, r0, #1
 80016e8:	0246      	lsls	r6, r0, #9
 80016ea:	0fc4      	lsrs	r4, r0, #31
 80016ec:	20fe      	movs	r0, #254	; 0xfe
 80016ee:	0e1b      	lsrs	r3, r3, #24
 80016f0:	1c59      	adds	r1, r3, #1
 80016f2:	0a75      	lsrs	r5, r6, #9
 80016f4:	4208      	tst	r0, r1
 80016f6:	d00c      	beq.n	8001712 <__aeabi_f2d+0x2e>
 80016f8:	22e0      	movs	r2, #224	; 0xe0
 80016fa:	0092      	lsls	r2, r2, #2
 80016fc:	4694      	mov	ip, r2
 80016fe:	076d      	lsls	r5, r5, #29
 8001700:	0b36      	lsrs	r6, r6, #12
 8001702:	4463      	add	r3, ip
 8001704:	051b      	lsls	r3, r3, #20
 8001706:	4333      	orrs	r3, r6
 8001708:	07e4      	lsls	r4, r4, #31
 800170a:	4323      	orrs	r3, r4
 800170c:	0028      	movs	r0, r5
 800170e:	0019      	movs	r1, r3
 8001710:	bd70      	pop	{r4, r5, r6, pc}
 8001712:	2b00      	cmp	r3, #0
 8001714:	d114      	bne.n	8001740 <__aeabi_f2d+0x5c>
 8001716:	2d00      	cmp	r5, #0
 8001718:	d01b      	beq.n	8001752 <__aeabi_f2d+0x6e>
 800171a:	0028      	movs	r0, r5
 800171c:	f000 f8f0 	bl	8001900 <__clzsi2>
 8001720:	280a      	cmp	r0, #10
 8001722:	dc1c      	bgt.n	800175e <__aeabi_f2d+0x7a>
 8001724:	230b      	movs	r3, #11
 8001726:	002e      	movs	r6, r5
 8001728:	1a1b      	subs	r3, r3, r0
 800172a:	40de      	lsrs	r6, r3
 800172c:	0003      	movs	r3, r0
 800172e:	3315      	adds	r3, #21
 8001730:	409d      	lsls	r5, r3
 8001732:	4a0e      	ldr	r2, [pc, #56]	; (800176c <__aeabi_f2d+0x88>)
 8001734:	0336      	lsls	r6, r6, #12
 8001736:	1a12      	subs	r2, r2, r0
 8001738:	0552      	lsls	r2, r2, #21
 800173a:	0b36      	lsrs	r6, r6, #12
 800173c:	0d53      	lsrs	r3, r2, #21
 800173e:	e7e1      	b.n	8001704 <__aeabi_f2d+0x20>
 8001740:	2d00      	cmp	r5, #0
 8001742:	d009      	beq.n	8001758 <__aeabi_f2d+0x74>
 8001744:	2280      	movs	r2, #128	; 0x80
 8001746:	0b36      	lsrs	r6, r6, #12
 8001748:	0312      	lsls	r2, r2, #12
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <__aeabi_f2d+0x8c>)
 800174c:	076d      	lsls	r5, r5, #29
 800174e:	4316      	orrs	r6, r2
 8001750:	e7d8      	b.n	8001704 <__aeabi_f2d+0x20>
 8001752:	2300      	movs	r3, #0
 8001754:	2600      	movs	r6, #0
 8001756:	e7d5      	b.n	8001704 <__aeabi_f2d+0x20>
 8001758:	2600      	movs	r6, #0
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <__aeabi_f2d+0x8c>)
 800175c:	e7d2      	b.n	8001704 <__aeabi_f2d+0x20>
 800175e:	0003      	movs	r3, r0
 8001760:	3b0b      	subs	r3, #11
 8001762:	409d      	lsls	r5, r3
 8001764:	002e      	movs	r6, r5
 8001766:	2500      	movs	r5, #0
 8001768:	e7e3      	b.n	8001732 <__aeabi_f2d+0x4e>
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	00000389 	.word	0x00000389
 8001770:	000007ff 	.word	0x000007ff

08001774 <__aeabi_d2f>:
 8001774:	0002      	movs	r2, r0
 8001776:	004b      	lsls	r3, r1, #1
 8001778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800177a:	0d5b      	lsrs	r3, r3, #21
 800177c:	030c      	lsls	r4, r1, #12
 800177e:	4e3d      	ldr	r6, [pc, #244]	; (8001874 <__aeabi_d2f+0x100>)
 8001780:	0a64      	lsrs	r4, r4, #9
 8001782:	0f40      	lsrs	r0, r0, #29
 8001784:	1c5f      	adds	r7, r3, #1
 8001786:	0fc9      	lsrs	r1, r1, #31
 8001788:	4304      	orrs	r4, r0
 800178a:	00d5      	lsls	r5, r2, #3
 800178c:	4237      	tst	r7, r6
 800178e:	d00a      	beq.n	80017a6 <__aeabi_d2f+0x32>
 8001790:	4839      	ldr	r0, [pc, #228]	; (8001878 <__aeabi_d2f+0x104>)
 8001792:	181e      	adds	r6, r3, r0
 8001794:	2efe      	cmp	r6, #254	; 0xfe
 8001796:	dd16      	ble.n	80017c6 <__aeabi_d2f+0x52>
 8001798:	20ff      	movs	r0, #255	; 0xff
 800179a:	2400      	movs	r4, #0
 800179c:	05c0      	lsls	r0, r0, #23
 800179e:	4320      	orrs	r0, r4
 80017a0:	07c9      	lsls	r1, r1, #31
 80017a2:	4308      	orrs	r0, r1
 80017a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d106      	bne.n	80017b8 <__aeabi_d2f+0x44>
 80017aa:	432c      	orrs	r4, r5
 80017ac:	d026      	beq.n	80017fc <__aeabi_d2f+0x88>
 80017ae:	2205      	movs	r2, #5
 80017b0:	0192      	lsls	r2, r2, #6
 80017b2:	0a54      	lsrs	r4, r2, #9
 80017b4:	b2d8      	uxtb	r0, r3
 80017b6:	e7f1      	b.n	800179c <__aeabi_d2f+0x28>
 80017b8:	4325      	orrs	r5, r4
 80017ba:	d0ed      	beq.n	8001798 <__aeabi_d2f+0x24>
 80017bc:	2080      	movs	r0, #128	; 0x80
 80017be:	03c0      	lsls	r0, r0, #15
 80017c0:	4304      	orrs	r4, r0
 80017c2:	20ff      	movs	r0, #255	; 0xff
 80017c4:	e7ea      	b.n	800179c <__aeabi_d2f+0x28>
 80017c6:	2e00      	cmp	r6, #0
 80017c8:	dd1b      	ble.n	8001802 <__aeabi_d2f+0x8e>
 80017ca:	0192      	lsls	r2, r2, #6
 80017cc:	1e53      	subs	r3, r2, #1
 80017ce:	419a      	sbcs	r2, r3
 80017d0:	00e4      	lsls	r4, r4, #3
 80017d2:	0f6d      	lsrs	r5, r5, #29
 80017d4:	4322      	orrs	r2, r4
 80017d6:	432a      	orrs	r2, r5
 80017d8:	0753      	lsls	r3, r2, #29
 80017da:	d048      	beq.n	800186e <__aeabi_d2f+0xfa>
 80017dc:	230f      	movs	r3, #15
 80017de:	4013      	ands	r3, r2
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d000      	beq.n	80017e6 <__aeabi_d2f+0x72>
 80017e4:	3204      	adds	r2, #4
 80017e6:	2380      	movs	r3, #128	; 0x80
 80017e8:	04db      	lsls	r3, r3, #19
 80017ea:	4013      	ands	r3, r2
 80017ec:	d03f      	beq.n	800186e <__aeabi_d2f+0xfa>
 80017ee:	1c70      	adds	r0, r6, #1
 80017f0:	2efe      	cmp	r6, #254	; 0xfe
 80017f2:	d0d1      	beq.n	8001798 <__aeabi_d2f+0x24>
 80017f4:	0192      	lsls	r2, r2, #6
 80017f6:	0a54      	lsrs	r4, r2, #9
 80017f8:	b2c0      	uxtb	r0, r0
 80017fa:	e7cf      	b.n	800179c <__aeabi_d2f+0x28>
 80017fc:	2000      	movs	r0, #0
 80017fe:	2400      	movs	r4, #0
 8001800:	e7cc      	b.n	800179c <__aeabi_d2f+0x28>
 8001802:	0032      	movs	r2, r6
 8001804:	3217      	adds	r2, #23
 8001806:	db22      	blt.n	800184e <__aeabi_d2f+0xda>
 8001808:	2080      	movs	r0, #128	; 0x80
 800180a:	0400      	lsls	r0, r0, #16
 800180c:	4320      	orrs	r0, r4
 800180e:	241e      	movs	r4, #30
 8001810:	1ba4      	subs	r4, r4, r6
 8001812:	2c1f      	cmp	r4, #31
 8001814:	dd1d      	ble.n	8001852 <__aeabi_d2f+0xde>
 8001816:	2202      	movs	r2, #2
 8001818:	4252      	negs	r2, r2
 800181a:	1b96      	subs	r6, r2, r6
 800181c:	0002      	movs	r2, r0
 800181e:	40f2      	lsrs	r2, r6
 8001820:	0016      	movs	r6, r2
 8001822:	2c20      	cmp	r4, #32
 8001824:	d004      	beq.n	8001830 <__aeabi_d2f+0xbc>
 8001826:	4a15      	ldr	r2, [pc, #84]	; (800187c <__aeabi_d2f+0x108>)
 8001828:	4694      	mov	ip, r2
 800182a:	4463      	add	r3, ip
 800182c:	4098      	lsls	r0, r3
 800182e:	4305      	orrs	r5, r0
 8001830:	002a      	movs	r2, r5
 8001832:	1e53      	subs	r3, r2, #1
 8001834:	419a      	sbcs	r2, r3
 8001836:	4332      	orrs	r2, r6
 8001838:	2600      	movs	r6, #0
 800183a:	0753      	lsls	r3, r2, #29
 800183c:	d1ce      	bne.n	80017dc <__aeabi_d2f+0x68>
 800183e:	2480      	movs	r4, #128	; 0x80
 8001840:	0013      	movs	r3, r2
 8001842:	04e4      	lsls	r4, r4, #19
 8001844:	2001      	movs	r0, #1
 8001846:	4023      	ands	r3, r4
 8001848:	4222      	tst	r2, r4
 800184a:	d1d3      	bne.n	80017f4 <__aeabi_d2f+0x80>
 800184c:	e7b0      	b.n	80017b0 <__aeabi_d2f+0x3c>
 800184e:	2300      	movs	r3, #0
 8001850:	e7ad      	b.n	80017ae <__aeabi_d2f+0x3a>
 8001852:	4a0b      	ldr	r2, [pc, #44]	; (8001880 <__aeabi_d2f+0x10c>)
 8001854:	4694      	mov	ip, r2
 8001856:	002a      	movs	r2, r5
 8001858:	40e2      	lsrs	r2, r4
 800185a:	0014      	movs	r4, r2
 800185c:	002a      	movs	r2, r5
 800185e:	4463      	add	r3, ip
 8001860:	409a      	lsls	r2, r3
 8001862:	4098      	lsls	r0, r3
 8001864:	1e55      	subs	r5, r2, #1
 8001866:	41aa      	sbcs	r2, r5
 8001868:	4302      	orrs	r2, r0
 800186a:	4322      	orrs	r2, r4
 800186c:	e7e4      	b.n	8001838 <__aeabi_d2f+0xc4>
 800186e:	0033      	movs	r3, r6
 8001870:	e79e      	b.n	80017b0 <__aeabi_d2f+0x3c>
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	000007fe 	.word	0x000007fe
 8001878:	fffffc80 	.word	0xfffffc80
 800187c:	fffffca2 	.word	0xfffffca2
 8001880:	fffffc82 	.word	0xfffffc82

08001884 <__aeabi_cdrcmple>:
 8001884:	4684      	mov	ip, r0
 8001886:	0010      	movs	r0, r2
 8001888:	4662      	mov	r2, ip
 800188a:	468c      	mov	ip, r1
 800188c:	0019      	movs	r1, r3
 800188e:	4663      	mov	r3, ip
 8001890:	e000      	b.n	8001894 <__aeabi_cdcmpeq>
 8001892:	46c0      	nop			; (mov r8, r8)

08001894 <__aeabi_cdcmpeq>:
 8001894:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001896:	f000 f905 	bl	8001aa4 <__ledf2>
 800189a:	2800      	cmp	r0, #0
 800189c:	d401      	bmi.n	80018a2 <__aeabi_cdcmpeq+0xe>
 800189e:	2100      	movs	r1, #0
 80018a0:	42c8      	cmn	r0, r1
 80018a2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080018a4 <__aeabi_dcmpeq>:
 80018a4:	b510      	push	{r4, lr}
 80018a6:	f000 f855 	bl	8001954 <__eqdf2>
 80018aa:	4240      	negs	r0, r0
 80018ac:	3001      	adds	r0, #1
 80018ae:	bd10      	pop	{r4, pc}

080018b0 <__aeabi_dcmplt>:
 80018b0:	b510      	push	{r4, lr}
 80018b2:	f000 f8f7 	bl	8001aa4 <__ledf2>
 80018b6:	2800      	cmp	r0, #0
 80018b8:	db01      	blt.n	80018be <__aeabi_dcmplt+0xe>
 80018ba:	2000      	movs	r0, #0
 80018bc:	bd10      	pop	{r4, pc}
 80018be:	2001      	movs	r0, #1
 80018c0:	bd10      	pop	{r4, pc}
 80018c2:	46c0      	nop			; (mov r8, r8)

080018c4 <__aeabi_dcmple>:
 80018c4:	b510      	push	{r4, lr}
 80018c6:	f000 f8ed 	bl	8001aa4 <__ledf2>
 80018ca:	2800      	cmp	r0, #0
 80018cc:	dd01      	ble.n	80018d2 <__aeabi_dcmple+0xe>
 80018ce:	2000      	movs	r0, #0
 80018d0:	bd10      	pop	{r4, pc}
 80018d2:	2001      	movs	r0, #1
 80018d4:	bd10      	pop	{r4, pc}
 80018d6:	46c0      	nop			; (mov r8, r8)

080018d8 <__aeabi_dcmpgt>:
 80018d8:	b510      	push	{r4, lr}
 80018da:	f000 f87d 	bl	80019d8 <__gedf2>
 80018de:	2800      	cmp	r0, #0
 80018e0:	dc01      	bgt.n	80018e6 <__aeabi_dcmpgt+0xe>
 80018e2:	2000      	movs	r0, #0
 80018e4:	bd10      	pop	{r4, pc}
 80018e6:	2001      	movs	r0, #1
 80018e8:	bd10      	pop	{r4, pc}
 80018ea:	46c0      	nop			; (mov r8, r8)

080018ec <__aeabi_dcmpge>:
 80018ec:	b510      	push	{r4, lr}
 80018ee:	f000 f873 	bl	80019d8 <__gedf2>
 80018f2:	2800      	cmp	r0, #0
 80018f4:	da01      	bge.n	80018fa <__aeabi_dcmpge+0xe>
 80018f6:	2000      	movs	r0, #0
 80018f8:	bd10      	pop	{r4, pc}
 80018fa:	2001      	movs	r0, #1
 80018fc:	bd10      	pop	{r4, pc}
 80018fe:	46c0      	nop			; (mov r8, r8)

08001900 <__clzsi2>:
 8001900:	211c      	movs	r1, #28
 8001902:	2301      	movs	r3, #1
 8001904:	041b      	lsls	r3, r3, #16
 8001906:	4298      	cmp	r0, r3
 8001908:	d301      	bcc.n	800190e <__clzsi2+0xe>
 800190a:	0c00      	lsrs	r0, r0, #16
 800190c:	3910      	subs	r1, #16
 800190e:	0a1b      	lsrs	r3, r3, #8
 8001910:	4298      	cmp	r0, r3
 8001912:	d301      	bcc.n	8001918 <__clzsi2+0x18>
 8001914:	0a00      	lsrs	r0, r0, #8
 8001916:	3908      	subs	r1, #8
 8001918:	091b      	lsrs	r3, r3, #4
 800191a:	4298      	cmp	r0, r3
 800191c:	d301      	bcc.n	8001922 <__clzsi2+0x22>
 800191e:	0900      	lsrs	r0, r0, #4
 8001920:	3904      	subs	r1, #4
 8001922:	a202      	add	r2, pc, #8	; (adr r2, 800192c <__clzsi2+0x2c>)
 8001924:	5c10      	ldrb	r0, [r2, r0]
 8001926:	1840      	adds	r0, r0, r1
 8001928:	4770      	bx	lr
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	02020304 	.word	0x02020304
 8001930:	01010101 	.word	0x01010101
	...

0800193c <__clzdi2>:
 800193c:	b510      	push	{r4, lr}
 800193e:	2900      	cmp	r1, #0
 8001940:	d103      	bne.n	800194a <__clzdi2+0xe>
 8001942:	f7ff ffdd 	bl	8001900 <__clzsi2>
 8001946:	3020      	adds	r0, #32
 8001948:	e002      	b.n	8001950 <__clzdi2+0x14>
 800194a:	0008      	movs	r0, r1
 800194c:	f7ff ffd8 	bl	8001900 <__clzsi2>
 8001950:	bd10      	pop	{r4, pc}
 8001952:	46c0      	nop			; (mov r8, r8)

08001954 <__eqdf2>:
 8001954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001956:	464e      	mov	r6, r9
 8001958:	4645      	mov	r5, r8
 800195a:	46de      	mov	lr, fp
 800195c:	4657      	mov	r7, sl
 800195e:	4690      	mov	r8, r2
 8001960:	b5e0      	push	{r5, r6, r7, lr}
 8001962:	0017      	movs	r7, r2
 8001964:	031a      	lsls	r2, r3, #12
 8001966:	0b12      	lsrs	r2, r2, #12
 8001968:	0005      	movs	r5, r0
 800196a:	4684      	mov	ip, r0
 800196c:	4819      	ldr	r0, [pc, #100]	; (80019d4 <__eqdf2+0x80>)
 800196e:	030e      	lsls	r6, r1, #12
 8001970:	004c      	lsls	r4, r1, #1
 8001972:	4691      	mov	r9, r2
 8001974:	005a      	lsls	r2, r3, #1
 8001976:	0fdb      	lsrs	r3, r3, #31
 8001978:	469b      	mov	fp, r3
 800197a:	0b36      	lsrs	r6, r6, #12
 800197c:	0d64      	lsrs	r4, r4, #21
 800197e:	0fc9      	lsrs	r1, r1, #31
 8001980:	0d52      	lsrs	r2, r2, #21
 8001982:	4284      	cmp	r4, r0
 8001984:	d019      	beq.n	80019ba <__eqdf2+0x66>
 8001986:	4282      	cmp	r2, r0
 8001988:	d010      	beq.n	80019ac <__eqdf2+0x58>
 800198a:	2001      	movs	r0, #1
 800198c:	4294      	cmp	r4, r2
 800198e:	d10e      	bne.n	80019ae <__eqdf2+0x5a>
 8001990:	454e      	cmp	r6, r9
 8001992:	d10c      	bne.n	80019ae <__eqdf2+0x5a>
 8001994:	2001      	movs	r0, #1
 8001996:	45c4      	cmp	ip, r8
 8001998:	d109      	bne.n	80019ae <__eqdf2+0x5a>
 800199a:	4559      	cmp	r1, fp
 800199c:	d017      	beq.n	80019ce <__eqdf2+0x7a>
 800199e:	2c00      	cmp	r4, #0
 80019a0:	d105      	bne.n	80019ae <__eqdf2+0x5a>
 80019a2:	0030      	movs	r0, r6
 80019a4:	4328      	orrs	r0, r5
 80019a6:	1e43      	subs	r3, r0, #1
 80019a8:	4198      	sbcs	r0, r3
 80019aa:	e000      	b.n	80019ae <__eqdf2+0x5a>
 80019ac:	2001      	movs	r0, #1
 80019ae:	bcf0      	pop	{r4, r5, r6, r7}
 80019b0:	46bb      	mov	fp, r7
 80019b2:	46b2      	mov	sl, r6
 80019b4:	46a9      	mov	r9, r5
 80019b6:	46a0      	mov	r8, r4
 80019b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ba:	0033      	movs	r3, r6
 80019bc:	2001      	movs	r0, #1
 80019be:	432b      	orrs	r3, r5
 80019c0:	d1f5      	bne.n	80019ae <__eqdf2+0x5a>
 80019c2:	42a2      	cmp	r2, r4
 80019c4:	d1f3      	bne.n	80019ae <__eqdf2+0x5a>
 80019c6:	464b      	mov	r3, r9
 80019c8:	433b      	orrs	r3, r7
 80019ca:	d1f0      	bne.n	80019ae <__eqdf2+0x5a>
 80019cc:	e7e2      	b.n	8001994 <__eqdf2+0x40>
 80019ce:	2000      	movs	r0, #0
 80019d0:	e7ed      	b.n	80019ae <__eqdf2+0x5a>
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	000007ff 	.word	0x000007ff

080019d8 <__gedf2>:
 80019d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019da:	4647      	mov	r7, r8
 80019dc:	46ce      	mov	lr, r9
 80019de:	0004      	movs	r4, r0
 80019e0:	0018      	movs	r0, r3
 80019e2:	0016      	movs	r6, r2
 80019e4:	031b      	lsls	r3, r3, #12
 80019e6:	0b1b      	lsrs	r3, r3, #12
 80019e8:	4d2d      	ldr	r5, [pc, #180]	; (8001aa0 <__gedf2+0xc8>)
 80019ea:	004a      	lsls	r2, r1, #1
 80019ec:	4699      	mov	r9, r3
 80019ee:	b580      	push	{r7, lr}
 80019f0:	0043      	lsls	r3, r0, #1
 80019f2:	030f      	lsls	r7, r1, #12
 80019f4:	46a4      	mov	ip, r4
 80019f6:	46b0      	mov	r8, r6
 80019f8:	0b3f      	lsrs	r7, r7, #12
 80019fa:	0d52      	lsrs	r2, r2, #21
 80019fc:	0fc9      	lsrs	r1, r1, #31
 80019fe:	0d5b      	lsrs	r3, r3, #21
 8001a00:	0fc0      	lsrs	r0, r0, #31
 8001a02:	42aa      	cmp	r2, r5
 8001a04:	d021      	beq.n	8001a4a <__gedf2+0x72>
 8001a06:	42ab      	cmp	r3, r5
 8001a08:	d013      	beq.n	8001a32 <__gedf2+0x5a>
 8001a0a:	2a00      	cmp	r2, #0
 8001a0c:	d122      	bne.n	8001a54 <__gedf2+0x7c>
 8001a0e:	433c      	orrs	r4, r7
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d102      	bne.n	8001a1a <__gedf2+0x42>
 8001a14:	464d      	mov	r5, r9
 8001a16:	432e      	orrs	r6, r5
 8001a18:	d022      	beq.n	8001a60 <__gedf2+0x88>
 8001a1a:	2c00      	cmp	r4, #0
 8001a1c:	d010      	beq.n	8001a40 <__gedf2+0x68>
 8001a1e:	4281      	cmp	r1, r0
 8001a20:	d022      	beq.n	8001a68 <__gedf2+0x90>
 8001a22:	2002      	movs	r0, #2
 8001a24:	3901      	subs	r1, #1
 8001a26:	4008      	ands	r0, r1
 8001a28:	3801      	subs	r0, #1
 8001a2a:	bcc0      	pop	{r6, r7}
 8001a2c:	46b9      	mov	r9, r7
 8001a2e:	46b0      	mov	r8, r6
 8001a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a32:	464d      	mov	r5, r9
 8001a34:	432e      	orrs	r6, r5
 8001a36:	d129      	bne.n	8001a8c <__gedf2+0xb4>
 8001a38:	2a00      	cmp	r2, #0
 8001a3a:	d1f0      	bne.n	8001a1e <__gedf2+0x46>
 8001a3c:	433c      	orrs	r4, r7
 8001a3e:	d1ee      	bne.n	8001a1e <__gedf2+0x46>
 8001a40:	2800      	cmp	r0, #0
 8001a42:	d1f2      	bne.n	8001a2a <__gedf2+0x52>
 8001a44:	2001      	movs	r0, #1
 8001a46:	4240      	negs	r0, r0
 8001a48:	e7ef      	b.n	8001a2a <__gedf2+0x52>
 8001a4a:	003d      	movs	r5, r7
 8001a4c:	4325      	orrs	r5, r4
 8001a4e:	d11d      	bne.n	8001a8c <__gedf2+0xb4>
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d0ee      	beq.n	8001a32 <__gedf2+0x5a>
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1e2      	bne.n	8001a1e <__gedf2+0x46>
 8001a58:	464c      	mov	r4, r9
 8001a5a:	4326      	orrs	r6, r4
 8001a5c:	d1df      	bne.n	8001a1e <__gedf2+0x46>
 8001a5e:	e7e0      	b.n	8001a22 <__gedf2+0x4a>
 8001a60:	2000      	movs	r0, #0
 8001a62:	2c00      	cmp	r4, #0
 8001a64:	d0e1      	beq.n	8001a2a <__gedf2+0x52>
 8001a66:	e7dc      	b.n	8001a22 <__gedf2+0x4a>
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	dc0a      	bgt.n	8001a82 <__gedf2+0xaa>
 8001a6c:	dbe8      	blt.n	8001a40 <__gedf2+0x68>
 8001a6e:	454f      	cmp	r7, r9
 8001a70:	d8d7      	bhi.n	8001a22 <__gedf2+0x4a>
 8001a72:	d00e      	beq.n	8001a92 <__gedf2+0xba>
 8001a74:	2000      	movs	r0, #0
 8001a76:	454f      	cmp	r7, r9
 8001a78:	d2d7      	bcs.n	8001a2a <__gedf2+0x52>
 8001a7a:	2900      	cmp	r1, #0
 8001a7c:	d0e2      	beq.n	8001a44 <__gedf2+0x6c>
 8001a7e:	0008      	movs	r0, r1
 8001a80:	e7d3      	b.n	8001a2a <__gedf2+0x52>
 8001a82:	4243      	negs	r3, r0
 8001a84:	4158      	adcs	r0, r3
 8001a86:	0040      	lsls	r0, r0, #1
 8001a88:	3801      	subs	r0, #1
 8001a8a:	e7ce      	b.n	8001a2a <__gedf2+0x52>
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	4240      	negs	r0, r0
 8001a90:	e7cb      	b.n	8001a2a <__gedf2+0x52>
 8001a92:	45c4      	cmp	ip, r8
 8001a94:	d8c5      	bhi.n	8001a22 <__gedf2+0x4a>
 8001a96:	2000      	movs	r0, #0
 8001a98:	45c4      	cmp	ip, r8
 8001a9a:	d2c6      	bcs.n	8001a2a <__gedf2+0x52>
 8001a9c:	e7ed      	b.n	8001a7a <__gedf2+0xa2>
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	000007ff 	.word	0x000007ff

08001aa4 <__ledf2>:
 8001aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aa6:	4647      	mov	r7, r8
 8001aa8:	46ce      	mov	lr, r9
 8001aaa:	0004      	movs	r4, r0
 8001aac:	0018      	movs	r0, r3
 8001aae:	0016      	movs	r6, r2
 8001ab0:	031b      	lsls	r3, r3, #12
 8001ab2:	0b1b      	lsrs	r3, r3, #12
 8001ab4:	4d2c      	ldr	r5, [pc, #176]	; (8001b68 <__ledf2+0xc4>)
 8001ab6:	004a      	lsls	r2, r1, #1
 8001ab8:	4699      	mov	r9, r3
 8001aba:	b580      	push	{r7, lr}
 8001abc:	0043      	lsls	r3, r0, #1
 8001abe:	030f      	lsls	r7, r1, #12
 8001ac0:	46a4      	mov	ip, r4
 8001ac2:	46b0      	mov	r8, r6
 8001ac4:	0b3f      	lsrs	r7, r7, #12
 8001ac6:	0d52      	lsrs	r2, r2, #21
 8001ac8:	0fc9      	lsrs	r1, r1, #31
 8001aca:	0d5b      	lsrs	r3, r3, #21
 8001acc:	0fc0      	lsrs	r0, r0, #31
 8001ace:	42aa      	cmp	r2, r5
 8001ad0:	d00d      	beq.n	8001aee <__ledf2+0x4a>
 8001ad2:	42ab      	cmp	r3, r5
 8001ad4:	d010      	beq.n	8001af8 <__ledf2+0x54>
 8001ad6:	2a00      	cmp	r2, #0
 8001ad8:	d127      	bne.n	8001b2a <__ledf2+0x86>
 8001ada:	433c      	orrs	r4, r7
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d111      	bne.n	8001b04 <__ledf2+0x60>
 8001ae0:	464d      	mov	r5, r9
 8001ae2:	432e      	orrs	r6, r5
 8001ae4:	d10e      	bne.n	8001b04 <__ledf2+0x60>
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	2c00      	cmp	r4, #0
 8001aea:	d015      	beq.n	8001b18 <__ledf2+0x74>
 8001aec:	e00e      	b.n	8001b0c <__ledf2+0x68>
 8001aee:	003d      	movs	r5, r7
 8001af0:	4325      	orrs	r5, r4
 8001af2:	d110      	bne.n	8001b16 <__ledf2+0x72>
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d118      	bne.n	8001b2a <__ledf2+0x86>
 8001af8:	464d      	mov	r5, r9
 8001afa:	432e      	orrs	r6, r5
 8001afc:	d10b      	bne.n	8001b16 <__ledf2+0x72>
 8001afe:	2a00      	cmp	r2, #0
 8001b00:	d102      	bne.n	8001b08 <__ledf2+0x64>
 8001b02:	433c      	orrs	r4, r7
 8001b04:	2c00      	cmp	r4, #0
 8001b06:	d00b      	beq.n	8001b20 <__ledf2+0x7c>
 8001b08:	4281      	cmp	r1, r0
 8001b0a:	d014      	beq.n	8001b36 <__ledf2+0x92>
 8001b0c:	2002      	movs	r0, #2
 8001b0e:	3901      	subs	r1, #1
 8001b10:	4008      	ands	r0, r1
 8001b12:	3801      	subs	r0, #1
 8001b14:	e000      	b.n	8001b18 <__ledf2+0x74>
 8001b16:	2002      	movs	r0, #2
 8001b18:	bcc0      	pop	{r6, r7}
 8001b1a:	46b9      	mov	r9, r7
 8001b1c:	46b0      	mov	r8, r6
 8001b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b20:	2800      	cmp	r0, #0
 8001b22:	d1f9      	bne.n	8001b18 <__ledf2+0x74>
 8001b24:	2001      	movs	r0, #1
 8001b26:	4240      	negs	r0, r0
 8001b28:	e7f6      	b.n	8001b18 <__ledf2+0x74>
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1ec      	bne.n	8001b08 <__ledf2+0x64>
 8001b2e:	464c      	mov	r4, r9
 8001b30:	4326      	orrs	r6, r4
 8001b32:	d1e9      	bne.n	8001b08 <__ledf2+0x64>
 8001b34:	e7ea      	b.n	8001b0c <__ledf2+0x68>
 8001b36:	429a      	cmp	r2, r3
 8001b38:	dd04      	ble.n	8001b44 <__ledf2+0xa0>
 8001b3a:	4243      	negs	r3, r0
 8001b3c:	4158      	adcs	r0, r3
 8001b3e:	0040      	lsls	r0, r0, #1
 8001b40:	3801      	subs	r0, #1
 8001b42:	e7e9      	b.n	8001b18 <__ledf2+0x74>
 8001b44:	429a      	cmp	r2, r3
 8001b46:	dbeb      	blt.n	8001b20 <__ledf2+0x7c>
 8001b48:	454f      	cmp	r7, r9
 8001b4a:	d8df      	bhi.n	8001b0c <__ledf2+0x68>
 8001b4c:	d006      	beq.n	8001b5c <__ledf2+0xb8>
 8001b4e:	2000      	movs	r0, #0
 8001b50:	454f      	cmp	r7, r9
 8001b52:	d2e1      	bcs.n	8001b18 <__ledf2+0x74>
 8001b54:	2900      	cmp	r1, #0
 8001b56:	d0e5      	beq.n	8001b24 <__ledf2+0x80>
 8001b58:	0008      	movs	r0, r1
 8001b5a:	e7dd      	b.n	8001b18 <__ledf2+0x74>
 8001b5c:	45c4      	cmp	ip, r8
 8001b5e:	d8d5      	bhi.n	8001b0c <__ledf2+0x68>
 8001b60:	2000      	movs	r0, #0
 8001b62:	45c4      	cmp	ip, r8
 8001b64:	d2d8      	bcs.n	8001b18 <__ledf2+0x74>
 8001b66:	e7f5      	b.n	8001b54 <__ledf2+0xb0>
 8001b68:	000007ff 	.word	0x000007ff

08001b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b6c:	b5b0      	push	{r4, r5, r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b72:	f000 fc5f 	bl	8002434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b76:	f000 f91f 	bl	8001db8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b7a:	f000 fa75 	bl	8002068 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b7e:	f000 fa43 	bl	8002008 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8001b82:	f000 f997 	bl	8001eb4 <MX_ADC_Init>
  MX_RTC_Init();
 8001b86:	f000 fa09 	bl	8001f9c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8001b8a:	4b77      	ldr	r3, [pc, #476]	; (8001d68 <main+0x1fc>)
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f001 f98c 	bl	8002eac <HAL_ADCEx_Calibration_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001b94:	4b75      	ldr	r3, [pc, #468]	; (8001d6c <main+0x200>)
 8001b96:	0018      	movs	r0, r3
 8001b98:	f002 fe48 	bl	800482c <HAL_RTCEx_DeactivateWakeUpTimer>
	HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x5F46, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 8001b9c:	4974      	ldr	r1, [pc, #464]	; (8001d70 <main+0x204>)
 8001b9e:	4b73      	ldr	r3, [pc, #460]	; (8001d6c <main+0x200>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f002 fd7c 	bl	80046a0 <HAL_RTCEx_SetWakeUpTimer_IT>
	HAL_SuspendTick();
 8001ba8:	f000 fcd8 	bl	800255c <HAL_SuspendTick>

	/* Enter STOP mode */
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8001bac:	2101      	movs	r1, #1
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f001 fcbe 	bl	8003530 <HAL_PWR_EnterSTOPMode>
	HAL_ResumeTick();
 8001bb4:	f000 fce0 	bl	8002578 <HAL_ResumeTick>
	SystemClock_Config();
 8001bb8:	f000 f8fe 	bl	8001db8 <SystemClock_Config>
	// HAL_Delay(1000);
	// HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
	/* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001bbc:	23a0      	movs	r3, #160	; 0xa0
 8001bbe:	05db      	lsls	r3, r3, #23
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2120      	movs	r1, #32
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f001 fc6b 	bl	80034a0 <HAL_GPIO_WritePin>
    ADC_ChannelConfTypeDef sConfig = {0};
 8001bca:	003b      	movs	r3, r7
 8001bcc:	0018      	movs	r0, r3
 8001bce:	2308      	movs	r3, #8
 8001bd0:	001a      	movs	r2, r3
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	f003 fb96 	bl	8005304 <memset>

    sConfig.Channel = ADC_CHANNEL_1;
 8001bd8:	003b      	movs	r3, r7
 8001bda:	4a66      	ldr	r2, [pc, #408]	; (8001d74 <main+0x208>)
 8001bdc:	601a      	str	r2, [r3, #0]
    sConfig.Rank = 1;
 8001bde:	003b      	movs	r3, r7
 8001be0:	2201      	movs	r2, #1
 8001be2:	605a      	str	r2, [r3, #4]
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001be4:	003a      	movs	r2, r7
 8001be6:	4b60      	ldr	r3, [pc, #384]	; (8001d68 <main+0x1fc>)
 8001be8:	0011      	movs	r1, r2
 8001bea:	0018      	movs	r0, r3
 8001bec:	f000 ff82 	bl	8002af4 <HAL_ADC_ConfigChannel>
 8001bf0:	1e03      	subs	r3, r0, #0
 8001bf2:	d001      	beq.n	8001bf8 <main+0x8c>
	{
	  Error_Handler();
 8001bf4:	f000 fae8 	bl	80021c8 <Error_Handler>
	}
	HAL_ADC_Start(&hadc);
 8001bf8:	4b5b      	ldr	r3, [pc, #364]	; (8001d68 <main+0x1fc>)
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	f000 fe3e 	bl	800287c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, 10);
 8001c00:	4b59      	ldr	r3, [pc, #356]	; (8001d68 <main+0x1fc>)
 8001c02:	210a      	movs	r1, #10
 8001c04:	0018      	movs	r0, r3
 8001c06:	f000 fecd 	bl	80029a4 <HAL_ADC_PollForConversion>
    soil_in = HAL_ADC_GetValue(&hadc);
 8001c0a:	4b57      	ldr	r3, [pc, #348]	; (8001d68 <main+0x1fc>)
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f000 ff65 	bl	8002adc <HAL_ADC_GetValue>
 8001c12:	0002      	movs	r2, r0
 8001c14:	4b58      	ldr	r3, [pc, #352]	; (8001d78 <main+0x20c>)
 8001c16:	601a      	str	r2, [r3, #0]
    pour_time = soil_in * 0.5;
 8001c18:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <main+0x20c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f7ff fd3b 	bl	8001698 <__aeabi_ui2d>
 8001c22:	2200      	movs	r2, #0
 8001c24:	4b55      	ldr	r3, [pc, #340]	; (8001d7c <main+0x210>)
 8001c26:	f7fe ff03 	bl	8000a30 <__aeabi_dmul>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	000b      	movs	r3, r1
 8001c2e:	0010      	movs	r0, r2
 8001c30:	0019      	movs	r1, r3
 8001c32:	f7fe fb95 	bl	8000360 <__aeabi_d2uiz>
 8001c36:	0002      	movs	r2, r0
 8001c38:	4b51      	ldr	r3, [pc, #324]	; (8001d80 <main+0x214>)
 8001c3a:	601a      	str	r2, [r3, #0]

    // HAL_ADC_Stop(&hadc);

    sConfig.Channel = ADC_CHANNEL_8;
 8001c3c:	003b      	movs	r3, r7
 8001c3e:	4a51      	ldr	r2, [pc, #324]	; (8001d84 <main+0x218>)
 8001c40:	601a      	str	r2, [r3, #0]
    sConfig.Rank = 1;
 8001c42:	003b      	movs	r3, r7
 8001c44:	2201      	movs	r2, #1
 8001c46:	605a      	str	r2, [r3, #4]
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001c48:	003a      	movs	r2, r7
 8001c4a:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <main+0x1fc>)
 8001c4c:	0011      	movs	r1, r2
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 ff50 	bl	8002af4 <HAL_ADC_ConfigChannel>
 8001c54:	1e03      	subs	r3, r0, #0
 8001c56:	d001      	beq.n	8001c5c <main+0xf0>
    {
      Error_Handler();
 8001c58:	f000 fab6 	bl	80021c8 <Error_Handler>
    }
	// HAL_ADC_Start(&hadc);
    HAL_ADC_PollForConversion(&hadc, 10);
 8001c5c:	4b42      	ldr	r3, [pc, #264]	; (8001d68 <main+0x1fc>)
 8001c5e:	210a      	movs	r1, #10
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 fe9f 	bl	80029a4 <HAL_ADC_PollForConversion>
	light_lv = HAL_ADC_GetValue(&hadc);
 8001c66:	4b40      	ldr	r3, [pc, #256]	; (8001d68 <main+0x1fc>)
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 ff37 	bl	8002adc <HAL_ADC_GetValue>
 8001c6e:	0003      	movs	r3, r0
 8001c70:	001a      	movs	r2, r3
 8001c72:	4b45      	ldr	r3, [pc, #276]	; (8001d88 <main+0x21c>)
 8001c74:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(&hadc);
 8001c76:	4b3c      	ldr	r3, [pc, #240]	; (8001d68 <main+0x1fc>)
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f000 fe53 	bl	8002924 <HAL_ADC_Stop>

	pest_spray = 50*(-0.6065 + 0.1632*temperature - 0.0024*humidity);
 8001c7e:	4b43      	ldr	r3, [pc, #268]	; (8001d8c <main+0x220>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	1c18      	adds	r0, r3, #0
 8001c84:	f7ff fd2e 	bl	80016e4 <__aeabi_f2d>
 8001c88:	4a41      	ldr	r2, [pc, #260]	; (8001d90 <main+0x224>)
 8001c8a:	4b42      	ldr	r3, [pc, #264]	; (8001d94 <main+0x228>)
 8001c8c:	f7fe fed0 	bl	8000a30 <__aeabi_dmul>
 8001c90:	0002      	movs	r2, r0
 8001c92:	000b      	movs	r3, r1
 8001c94:	0010      	movs	r0, r2
 8001c96:	0019      	movs	r1, r3
 8001c98:	4a3f      	ldr	r2, [pc, #252]	; (8001d98 <main+0x22c>)
 8001c9a:	4b40      	ldr	r3, [pc, #256]	; (8001d9c <main+0x230>)
 8001c9c:	f7ff f934 	bl	8000f08 <__aeabi_dsub>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	000b      	movs	r3, r1
 8001ca4:	0014      	movs	r4, r2
 8001ca6:	001d      	movs	r5, r3
 8001ca8:	4b3d      	ldr	r3, [pc, #244]	; (8001da0 <main+0x234>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	1c18      	adds	r0, r3, #0
 8001cae:	f7ff fd19 	bl	80016e4 <__aeabi_f2d>
 8001cb2:	4a3c      	ldr	r2, [pc, #240]	; (8001da4 <main+0x238>)
 8001cb4:	4b3c      	ldr	r3, [pc, #240]	; (8001da8 <main+0x23c>)
 8001cb6:	f7fe febb 	bl	8000a30 <__aeabi_dmul>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	000b      	movs	r3, r1
 8001cbe:	0020      	movs	r0, r4
 8001cc0:	0029      	movs	r1, r5
 8001cc2:	f7ff f921 	bl	8000f08 <__aeabi_dsub>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	000b      	movs	r3, r1
 8001cca:	0010      	movs	r0, r2
 8001ccc:	0019      	movs	r1, r3
 8001cce:	2200      	movs	r2, #0
 8001cd0:	4b36      	ldr	r3, [pc, #216]	; (8001dac <main+0x240>)
 8001cd2:	f7fe fead 	bl	8000a30 <__aeabi_dmul>
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	000b      	movs	r3, r1
 8001cda:	0010      	movs	r0, r2
 8001cdc:	0019      	movs	r1, r3
 8001cde:	f7ff fd49 	bl	8001774 <__aeabi_d2f>
 8001ce2:	1c02      	adds	r2, r0, #0
 8001ce4:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <main+0x244>)
 8001ce6:	601a      	str	r2, [r3, #0]
	if(pest_spray < 0) pest_spray = 0;
 8001ce8:	4b31      	ldr	r3, [pc, #196]	; (8001db0 <main+0x244>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2100      	movs	r1, #0
 8001cee:	1c18      	adds	r0, r3, #0
 8001cf0:	f7fe faa8 	bl	8000244 <__aeabi_fcmplt>
 8001cf4:	1e03      	subs	r3, r0, #0
 8001cf6:	d002      	beq.n	8001cfe <main+0x192>
 8001cf8:	4b2d      	ldr	r3, [pc, #180]	; (8001db0 <main+0x244>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
  
	// water spray
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001cfe:	4b2d      	ldr	r3, [pc, #180]	; (8001db4 <main+0x248>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	2120      	movs	r1, #32
 8001d04:	0018      	movs	r0, r3
 8001d06:	f001 fbcb 	bl	80034a0 <HAL_GPIO_WritePin>
	HAL_Delay(pour_time);
 8001d0a:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <main+0x214>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f000 fc00 	bl	8002514 <HAL_Delay>
	 pour_time = 0;
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <main+0x214>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d1a:	4b26      	ldr	r3, [pc, #152]	; (8001db4 <main+0x248>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2120      	movs	r1, #32
 8001d20:	0018      	movs	r0, r3
 8001d22:	f001 fbbd 	bl	80034a0 <HAL_GPIO_WritePin>

	// pest repellent spray
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001d26:	4b23      	ldr	r3, [pc, #140]	; (8001db4 <main+0x248>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2110      	movs	r1, #16
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f001 fbb7 	bl	80034a0 <HAL_GPIO_WritePin>
	HAL_Delay(pest_spray);
 8001d32:	4b1f      	ldr	r3, [pc, #124]	; (8001db0 <main+0x244>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	1c18      	adds	r0, r3, #0
 8001d38:	f7fe fafa 	bl	8000330 <__aeabi_f2uiz>
 8001d3c:	0003      	movs	r3, r0
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 fbe8 	bl	8002514 <HAL_Delay>
	pest_spray = 0;
 8001d44:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <main+0x244>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d4a:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <main+0x248>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	2110      	movs	r1, #16
 8001d50:	0018      	movs	r0, r3
 8001d52:	f001 fba5 	bl	80034a0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d56:	23a0      	movs	r3, #160	; 0xa0
 8001d58:	05db      	lsls	r3, r3, #23
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2120      	movs	r1, #32
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f001 fb9e 	bl	80034a0 <HAL_GPIO_WritePin>
  {
 8001d64:	e716      	b.n	8001b94 <main+0x28>
 8001d66:	46c0      	nop			; (mov r8, r8)
 8001d68:	20000028 	.word	0x20000028
 8001d6c:	20000084 	.word	0x20000084
 8001d70:	00005f46 	.word	0x00005f46
 8001d74:	04000002 	.word	0x04000002
 8001d78:	2000012c 	.word	0x2000012c
 8001d7c:	3fe00000 	.word	0x3fe00000
 8001d80:	20000134 	.word	0x20000134
 8001d84:	20000100 	.word	0x20000100
 8001d88:	20000130 	.word	0x20000130
 8001d8c:	20000138 	.word	0x20000138
 8001d90:	d35a8588 	.word	0xd35a8588
 8001d94:	3fc4e3bc 	.word	0x3fc4e3bc
 8001d98:	b020c49c 	.word	0xb020c49c
 8001d9c:	3fe36872 	.word	0x3fe36872
 8001da0:	2000013c 	.word	0x2000013c
 8001da4:	30553261 	.word	0x30553261
 8001da8:	3f63a92a 	.word	0x3f63a92a
 8001dac:	40490000 	.word	0x40490000
 8001db0:	20000140 	.word	0x20000140
 8001db4:	50000400 	.word	0x50000400

08001db8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b09f      	sub	sp, #124	; 0x7c
 8001dbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dbe:	2440      	movs	r4, #64	; 0x40
 8001dc0:	193b      	adds	r3, r7, r4
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	2338      	movs	r3, #56	; 0x38
 8001dc6:	001a      	movs	r2, r3
 8001dc8:	2100      	movs	r1, #0
 8001dca:	f003 fa9b 	bl	8005304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dce:	232c      	movs	r3, #44	; 0x2c
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	2314      	movs	r3, #20
 8001dd6:	001a      	movs	r2, r3
 8001dd8:	2100      	movs	r1, #0
 8001dda:	f003 fa93 	bl	8005304 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dde:	1d3b      	adds	r3, r7, #4
 8001de0:	0018      	movs	r0, r3
 8001de2:	2328      	movs	r3, #40	; 0x28
 8001de4:	001a      	movs	r2, r3
 8001de6:	2100      	movs	r1, #0
 8001de8:	f003 fa8c 	bl	8005304 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dec:	4b2e      	ldr	r3, [pc, #184]	; (8001ea8 <SystemClock_Config+0xf0>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a2e      	ldr	r2, [pc, #184]	; (8001eac <SystemClock_Config+0xf4>)
 8001df2:	401a      	ands	r2, r3
 8001df4:	4b2c      	ldr	r3, [pc, #176]	; (8001ea8 <SystemClock_Config+0xf0>)
 8001df6:	2180      	movs	r1, #128	; 0x80
 8001df8:	0109      	lsls	r1, r1, #4
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	601a      	str	r2, [r3, #0]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001dfe:	f001 fb89 	bl	8003514 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e02:	4b2b      	ldr	r3, [pc, #172]	; (8001eb0 <SystemClock_Config+0xf8>)
 8001e04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e06:	4b2a      	ldr	r3, [pc, #168]	; (8001eb0 <SystemClock_Config+0xf8>)
 8001e08:	4928      	ldr	r1, [pc, #160]	; (8001eac <SystemClock_Config+0xf4>)
 8001e0a:	400a      	ands	r2, r1
 8001e0c:	651a      	str	r2, [r3, #80]	; 0x50

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e0e:	193b      	adds	r3, r7, r4
 8001e10:	2214      	movs	r2, #20
 8001e12:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e14:	193b      	adds	r3, r7, r4
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	0052      	lsls	r2, r2, #1
 8001e1a:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e1c:	0021      	movs	r1, r4
 8001e1e:	187b      	adds	r3, r7, r1
 8001e20:	2201      	movs	r2, #1
 8001e22:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e24:	187b      	adds	r3, r7, r1
 8001e26:	2200      	movs	r2, #0
 8001e28:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001e2a:	187b      	adds	r3, r7, r1
 8001e2c:	22a0      	movs	r2, #160	; 0xa0
 8001e2e:	0212      	lsls	r2, r2, #8
 8001e30:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e32:	187b      	adds	r3, r7, r1
 8001e34:	2200      	movs	r2, #0
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e38:	187b      	adds	r3, r7, r1
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f001 fbd4 	bl	80035e8 <HAL_RCC_OscConfig>
 8001e40:	1e03      	subs	r3, r0, #0
 8001e42:	d001      	beq.n	8001e48 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001e44:	f000 f9c0 	bl	80021c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e48:	212c      	movs	r1, #44	; 0x2c
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	220f      	movs	r2, #15
 8001e4e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e50:	187b      	adds	r3, r7, r1
 8001e52:	2200      	movs	r2, #0
 8001e54:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e56:	187b      	adds	r3, r7, r1
 8001e58:	2200      	movs	r2, #0
 8001e5a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e5c:	187b      	adds	r3, r7, r1
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e62:	187b      	adds	r3, r7, r1
 8001e64:	2200      	movs	r2, #0
 8001e66:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e68:	187b      	adds	r3, r7, r1
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f001 ff8f 	bl	8003d90 <HAL_RCC_ClockConfig>
 8001e72:	1e03      	subs	r3, r0, #0
 8001e74:	d001      	beq.n	8001e7a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e76:	f000 f9a7 	bl	80021c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	2222      	movs	r2, #34	; 0x22
 8001e7e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	2200      	movs	r2, #0
 8001e84:	611a      	str	r2, [r3, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	2280      	movs	r2, #128	; 0x80
 8001e8a:	0252      	lsls	r2, r2, #9
 8001e8c:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	0018      	movs	r0, r3
 8001e92:	f002 f9a1 	bl	80041d8 <HAL_RCCEx_PeriphCLKConfig>
 8001e96:	1e03      	subs	r3, r0, #0
 8001e98:	d001      	beq.n	8001e9e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001e9a:	f000 f995 	bl	80021c8 <Error_Handler>
  }
}
 8001e9e:	46c0      	nop			; (mov r8, r8)
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b01f      	add	sp, #124	; 0x7c
 8001ea4:	bd90      	pop	{r4, r7, pc}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	40007000 	.word	0x40007000
 8001eac:	ffffe7ff 	.word	0xffffe7ff
 8001eb0:	40021000 	.word	0x40021000

08001eb4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eba:	003b      	movs	r3, r7
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	2308      	movs	r3, #8
 8001ec0:	001a      	movs	r2, r3
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	f003 fa1e 	bl	8005304 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001ec8:	4b30      	ldr	r3, [pc, #192]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001eca:	4a31      	ldr	r2, [pc, #196]	; (8001f90 <MX_ADC_Init+0xdc>)
 8001ecc:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8001ece:	4b2f      	ldr	r3, [pc, #188]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8001ed4:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001ed6:	22c0      	movs	r2, #192	; 0xc0
 8001ed8:	0612      	lsls	r2, r2, #24
 8001eda:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001edc:	4b2b      	ldr	r3, [pc, #172]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8001ee2:	4b2a      	ldr	r3, [pc, #168]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001ee4:	2203      	movs	r2, #3
 8001ee6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001ee8:	4b28      	ldr	r3, [pc, #160]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001eee:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001ef4:	4b25      	ldr	r3, [pc, #148]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001ef6:	2220      	movs	r2, #32
 8001ef8:	2100      	movs	r1, #0
 8001efa:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001efc:	4b23      	ldr	r3, [pc, #140]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001efe:	2221      	movs	r2, #33	; 0x21
 8001f00:	2100      	movs	r1, #0
 8001f02:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f04:	4b21      	ldr	r3, [pc, #132]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f0a:	4b20      	ldr	r3, [pc, #128]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f0c:	22c2      	movs	r2, #194	; 0xc2
 8001f0e:	32ff      	adds	r2, #255	; 0xff
 8001f10:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001f12:	4b1e      	ldr	r3, [pc, #120]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f14:	222c      	movs	r2, #44	; 0x2c
 8001f16:	2100      	movs	r1, #0
 8001f18:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f1a:	4b1c      	ldr	r3, [pc, #112]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f1c:	2204      	movs	r2, #4
 8001f1e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f20:	4b1a      	ldr	r3, [pc, #104]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = ENABLE;
 8001f26:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001f32:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001f38:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f000 fb2a 	bl	8002594 <HAL_ADC_Init>
 8001f40:	1e03      	subs	r3, r0, #0
 8001f42:	d001      	beq.n	8001f48 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001f44:	f000 f940 	bl	80021c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f48:	003b      	movs	r3, r7
 8001f4a:	4a12      	ldr	r2, [pc, #72]	; (8001f94 <MX_ADC_Init+0xe0>)
 8001f4c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001f4e:	003b      	movs	r3, r7
 8001f50:	2280      	movs	r2, #128	; 0x80
 8001f52:	0152      	lsls	r2, r2, #5
 8001f54:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001f56:	003a      	movs	r2, r7
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f5a:	0011      	movs	r1, r2
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	f000 fdc9 	bl	8002af4 <HAL_ADC_ConfigChannel>
 8001f62:	1e03      	subs	r3, r0, #0
 8001f64:	d001      	beq.n	8001f6a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8001f66:	f000 f92f 	bl	80021c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001f6a:	003b      	movs	r3, r7
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <MX_ADC_Init+0xe4>)
 8001f6e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001f70:	003a      	movs	r2, r7
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <MX_ADC_Init+0xd8>)
 8001f74:	0011      	movs	r1, r2
 8001f76:	0018      	movs	r0, r3
 8001f78:	f000 fdbc 	bl	8002af4 <HAL_ADC_ConfigChannel>
 8001f7c:	1e03      	subs	r3, r0, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8001f80:	f000 f922 	bl	80021c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	b002      	add	sp, #8
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000028 	.word	0x20000028
 8001f90:	40012400 	.word	0x40012400
 8001f94:	04000002 	.word	0x04000002
 8001f98:	20000100 	.word	0x20000100

08001f9c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001fa0:	4b16      	ldr	r3, [pc, #88]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fa2:	4a17      	ldr	r2, [pc, #92]	; (8002000 <MX_RTC_Init+0x64>)
 8001fa4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001fa6:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001fac:	4b13      	ldr	r3, [pc, #76]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fae:	227f      	movs	r2, #127	; 0x7f
 8001fb0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001fb2:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fb4:	22ff      	movs	r2, #255	; 0xff
 8001fb6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001fb8:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001fc4:	4b0d      	ldr	r3, [pc, #52]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001fca:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	f002 fa74 	bl	80044c0 <HAL_RTC_Init>
 8001fd8:	1e03      	subs	r3, r0, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8001fdc:	f000 f8f4 	bl	80021c8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x5F46, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001fe0:	4908      	ldr	r1, [pc, #32]	; (8002004 <MX_RTC_Init+0x68>)
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_RTC_Init+0x60>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f002 fb5a 	bl	80046a0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001fec:	1e03      	subs	r3, r0, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001ff0:	f000 f8ea 	bl	80021c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ff4:	46c0      	nop			; (mov r8, r8)
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	20000084 	.word	0x20000084
 8002000:	40002800 	.word	0x40002800
 8002004:	00005f46 	.word	0x00005f46

08002008 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800200c:	4b14      	ldr	r3, [pc, #80]	; (8002060 <MX_USART2_UART_Init+0x58>)
 800200e:	4a15      	ldr	r2, [pc, #84]	; (8002064 <MX_USART2_UART_Init+0x5c>)
 8002010:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002012:	4b13      	ldr	r3, [pc, #76]	; (8002060 <MX_USART2_UART_Init+0x58>)
 8002014:	22e1      	movs	r2, #225	; 0xe1
 8002016:	0252      	lsls	r2, r2, #9
 8002018:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800201a:	4b11      	ldr	r3, [pc, #68]	; (8002060 <MX_USART2_UART_Init+0x58>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002020:	4b0f      	ldr	r3, [pc, #60]	; (8002060 <MX_USART2_UART_Init+0x58>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002026:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <MX_USART2_UART_Init+0x58>)
 8002028:	2200      	movs	r2, #0
 800202a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800202c:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <MX_USART2_UART_Init+0x58>)
 800202e:	220c      	movs	r2, #12
 8002030:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002032:	4b0b      	ldr	r3, [pc, #44]	; (8002060 <MX_USART2_UART_Init+0x58>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <MX_USART2_UART_Init+0x58>)
 800203a:	2200      	movs	r2, #0
 800203c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800203e:	4b08      	ldr	r3, [pc, #32]	; (8002060 <MX_USART2_UART_Init+0x58>)
 8002040:	2200      	movs	r2, #0
 8002042:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002044:	4b06      	ldr	r3, [pc, #24]	; (8002060 <MX_USART2_UART_Init+0x58>)
 8002046:	2200      	movs	r2, #0
 8002048:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800204a:	4b05      	ldr	r3, [pc, #20]	; (8002060 <MX_USART2_UART_Init+0x58>)
 800204c:	0018      	movs	r0, r3
 800204e:	f002 fc81 	bl	8004954 <HAL_UART_Init>
 8002052:	1e03      	subs	r3, r0, #0
 8002054:	d001      	beq.n	800205a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002056:	f000 f8b7 	bl	80021c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	200000a8 	.word	0x200000a8
 8002064:	40004400 	.word	0x40004400

08002068 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b08b      	sub	sp, #44	; 0x2c
 800206c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206e:	2414      	movs	r4, #20
 8002070:	193b      	adds	r3, r7, r4
 8002072:	0018      	movs	r0, r3
 8002074:	2314      	movs	r3, #20
 8002076:	001a      	movs	r2, r3
 8002078:	2100      	movs	r1, #0
 800207a:	f003 f943 	bl	8005304 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207e:	4b40      	ldr	r3, [pc, #256]	; (8002180 <MX_GPIO_Init+0x118>)
 8002080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002082:	4b3f      	ldr	r3, [pc, #252]	; (8002180 <MX_GPIO_Init+0x118>)
 8002084:	2104      	movs	r1, #4
 8002086:	430a      	orrs	r2, r1
 8002088:	62da      	str	r2, [r3, #44]	; 0x2c
 800208a:	4b3d      	ldr	r3, [pc, #244]	; (8002180 <MX_GPIO_Init+0x118>)
 800208c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208e:	2204      	movs	r2, #4
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002096:	4b3a      	ldr	r3, [pc, #232]	; (8002180 <MX_GPIO_Init+0x118>)
 8002098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800209a:	4b39      	ldr	r3, [pc, #228]	; (8002180 <MX_GPIO_Init+0x118>)
 800209c:	2180      	movs	r1, #128	; 0x80
 800209e:	430a      	orrs	r2, r1
 80020a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80020a2:	4b37      	ldr	r3, [pc, #220]	; (8002180 <MX_GPIO_Init+0x118>)
 80020a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a6:	2280      	movs	r2, #128	; 0x80
 80020a8:	4013      	ands	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ae:	4b34      	ldr	r3, [pc, #208]	; (8002180 <MX_GPIO_Init+0x118>)
 80020b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020b2:	4b33      	ldr	r3, [pc, #204]	; (8002180 <MX_GPIO_Init+0x118>)
 80020b4:	2101      	movs	r1, #1
 80020b6:	430a      	orrs	r2, r1
 80020b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80020ba:	4b31      	ldr	r3, [pc, #196]	; (8002180 <MX_GPIO_Init+0x118>)
 80020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020be:	2201      	movs	r2, #1
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
 80020c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c6:	4b2e      	ldr	r3, [pc, #184]	; (8002180 <MX_GPIO_Init+0x118>)
 80020c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ca:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <MX_GPIO_Init+0x118>)
 80020cc:	2102      	movs	r1, #2
 80020ce:	430a      	orrs	r2, r1
 80020d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80020d2:	4b2b      	ldr	r3, [pc, #172]	; (8002180 <MX_GPIO_Init+0x118>)
 80020d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d6:	2202      	movs	r2, #2
 80020d8:	4013      	ands	r3, r2
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80020de:	23a0      	movs	r3, #160	; 0xa0
 80020e0:	05db      	lsls	r3, r3, #23
 80020e2:	2200      	movs	r2, #0
 80020e4:	2120      	movs	r1, #32
 80020e6:	0018      	movs	r0, r3
 80020e8:	f001 f9da 	bl	80034a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80020ec:	4b25      	ldr	r3, [pc, #148]	; (8002184 <MX_GPIO_Init+0x11c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	2130      	movs	r1, #48	; 0x30
 80020f2:	0018      	movs	r0, r3
 80020f4:	f001 f9d4 	bl	80034a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020f8:	193b      	adds	r3, r7, r4
 80020fa:	2280      	movs	r2, #128	; 0x80
 80020fc:	0192      	lsls	r2, r2, #6
 80020fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002100:	193b      	adds	r3, r7, r4
 8002102:	2284      	movs	r2, #132	; 0x84
 8002104:	0392      	lsls	r2, r2, #14
 8002106:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	193b      	adds	r3, r7, r4
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800210e:	193b      	adds	r3, r7, r4
 8002110:	4a1d      	ldr	r2, [pc, #116]	; (8002188 <MX_GPIO_Init+0x120>)
 8002112:	0019      	movs	r1, r3
 8002114:	0010      	movs	r0, r2
 8002116:	f001 f845 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800211a:	193b      	adds	r3, r7, r4
 800211c:	2220      	movs	r2, #32
 800211e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002120:	193b      	adds	r3, r7, r4
 8002122:	2201      	movs	r2, #1
 8002124:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	193b      	adds	r3, r7, r4
 8002128:	2200      	movs	r2, #0
 800212a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	193b      	adds	r3, r7, r4
 800212e:	2200      	movs	r2, #0
 8002130:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002132:	193a      	adds	r2, r7, r4
 8002134:	23a0      	movs	r3, #160	; 0xa0
 8002136:	05db      	lsls	r3, r3, #23
 8002138:	0011      	movs	r1, r2
 800213a:	0018      	movs	r0, r3
 800213c:	f001 f832 	bl	80031a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002140:	0021      	movs	r1, r4
 8002142:	187b      	adds	r3, r7, r1
 8002144:	2230      	movs	r2, #48	; 0x30
 8002146:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002148:	187b      	adds	r3, r7, r1
 800214a:	2201      	movs	r2, #1
 800214c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	187b      	adds	r3, r7, r1
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002154:	187b      	adds	r3, r7, r1
 8002156:	2200      	movs	r2, #0
 8002158:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215a:	187b      	adds	r3, r7, r1
 800215c:	4a09      	ldr	r2, [pc, #36]	; (8002184 <MX_GPIO_Init+0x11c>)
 800215e:	0019      	movs	r1, r3
 8002160:	0010      	movs	r0, r2
 8002162:	f001 f81f 	bl	80031a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8002166:	2200      	movs	r2, #0
 8002168:	2101      	movs	r1, #1
 800216a:	2007      	movs	r0, #7
 800216c:	f000 ffe8 	bl	8003140 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002170:	2007      	movs	r0, #7
 8002172:	f000 fffa 	bl	800316a <HAL_NVIC_EnableIRQ>

}
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	46bd      	mov	sp, r7
 800217a:	b00b      	add	sp, #44	; 0x2c
 800217c:	bd90      	pop	{r4, r7, pc}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	40021000 	.word	0x40021000
 8002184:	50000400 	.word	0x50000400
 8002188:	50000800 	.word	0x50000800

0800218c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	0002      	movs	r2, r0
 8002194:	1dbb      	adds	r3, r7, #6
 8002196:	801a      	strh	r2, [r3, #0]
/* Interrupt is triggered by PC13 */
	if(GPIO_Pin == GPIO_PIN_13){
 8002198:	1dbb      	adds	r3, r7, #6
 800219a:	881a      	ldrh	r2, [r3, #0]
 800219c:	2380      	movs	r3, #128	; 0x80
 800219e:	019b      	lsls	r3, r3, #6
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d10d      	bne.n	80021c0 <HAL_GPIO_EXTI_Callback+0x34>
		/* Toggle LED */
		// HAL_GPIO_TogglePin(out_port, out_pin);
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80021a4:	23a0      	movs	r3, #160	; 0xa0
 80021a6:	05db      	lsls	r3, r3, #23
 80021a8:	2201      	movs	r2, #1
 80021aa:	2120      	movs	r1, #32
 80021ac:	0018      	movs	r0, r3
 80021ae:	f001 f977 	bl	80034a0 <HAL_GPIO_WritePin>
		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
		// HAL_Delay(pest_spray);
		// pest_spray = 0;
		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80021b2:	23a0      	movs	r3, #160	; 0xa0
 80021b4:	05db      	lsls	r3, r3, #23
 80021b6:	2200      	movs	r2, #0
 80021b8:	2120      	movs	r1, #32
 80021ba:	0018      	movs	r0, r3
 80021bc:	f001 f970 	bl	80034a0 <HAL_GPIO_WritePin>
	}
}
 80021c0:	46c0      	nop			; (mov r8, r8)
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b002      	add	sp, #8
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021cc:	b672      	cpsid	i
}
 80021ce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021d0:	e7fe      	b.n	80021d0 <Error_Handler+0x8>
	...

080021d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021d8:	4b07      	ldr	r3, [pc, #28]	; (80021f8 <HAL_MspInit+0x24>)
 80021da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <HAL_MspInit+0x24>)
 80021de:	2101      	movs	r1, #1
 80021e0:	430a      	orrs	r2, r1
 80021e2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e4:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <HAL_MspInit+0x24>)
 80021e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021e8:	4b03      	ldr	r3, [pc, #12]	; (80021f8 <HAL_MspInit+0x24>)
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	0549      	lsls	r1, r1, #21
 80021ee:	430a      	orrs	r2, r1
 80021f0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40021000 	.word	0x40021000

080021fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021fc:	b590      	push	{r4, r7, lr}
 80021fe:	b08b      	sub	sp, #44	; 0x2c
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	2414      	movs	r4, #20
 8002206:	193b      	adds	r3, r7, r4
 8002208:	0018      	movs	r0, r3
 800220a:	2314      	movs	r3, #20
 800220c:	001a      	movs	r2, r3
 800220e:	2100      	movs	r1, #0
 8002210:	f003 f878 	bl	8005304 <memset>
  if(hadc->Instance==ADC1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a22      	ldr	r2, [pc, #136]	; (80022a4 <HAL_ADC_MspInit+0xa8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d13d      	bne.n	800229a <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800221e:	4b22      	ldr	r3, [pc, #136]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 8002220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002222:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 8002224:	2180      	movs	r1, #128	; 0x80
 8002226:	0089      	lsls	r1, r1, #2
 8002228:	430a      	orrs	r2, r1
 800222a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222c:	4b1e      	ldr	r3, [pc, #120]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 800222e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002230:	4b1d      	ldr	r3, [pc, #116]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 8002232:	2101      	movs	r1, #1
 8002234:	430a      	orrs	r2, r1
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c
 8002238:	4b1b      	ldr	r3, [pc, #108]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 800223a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223c:	2201      	movs	r2, #1
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002244:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 8002246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002248:	4b17      	ldr	r3, [pc, #92]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 800224a:	2102      	movs	r1, #2
 800224c:	430a      	orrs	r2, r1
 800224e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <HAL_ADC_MspInit+0xac>)
 8002252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002254:	2202      	movs	r2, #2
 8002256:	4013      	ands	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800225c:	193b      	adds	r3, r7, r4
 800225e:	2202      	movs	r2, #2
 8002260:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002262:	193b      	adds	r3, r7, r4
 8002264:	2203      	movs	r2, #3
 8002266:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	193b      	adds	r3, r7, r4
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	193a      	adds	r2, r7, r4
 8002270:	23a0      	movs	r3, #160	; 0xa0
 8002272:	05db      	lsls	r3, r3, #23
 8002274:	0011      	movs	r1, r2
 8002276:	0018      	movs	r0, r3
 8002278:	f000 ff94 	bl	80031a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800227c:	193b      	adds	r3, r7, r4
 800227e:	2201      	movs	r2, #1
 8002280:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002282:	193b      	adds	r3, r7, r4
 8002284:	2203      	movs	r2, #3
 8002286:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	193b      	adds	r3, r7, r4
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228e:	193b      	adds	r3, r7, r4
 8002290:	4a06      	ldr	r2, [pc, #24]	; (80022ac <HAL_ADC_MspInit+0xb0>)
 8002292:	0019      	movs	r1, r3
 8002294:	0010      	movs	r0, r2
 8002296:	f000 ff85 	bl	80031a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	46bd      	mov	sp, r7
 800229e:	b00b      	add	sp, #44	; 0x2c
 80022a0:	bd90      	pop	{r4, r7, pc}
 80022a2:	46c0      	nop			; (mov r8, r8)
 80022a4:	40012400 	.word	0x40012400
 80022a8:	40021000 	.word	0x40021000
 80022ac:	50000400 	.word	0x50000400

080022b0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0a      	ldr	r2, [pc, #40]	; (80022e8 <HAL_RTC_MspInit+0x38>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d10e      	bne.n	80022e0 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80022c2:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <HAL_RTC_MspInit+0x3c>)
 80022c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HAL_RTC_MspInit+0x3c>)
 80022c8:	2180      	movs	r1, #128	; 0x80
 80022ca:	02c9      	lsls	r1, r1, #11
 80022cc:	430a      	orrs	r2, r1
 80022ce:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80022d0:	2200      	movs	r2, #0
 80022d2:	2100      	movs	r1, #0
 80022d4:	2002      	movs	r0, #2
 80022d6:	f000 ff33 	bl	8003140 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80022da:	2002      	movs	r0, #2
 80022dc:	f000 ff45 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80022e0:	46c0      	nop			; (mov r8, r8)
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b002      	add	sp, #8
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40002800 	.word	0x40002800
 80022ec:	40021000 	.word	0x40021000

080022f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022f0:	b590      	push	{r4, r7, lr}
 80022f2:	b089      	sub	sp, #36	; 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	240c      	movs	r4, #12
 80022fa:	193b      	adds	r3, r7, r4
 80022fc:	0018      	movs	r0, r3
 80022fe:	2314      	movs	r3, #20
 8002300:	001a      	movs	r2, r3
 8002302:	2100      	movs	r1, #0
 8002304:	f002 fffe 	bl	8005304 <memset>
  if(huart->Instance==USART2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a18      	ldr	r2, [pc, #96]	; (8002370 <HAL_UART_MspInit+0x80>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d129      	bne.n	8002366 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002312:	4b18      	ldr	r3, [pc, #96]	; (8002374 <HAL_UART_MspInit+0x84>)
 8002314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <HAL_UART_MspInit+0x84>)
 8002318:	2180      	movs	r1, #128	; 0x80
 800231a:	0289      	lsls	r1, r1, #10
 800231c:	430a      	orrs	r2, r1
 800231e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	4b14      	ldr	r3, [pc, #80]	; (8002374 <HAL_UART_MspInit+0x84>)
 8002322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002324:	4b13      	ldr	r3, [pc, #76]	; (8002374 <HAL_UART_MspInit+0x84>)
 8002326:	2101      	movs	r1, #1
 8002328:	430a      	orrs	r2, r1
 800232a:	62da      	str	r2, [r3, #44]	; 0x2c
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <HAL_UART_MspInit+0x84>)
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	2201      	movs	r2, #1
 8002332:	4013      	ands	r3, r2
 8002334:	60bb      	str	r3, [r7, #8]
 8002336:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002338:	0021      	movs	r1, r4
 800233a:	187b      	adds	r3, r7, r1
 800233c:	220c      	movs	r2, #12
 800233e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002340:	187b      	adds	r3, r7, r1
 8002342:	2202      	movs	r2, #2
 8002344:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	187b      	adds	r3, r7, r1
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234c:	187b      	adds	r3, r7, r1
 800234e:	2203      	movs	r2, #3
 8002350:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002352:	187b      	adds	r3, r7, r1
 8002354:	2204      	movs	r2, #4
 8002356:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002358:	187a      	adds	r2, r7, r1
 800235a:	23a0      	movs	r3, #160	; 0xa0
 800235c:	05db      	lsls	r3, r3, #23
 800235e:	0011      	movs	r1, r2
 8002360:	0018      	movs	r0, r3
 8002362:	f000 ff1f 	bl	80031a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	46bd      	mov	sp, r7
 800236a:	b009      	add	sp, #36	; 0x24
 800236c:	bd90      	pop	{r4, r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	40004400 	.word	0x40004400
 8002374:	40021000 	.word	0x40021000

08002378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800237c:	e7fe      	b.n	800237c <NMI_Handler+0x4>

0800237e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002382:	e7fe      	b.n	8002382 <HardFault_Handler+0x4>

08002384 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002388:	46c0      	nop			; (mov r8, r8)
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800239c:	f000 f89e 	bl	80024dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023a0:	46c0      	nop			; (mov r8, r8)
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80023ac:	4b03      	ldr	r3, [pc, #12]	; (80023bc <RTC_IRQHandler+0x14>)
 80023ae:	0018      	movs	r0, r3
 80023b0:	f002 fa9e 	bl	80048f0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80023b4:	46c0      	nop			; (mov r8, r8)
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	20000084 	.word	0x20000084

080023c0 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80023c4:	2380      	movs	r3, #128	; 0x80
 80023c6:	019b      	lsls	r3, r3, #6
 80023c8:	0018      	movs	r0, r3
 80023ca:	f001 f887 	bl	80034dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d8:	46c0      	nop			; (mov r8, r8)
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80023e0:	480d      	ldr	r0, [pc, #52]	; (8002418 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80023e2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023e4:	480d      	ldr	r0, [pc, #52]	; (800241c <LoopForever+0x6>)
  ldr r1, =_edata
 80023e6:	490e      	ldr	r1, [pc, #56]	; (8002420 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023e8:	4a0e      	ldr	r2, [pc, #56]	; (8002424 <LoopForever+0xe>)
  movs r3, #0
 80023ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023ec:	e002      	b.n	80023f4 <LoopCopyDataInit>

080023ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f2:	3304      	adds	r3, #4

080023f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023f8:	d3f9      	bcc.n	80023ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fa:	4a0b      	ldr	r2, [pc, #44]	; (8002428 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023fc:	4c0b      	ldr	r4, [pc, #44]	; (800242c <LoopForever+0x16>)
  movs r3, #0
 80023fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002400:	e001      	b.n	8002406 <LoopFillZerobss>

08002402 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002402:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002404:	3204      	adds	r2, #4

08002406 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002406:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002408:	d3fb      	bcc.n	8002402 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800240a:	f7ff ffe3 	bl	80023d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800240e:	f002 ff55 	bl	80052bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002412:	f7ff fbab 	bl	8001b6c <main>

08002416 <LoopForever>:

LoopForever:
    b LoopForever
 8002416:	e7fe      	b.n	8002416 <LoopForever>
   ldr   r0, =_estack
 8002418:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800241c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002420:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002424:	080053e8 	.word	0x080053e8
  ldr r2, =_sbss
 8002428:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800242c:	20000148 	.word	0x20000148

08002430 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002430:	e7fe      	b.n	8002430 <ADC1_COMP_IRQHandler>
	...

08002434 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800243a:	1dfb      	adds	r3, r7, #7
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002440:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <HAL_Init+0x3c>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <HAL_Init+0x3c>)
 8002446:	2140      	movs	r1, #64	; 0x40
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800244c:	2000      	movs	r0, #0
 800244e:	f000 f811 	bl	8002474 <HAL_InitTick>
 8002452:	1e03      	subs	r3, r0, #0
 8002454:	d003      	beq.n	800245e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002456:	1dfb      	adds	r3, r7, #7
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]
 800245c:	e001      	b.n	8002462 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800245e:	f7ff feb9 	bl	80021d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002462:	1dfb      	adds	r3, r7, #7
 8002464:	781b      	ldrb	r3, [r3, #0]
}
 8002466:	0018      	movs	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	b002      	add	sp, #8
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			; (mov r8, r8)
 8002470:	40022000 	.word	0x40022000

08002474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <HAL_InitTick+0x5c>)
 800247e:	681c      	ldr	r4, [r3, #0]
 8002480:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <HAL_InitTick+0x60>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	0019      	movs	r1, r3
 8002486:	23fa      	movs	r3, #250	; 0xfa
 8002488:	0098      	lsls	r0, r3, #2
 800248a:	f7fd fe3d 	bl	8000108 <__udivsi3>
 800248e:	0003      	movs	r3, r0
 8002490:	0019      	movs	r1, r3
 8002492:	0020      	movs	r0, r4
 8002494:	f7fd fe38 	bl	8000108 <__udivsi3>
 8002498:	0003      	movs	r3, r0
 800249a:	0018      	movs	r0, r3
 800249c:	f000 fe75 	bl	800318a <HAL_SYSTICK_Config>
 80024a0:	1e03      	subs	r3, r0, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e00f      	b.n	80024c8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d80b      	bhi.n	80024c6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	2301      	movs	r3, #1
 80024b2:	425b      	negs	r3, r3
 80024b4:	2200      	movs	r2, #0
 80024b6:	0018      	movs	r0, r3
 80024b8:	f000 fe42 	bl	8003140 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024bc:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <HAL_InitTick+0x64>)
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	e000      	b.n	80024c8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
}
 80024c8:	0018      	movs	r0, r3
 80024ca:	46bd      	mov	sp, r7
 80024cc:	b003      	add	sp, #12
 80024ce:	bd90      	pop	{r4, r7, pc}
 80024d0:	20000000 	.word	0x20000000
 80024d4:	20000008 	.word	0x20000008
 80024d8:	20000004 	.word	0x20000004

080024dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024e0:	4b05      	ldr	r3, [pc, #20]	; (80024f8 <HAL_IncTick+0x1c>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	001a      	movs	r2, r3
 80024e6:	4b05      	ldr	r3, [pc, #20]	; (80024fc <HAL_IncTick+0x20>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	18d2      	adds	r2, r2, r3
 80024ec:	4b03      	ldr	r3, [pc, #12]	; (80024fc <HAL_IncTick+0x20>)
 80024ee:	601a      	str	r2, [r3, #0]
}
 80024f0:	46c0      	nop			; (mov r8, r8)
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	46c0      	nop			; (mov r8, r8)
 80024f8:	20000008 	.word	0x20000008
 80024fc:	20000144 	.word	0x20000144

08002500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  return uwTick;
 8002504:	4b02      	ldr	r3, [pc, #8]	; (8002510 <HAL_GetTick+0x10>)
 8002506:	681b      	ldr	r3, [r3, #0]
}
 8002508:	0018      	movs	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	46c0      	nop			; (mov r8, r8)
 8002510:	20000144 	.word	0x20000144

08002514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800251c:	f7ff fff0 	bl	8002500 <HAL_GetTick>
 8002520:	0003      	movs	r3, r0
 8002522:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	3301      	adds	r3, #1
 800252c:	d005      	beq.n	800253a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <HAL_Delay+0x44>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	001a      	movs	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	189b      	adds	r3, r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	f7ff ffe0 	bl	8002500 <HAL_GetTick>
 8002540:	0002      	movs	r2, r0
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d8f7      	bhi.n	800253c <HAL_Delay+0x28>
  {
  }
}
 800254c:	46c0      	nop			; (mov r8, r8)
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	46bd      	mov	sp, r7
 8002552:	b004      	add	sp, #16
 8002554:	bd80      	pop	{r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	20000008 	.word	0x20000008

0800255c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002560:	4b04      	ldr	r3, [pc, #16]	; (8002574 <HAL_SuspendTick+0x18>)
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <HAL_SuspendTick+0x18>)
 8002566:	2102      	movs	r1, #2
 8002568:	438a      	bics	r2, r1
 800256a:	601a      	str	r2, [r3, #0]
}
 800256c:	46c0      	nop			; (mov r8, r8)
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	e000e010 	.word	0xe000e010

08002578 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 800257c:	4b04      	ldr	r3, [pc, #16]	; (8002590 <HAL_ResumeTick+0x18>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <HAL_ResumeTick+0x18>)
 8002582:	2102      	movs	r1, #2
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
}
 8002588:	46c0      	nop			; (mov r8, r8)
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	e000e010 	.word	0xe000e010

08002594 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e159      	b.n	800285a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10a      	bne.n	80025c4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2250      	movs	r2, #80	; 0x50
 80025b8:	2100      	movs	r1, #0
 80025ba:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	0018      	movs	r0, r3
 80025c0:	f7ff fe1c 	bl	80021fc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c8:	2210      	movs	r2, #16
 80025ca:	4013      	ands	r3, r2
 80025cc:	2b10      	cmp	r3, #16
 80025ce:	d005      	beq.n	80025dc <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2204      	movs	r2, #4
 80025d8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80025da:	d00b      	beq.n	80025f4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025e0:	2210      	movs	r2, #16
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2250      	movs	r2, #80	; 0x50
 80025ec:	2100      	movs	r1, #0
 80025ee:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e132      	b.n	800285a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f8:	4a9a      	ldr	r2, [pc, #616]	; (8002864 <HAL_ADC_Init+0x2d0>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	2202      	movs	r2, #2
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	2203      	movs	r2, #3
 800260c:	4013      	ands	r3, r2
 800260e:	2b01      	cmp	r3, #1
 8002610:	d108      	bne.n	8002624 <HAL_ADC_Init+0x90>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2201      	movs	r2, #1
 800261a:	4013      	ands	r3, r2
 800261c:	2b01      	cmp	r3, #1
 800261e:	d101      	bne.n	8002624 <HAL_ADC_Init+0x90>
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <HAL_ADC_Init+0x92>
 8002624:	2300      	movs	r3, #0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d149      	bne.n	80026be <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	23c0      	movs	r3, #192	; 0xc0
 8002630:	061b      	lsls	r3, r3, #24
 8002632:	429a      	cmp	r2, r3
 8002634:	d00b      	beq.n	800264e <HAL_ADC_Init+0xba>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	2380      	movs	r3, #128	; 0x80
 800263c:	05db      	lsls	r3, r3, #23
 800263e:	429a      	cmp	r2, r3
 8002640:	d005      	beq.n	800264e <HAL_ADC_Init+0xba>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	2380      	movs	r3, #128	; 0x80
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	429a      	cmp	r2, r3
 800264c:	d111      	bne.n	8002672 <HAL_ADC_Init+0xde>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691a      	ldr	r2, [r3, #16]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	0092      	lsls	r2, r2, #2
 800265a:	0892      	lsrs	r2, r2, #2
 800265c:	611a      	str	r2, [r3, #16]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6919      	ldr	r1, [r3, #16]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	611a      	str	r2, [r3, #16]
 8002670:	e014      	b.n	800269c <HAL_ADC_Init+0x108>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	0092      	lsls	r2, r2, #2
 800267e:	0892      	lsrs	r2, r2, #2
 8002680:	611a      	str	r2, [r3, #16]
 8002682:	4b79      	ldr	r3, [pc, #484]	; (8002868 <HAL_ADC_Init+0x2d4>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4b78      	ldr	r3, [pc, #480]	; (8002868 <HAL_ADC_Init+0x2d4>)
 8002688:	4978      	ldr	r1, [pc, #480]	; (800286c <HAL_ADC_Init+0x2d8>)
 800268a:	400a      	ands	r2, r1
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	4b76      	ldr	r3, [pc, #472]	; (8002868 <HAL_ADC_Init+0x2d4>)
 8002690:	6819      	ldr	r1, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	4b74      	ldr	r3, [pc, #464]	; (8002868 <HAL_ADC_Init+0x2d4>)
 8002698:	430a      	orrs	r2, r1
 800269a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2118      	movs	r1, #24
 80026a8:	438a      	bics	r2, r1
 80026aa:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	68d9      	ldr	r1, [r3, #12]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80026be:	4b6a      	ldr	r3, [pc, #424]	; (8002868 <HAL_ADC_Init+0x2d4>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	4b69      	ldr	r3, [pc, #420]	; (8002868 <HAL_ADC_Init+0x2d4>)
 80026c4:	496a      	ldr	r1, [pc, #424]	; (8002870 <HAL_ADC_Init+0x2dc>)
 80026c6:	400a      	ands	r2, r1
 80026c8:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80026ca:	4b67      	ldr	r3, [pc, #412]	; (8002868 <HAL_ADC_Init+0x2d4>)
 80026cc:	6819      	ldr	r1, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026d2:	065a      	lsls	r2, r3, #25
 80026d4:	4b64      	ldr	r3, [pc, #400]	; (8002868 <HAL_ADC_Init+0x2d4>)
 80026d6:	430a      	orrs	r2, r1
 80026d8:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	2380      	movs	r3, #128	; 0x80
 80026e2:	055b      	lsls	r3, r3, #21
 80026e4:	4013      	ands	r3, r2
 80026e6:	d108      	bne.n	80026fa <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2180      	movs	r1, #128	; 0x80
 80026f4:	0549      	lsls	r1, r1, #21
 80026f6:	430a      	orrs	r2, r1
 80026f8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	495b      	ldr	r1, [pc, #364]	; (8002874 <HAL_ADC_Init+0x2e0>)
 8002706:	400a      	ands	r2, r1
 8002708:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68d9      	ldr	r1, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	2b02      	cmp	r3, #2
 800271a:	d101      	bne.n	8002720 <HAL_ADC_Init+0x18c>
 800271c:	2304      	movs	r3, #4
 800271e:	e000      	b.n	8002722 <HAL_ADC_Init+0x18e>
 8002720:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002722:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2020      	movs	r0, #32
 8002728:	5c1b      	ldrb	r3, [r3, r0]
 800272a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800272c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	202c      	movs	r0, #44	; 0x2c
 8002732:	5c1b      	ldrb	r3, [r3, r0]
 8002734:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002736:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800273c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8002744:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800274c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800275a:	23c2      	movs	r3, #194	; 0xc2
 800275c:	33ff      	adds	r3, #255	; 0xff
 800275e:	429a      	cmp	r2, r3
 8002760:	d00b      	beq.n	800277a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68d9      	ldr	r1, [r3, #12]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002770:	431a      	orrs	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	430a      	orrs	r2, r1
 8002778:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2221      	movs	r2, #33	; 0x21
 800277e:	5c9b      	ldrb	r3, [r3, r2]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d11a      	bne.n	80027ba <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	5c9b      	ldrb	r3, [r3, r2]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d109      	bne.n	80027a2 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2180      	movs	r1, #128	; 0x80
 800279a:	0249      	lsls	r1, r1, #9
 800279c:	430a      	orrs	r2, r1
 800279e:	60da      	str	r2, [r3, #12]
 80027a0:	e00b      	b.n	80027ba <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a6:	2220      	movs	r2, #32
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b2:	2201      	movs	r2, #1
 80027b4:	431a      	orrs	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d11f      	bne.n	8002802 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	691a      	ldr	r2, [r3, #16]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	492a      	ldr	r1, [pc, #168]	; (8002878 <HAL_ADC_Init+0x2e4>)
 80027ce:	400a      	ands	r2, r1
 80027d0:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6919      	ldr	r1, [r3, #16]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80027e0:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 80027e6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	691a      	ldr	r2, [r3, #16]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2101      	movs	r1, #1
 80027fc:	430a      	orrs	r2, r1
 80027fe:	611a      	str	r2, [r3, #16]
 8002800:	e00e      	b.n	8002820 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	2201      	movs	r2, #1
 800280a:	4013      	ands	r3, r2
 800280c:	2b01      	cmp	r3, #1
 800280e:	d107      	bne.n	8002820 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	691a      	ldr	r2, [r3, #16]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2101      	movs	r1, #1
 800281c:	438a      	bics	r2, r1
 800281e:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	695a      	ldr	r2, [r3, #20]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2107      	movs	r1, #7
 800282c:	438a      	bics	r2, r1
 800282e:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6959      	ldr	r1, [r3, #20]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284c:	2203      	movs	r2, #3
 800284e:	4393      	bics	r3, r2
 8002850:	2201      	movs	r2, #1
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	0018      	movs	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	b002      	add	sp, #8
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	fffffefd 	.word	0xfffffefd
 8002868:	40012708 	.word	0x40012708
 800286c:	ffc3ffff 	.word	0xffc3ffff
 8002870:	fdffffff 	.word	0xfdffffff
 8002874:	fffe0219 	.word	0xfffe0219
 8002878:	fffffc03 	.word	0xfffffc03

0800287c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002884:	230f      	movs	r3, #15
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2204      	movs	r2, #4
 8002894:	4013      	ands	r3, r2
 8002896:	d138      	bne.n	800290a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2250      	movs	r2, #80	; 0x50
 800289c:	5c9b      	ldrb	r3, [r3, r2]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d101      	bne.n	80028a6 <HAL_ADC_Start+0x2a>
 80028a2:	2302      	movs	r3, #2
 80028a4:	e038      	b.n	8002918 <HAL_ADC_Start+0x9c>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2250      	movs	r2, #80	; 0x50
 80028aa:	2101      	movs	r1, #1
 80028ac:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d007      	beq.n	80028c6 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80028b6:	230f      	movs	r3, #15
 80028b8:	18fc      	adds	r4, r7, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	0018      	movs	r0, r3
 80028be:	f000 f9b9 	bl	8002c34 <ADC_Enable>
 80028c2:	0003      	movs	r3, r0
 80028c4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80028c6:	230f      	movs	r3, #15
 80028c8:	18fb      	adds	r3, r7, r3
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d120      	bne.n	8002912 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028d4:	4a12      	ldr	r2, [pc, #72]	; (8002920 <HAL_ADC_Start+0xa4>)
 80028d6:	4013      	ands	r3, r2
 80028d8:	2280      	movs	r2, #128	; 0x80
 80028da:	0052      	lsls	r2, r2, #1
 80028dc:	431a      	orrs	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2250      	movs	r2, #80	; 0x50
 80028ec:	2100      	movs	r1, #0
 80028ee:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	221c      	movs	r2, #28
 80028f6:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2104      	movs	r1, #4
 8002904:	430a      	orrs	r2, r1
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	e003      	b.n	8002912 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800290a:	230f      	movs	r3, #15
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	2202      	movs	r2, #2
 8002910:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002912:	230f      	movs	r3, #15
 8002914:	18fb      	adds	r3, r7, r3
 8002916:	781b      	ldrb	r3, [r3, #0]
}
 8002918:	0018      	movs	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	b005      	add	sp, #20
 800291e:	bd90      	pop	{r4, r7, pc}
 8002920:	fffff0fe 	.word	0xfffff0fe

08002924 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002924:	b5b0      	push	{r4, r5, r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800292c:	230f      	movs	r3, #15
 800292e:	18fb      	adds	r3, r7, r3
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2250      	movs	r2, #80	; 0x50
 8002938:	5c9b      	ldrb	r3, [r3, r2]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_ADC_Stop+0x1e>
 800293e:	2302      	movs	r3, #2
 8002940:	e029      	b.n	8002996 <HAL_ADC_Stop+0x72>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2250      	movs	r2, #80	; 0x50
 8002946:	2101      	movs	r1, #1
 8002948:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800294a:	250f      	movs	r5, #15
 800294c:	197c      	adds	r4, r7, r5
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0018      	movs	r0, r3
 8002952:	f000 fa3e 	bl	8002dd2 <ADC_ConversionStop>
 8002956:	0003      	movs	r3, r0
 8002958:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800295a:	197b      	adds	r3, r7, r5
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d112      	bne.n	8002988 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002962:	197c      	adds	r4, r7, r5
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	0018      	movs	r0, r3
 8002968:	f000 f9cc 	bl	8002d04 <ADC_Disable>
 800296c:	0003      	movs	r3, r0
 800296e:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002970:	197b      	adds	r3, r7, r5
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d107      	bne.n	8002988 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800297c:	4a08      	ldr	r2, [pc, #32]	; (80029a0 <HAL_ADC_Stop+0x7c>)
 800297e:	4013      	ands	r3, r2
 8002980:	2201      	movs	r2, #1
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2250      	movs	r2, #80	; 0x50
 800298c:	2100      	movs	r1, #0
 800298e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002990:	230f      	movs	r3, #15
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	781b      	ldrb	r3, [r3, #0]
}
 8002996:	0018      	movs	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	b004      	add	sp, #16
 800299c:	bdb0      	pop	{r4, r5, r7, pc}
 800299e:	46c0      	nop			; (mov r8, r8)
 80029a0:	fffffefe 	.word	0xfffffefe

080029a4 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d102      	bne.n	80029c4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80029be:	2308      	movs	r3, #8
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e014      	b.n	80029ee <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2201      	movs	r2, #1
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d10b      	bne.n	80029ea <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d6:	2220      	movs	r2, #32
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2250      	movs	r2, #80	; 0x50
 80029e2:	2100      	movs	r1, #0
 80029e4:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e072      	b.n	8002ad0 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80029ea:	230c      	movs	r3, #12
 80029ec:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80029ee:	f7ff fd87 	bl	8002500 <HAL_GetTick>
 80029f2:	0003      	movs	r3, r0
 80029f4:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80029f6:	e01f      	b.n	8002a38 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	3301      	adds	r3, #1
 80029fc:	d01c      	beq.n	8002a38 <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d007      	beq.n	8002a14 <HAL_ADC_PollForConversion+0x70>
 8002a04:	f7ff fd7c 	bl	8002500 <HAL_GetTick>
 8002a08:	0002      	movs	r2, r0
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d211      	bcs.n	8002a38 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	d10b      	bne.n	8002a38 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a24:	2204      	movs	r2, #4
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2250      	movs	r2, #80	; 0x50
 8002a30:	2100      	movs	r1, #0
 8002a32:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e04b      	b.n	8002ad0 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4013      	ands	r3, r2
 8002a42:	d0d9      	beq.n	80029f8 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a48:	2280      	movs	r2, #128	; 0x80
 8002a4a:	0092      	lsls	r2, r2, #2
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	23c0      	movs	r3, #192	; 0xc0
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d12e      	bne.n	8002abe <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2220      	movs	r2, #32
 8002a64:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d129      	bne.n	8002abe <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2208      	movs	r2, #8
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	d122      	bne.n	8002abe <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	2204      	movs	r2, #4
 8002a80:	4013      	ands	r3, r2
 8002a82:	d110      	bne.n	8002aa6 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	210c      	movs	r1, #12
 8002a90:	438a      	bics	r2, r1
 8002a92:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a98:	4a0f      	ldr	r2, [pc, #60]	; (8002ad8 <HAL_ADC_PollForConversion+0x134>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	655a      	str	r2, [r3, #84]	; 0x54
 8002aa4:	e00b      	b.n	8002abe <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aaa:	2220      	movs	r2, #32
 8002aac:	431a      	orrs	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d103      	bne.n	8002ace <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	220c      	movs	r2, #12
 8002acc:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	b004      	add	sp, #16
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	fffffefe 	.word	0xfffffefe

08002adc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002aea:	0018      	movs	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b002      	add	sp, #8
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2250      	movs	r2, #80	; 0x50
 8002b02:	5c9b      	ldrb	r3, [r3, r2]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d101      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x18>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	e085      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x124>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2250      	movs	r2, #80	; 0x50
 8002b10:	2101      	movs	r1, #1
 8002b12:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2204      	movs	r2, #4
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d00b      	beq.n	8002b38 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b24:	2220      	movs	r2, #32
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2250      	movs	r2, #80	; 0x50
 8002b30:	2100      	movs	r1, #0
 8002b32:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e06f      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	4a38      	ldr	r2, [pc, #224]	; (8002c20 <HAL_ADC_ConfigChannel+0x12c>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d035      	beq.n	8002bae <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	035b      	lsls	r3, r3, #13
 8002b4e:	0b5a      	lsrs	r2, r3, #13
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	430a      	orrs	r2, r1
 8002b56:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	2380      	movs	r3, #128	; 0x80
 8002b5e:	02db      	lsls	r3, r3, #11
 8002b60:	4013      	ands	r3, r2
 8002b62:	d009      	beq.n	8002b78 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8002b64:	4b2f      	ldr	r3, [pc, #188]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b2e      	ldr	r3, [pc, #184]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002b6a:	2180      	movs	r1, #128	; 0x80
 8002b6c:	0409      	lsls	r1, r1, #16
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002b72:	200a      	movs	r0, #10
 8002b74:	f000 f97a 	bl	8002e6c <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	2380      	movs	r3, #128	; 0x80
 8002b7e:	029b      	lsls	r3, r3, #10
 8002b80:	4013      	ands	r3, r2
 8002b82:	d006      	beq.n	8002b92 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8002b84:	4b27      	ldr	r3, [pc, #156]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	4b26      	ldr	r3, [pc, #152]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002b8a:	2180      	movs	r1, #128	; 0x80
 8002b8c:	03c9      	lsls	r1, r1, #15
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	025b      	lsls	r3, r3, #9
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d037      	beq.n	8002c0e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8002b9e:	4b21      	ldr	r3, [pc, #132]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002ba4:	2180      	movs	r1, #128	; 0x80
 8002ba6:	0449      	lsls	r1, r1, #17
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	e02f      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	035b      	lsls	r3, r3, #13
 8002bba:	0b5b      	lsrs	r3, r3, #13
 8002bbc:	43d9      	mvns	r1, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	400a      	ands	r2, r1
 8002bc4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	2380      	movs	r3, #128	; 0x80
 8002bcc:	02db      	lsls	r3, r3, #11
 8002bce:	4013      	ands	r3, r2
 8002bd0:	d005      	beq.n	8002bde <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8002bd2:	4b14      	ldr	r3, [pc, #80]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002bd8:	4913      	ldr	r1, [pc, #76]	; (8002c28 <HAL_ADC_ConfigChannel+0x134>)
 8002bda:	400a      	ands	r2, r1
 8002bdc:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	2380      	movs	r3, #128	; 0x80
 8002be4:	029b      	lsls	r3, r3, #10
 8002be6:	4013      	ands	r3, r2
 8002be8:	d005      	beq.n	8002bf6 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8002bea:	4b0e      	ldr	r3, [pc, #56]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002bf0:	490e      	ldr	r1, [pc, #56]	; (8002c2c <HAL_ADC_ConfigChannel+0x138>)
 8002bf2:	400a      	ands	r2, r1
 8002bf4:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	2380      	movs	r3, #128	; 0x80
 8002bfc:	025b      	lsls	r3, r3, #9
 8002bfe:	4013      	ands	r3, r2
 8002c00:	d005      	beq.n	8002c0e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8002c02:	4b08      	ldr	r3, [pc, #32]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	4b07      	ldr	r3, [pc, #28]	; (8002c24 <HAL_ADC_ConfigChannel+0x130>)
 8002c08:	4909      	ldr	r1, [pc, #36]	; (8002c30 <HAL_ADC_ConfigChannel+0x13c>)
 8002c0a:	400a      	ands	r2, r1
 8002c0c:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2250      	movs	r2, #80	; 0x50
 8002c12:	2100      	movs	r1, #0
 8002c14:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	0018      	movs	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	b002      	add	sp, #8
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	00001001 	.word	0x00001001
 8002c24:	40012708 	.word	0x40012708
 8002c28:	ff7fffff 	.word	0xff7fffff
 8002c2c:	ffbfffff 	.word	0xffbfffff
 8002c30:	feffffff 	.word	0xfeffffff

08002c34 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2203      	movs	r2, #3
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d108      	bne.n	8002c60 <ADC_Enable+0x2c>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2201      	movs	r2, #1
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d101      	bne.n	8002c60 <ADC_Enable+0x2c>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e000      	b.n	8002c62 <ADC_Enable+0x2e>
 8002c60:	2300      	movs	r3, #0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d146      	bne.n	8002cf4 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	4a24      	ldr	r2, [pc, #144]	; (8002d00 <ADC_Enable+0xcc>)
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d00d      	beq.n	8002c8e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c76:	2210      	movs	r2, #16
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c82:	2201      	movs	r2, #1
 8002c84:	431a      	orrs	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e033      	b.n	8002cf6 <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	f000 f8e4 	bl	8002e6c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ca4:	f7ff fc2c 	bl	8002500 <HAL_GetTick>
 8002ca8:	0003      	movs	r3, r0
 8002caa:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cac:	e01b      	b.n	8002ce6 <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cae:	f7ff fc27 	bl	8002500 <HAL_GetTick>
 8002cb2:	0002      	movs	r2, r0
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b0a      	cmp	r3, #10
 8002cba:	d914      	bls.n	8002ce6 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d00d      	beq.n	8002ce6 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cce:	2210      	movs	r2, #16
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cda:	2201      	movs	r2, #1
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e007      	b.n	8002cf6 <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2201      	movs	r2, #1
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d1dc      	bne.n	8002cae <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	b004      	add	sp, #16
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	46c0      	nop			; (mov r8, r8)
 8002d00:	80000017 	.word	0x80000017

08002d04 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	2203      	movs	r2, #3
 8002d18:	4013      	ands	r3, r2
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d108      	bne.n	8002d30 <ADC_Disable+0x2c>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2201      	movs	r2, #1
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d101      	bne.n	8002d30 <ADC_Disable+0x2c>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <ADC_Disable+0x2e>
 8002d30:	2300      	movs	r3, #0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d048      	beq.n	8002dc8 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2205      	movs	r2, #5
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d110      	bne.n	8002d66 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2102      	movs	r1, #2
 8002d50:	430a      	orrs	r2, r1
 8002d52:	609a      	str	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2203      	movs	r2, #3
 8002d5a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d5c:	f7ff fbd0 	bl	8002500 <HAL_GetTick>
 8002d60:	0003      	movs	r3, r0
 8002d62:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d64:	e029      	b.n	8002dba <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d6a:	2210      	movs	r2, #16
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d76:	2201      	movs	r2, #1
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e023      	b.n	8002dca <ADC_Disable+0xc6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d82:	f7ff fbbd 	bl	8002500 <HAL_GetTick>
 8002d86:	0002      	movs	r2, r0
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b0a      	cmp	r3, #10
 8002d8e:	d914      	bls.n	8002dba <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2201      	movs	r2, #1
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d10d      	bne.n	8002dba <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da2:	2210      	movs	r2, #16
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dae:	2201      	movs	r2, #1
 8002db0:	431a      	orrs	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e007      	b.n	8002dca <ADC_Disable+0xc6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d0dc      	beq.n	8002d82 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	0018      	movs	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b004      	add	sp, #16
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b084      	sub	sp, #16
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2204      	movs	r2, #4
 8002de6:	4013      	ands	r3, r2
 8002de8:	d03a      	beq.n	8002e60 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2204      	movs	r2, #4
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d10d      	bne.n	8002e14 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2202      	movs	r2, #2
 8002e00:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002e02:	d107      	bne.n	8002e14 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2110      	movs	r1, #16
 8002e10:	430a      	orrs	r2, r1
 8002e12:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e14:	f7ff fb74 	bl	8002500 <HAL_GetTick>
 8002e18:	0003      	movs	r3, r0
 8002e1a:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002e1c:	e01a      	b.n	8002e54 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002e1e:	f7ff fb6f 	bl	8002500 <HAL_GetTick>
 8002e22:	0002      	movs	r2, r0
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b0a      	cmp	r3, #10
 8002e2a:	d913      	bls.n	8002e54 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2204      	movs	r2, #4
 8002e34:	4013      	ands	r3, r2
 8002e36:	d00d      	beq.n	8002e54 <ADC_ConversionStop+0x82>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3c:	2210      	movs	r2, #16
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e48:	2201      	movs	r2, #1
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e006      	b.n	8002e62 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d1de      	bne.n	8002e1e <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	0018      	movs	r0, r3
 8002e64:	46bd      	mov	sp, r7
 8002e66:	b004      	add	sp, #16
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002e74:	4b0b      	ldr	r3, [pc, #44]	; (8002ea4 <ADC_DelayMicroSecond+0x38>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	490b      	ldr	r1, [pc, #44]	; (8002ea8 <ADC_DelayMicroSecond+0x3c>)
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	f7fd f944 	bl	8000108 <__udivsi3>
 8002e80:	0003      	movs	r3, r0
 8002e82:	001a      	movs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4353      	muls	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8002e8a:	e002      	b.n	8002e92 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1f9      	bne.n	8002e8c <ADC_DelayMicroSecond+0x20>
  } 
}
 8002e98:	46c0      	nop			; (mov r8, r8)
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	b004      	add	sp, #16
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	20000000 	.word	0x20000000
 8002ea8:	000f4240 	.word	0x000f4240

08002eac <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002eb6:	2317      	movs	r3, #23
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2250      	movs	r2, #80	; 0x50
 8002eca:	5c9b      	ldrb	r3, [r3, r2]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d101      	bne.n	8002ed4 <HAL_ADCEx_Calibration_Start+0x28>
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	e083      	b.n	8002fdc <HAL_ADCEx_Calibration_Start+0x130>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2250      	movs	r2, #80	; 0x50
 8002ed8:	2101      	movs	r1, #1
 8002eda:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d108      	bne.n	8002efc <HAL_ADCEx_Calibration_Start+0x50>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_ADCEx_Calibration_Start+0x50>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e000      	b.n	8002efe <HAL_ADCEx_Calibration_Start+0x52>
 8002efc:	2300      	movs	r3, #0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d15b      	bne.n	8002fba <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f06:	4a37      	ldr	r2, [pc, #220]	; (8002fe4 <HAL_ADCEx_Calibration_Start+0x138>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2203      	movs	r2, #3
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2103      	movs	r1, #3
 8002f2a:	438a      	bics	r2, r1
 8002f2c:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2180      	movs	r1, #128	; 0x80
 8002f3a:	0609      	lsls	r1, r1, #24
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002f40:	f7ff fade 	bl	8002500 <HAL_GetTick>
 8002f44:	0003      	movs	r3, r0
 8002f46:	613b      	str	r3, [r7, #16]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002f48:	e01d      	b.n	8002f86 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002f4a:	f7ff fad9 	bl	8002500 <HAL_GetTick>
 8002f4e:	0002      	movs	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b0a      	cmp	r3, #10
 8002f56:	d916      	bls.n	8002f86 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	0fdb      	lsrs	r3, r3, #31
 8002f60:	07da      	lsls	r2, r3, #31
 8002f62:	2380      	movs	r3, #128	; 0x80
 8002f64:	061b      	lsls	r3, r3, #24
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d10d      	bne.n	8002f86 <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f6e:	2212      	movs	r2, #18
 8002f70:	4393      	bics	r3, r2
 8002f72:	2210      	movs	r2, #16
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2250      	movs	r2, #80	; 0x50
 8002f7e:	2100      	movs	r1, #0
 8002f80:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e02a      	b.n	8002fdc <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	0fdb      	lsrs	r3, r3, #31
 8002f8e:	07da      	lsls	r2, r3, #31
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	061b      	lsls	r3, r3, #24
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d0d8      	beq.n	8002f4a <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68d9      	ldr	r1, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fac:	2203      	movs	r2, #3
 8002fae:	4393      	bics	r3, r2
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	655a      	str	r2, [r3, #84]	; 0x54
 8002fb8:	e009      	b.n	8002fce <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	431a      	orrs	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	655a      	str	r2, [r3, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
 8002fc6:	2317      	movs	r3, #23
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	2201      	movs	r2, #1
 8002fcc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2250      	movs	r2, #80	; 0x50
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002fd6:	2317      	movs	r3, #23
 8002fd8:	18fb      	adds	r3, r7, r3
 8002fda:	781b      	ldrb	r3, [r3, #0]
}
 8002fdc:	0018      	movs	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b006      	add	sp, #24
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	fffffefd 	.word	0xfffffefd

08002fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	0002      	movs	r2, r0
 8002ff0:	1dfb      	adds	r3, r7, #7
 8002ff2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	1dfb      	adds	r3, r7, #7
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b7f      	cmp	r3, #127	; 0x7f
 8002ffa:	d809      	bhi.n	8003010 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ffc:	1dfb      	adds	r3, r7, #7
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	001a      	movs	r2, r3
 8003002:	231f      	movs	r3, #31
 8003004:	401a      	ands	r2, r3
 8003006:	4b04      	ldr	r3, [pc, #16]	; (8003018 <__NVIC_EnableIRQ+0x30>)
 8003008:	2101      	movs	r1, #1
 800300a:	4091      	lsls	r1, r2
 800300c:	000a      	movs	r2, r1
 800300e:	601a      	str	r2, [r3, #0]
  }
}
 8003010:	46c0      	nop			; (mov r8, r8)
 8003012:	46bd      	mov	sp, r7
 8003014:	b002      	add	sp, #8
 8003016:	bd80      	pop	{r7, pc}
 8003018:	e000e100 	.word	0xe000e100

0800301c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	0002      	movs	r2, r0
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	1dfb      	adds	r3, r7, #7
 8003028:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800302a:	1dfb      	adds	r3, r7, #7
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	2b7f      	cmp	r3, #127	; 0x7f
 8003030:	d828      	bhi.n	8003084 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003032:	4a2f      	ldr	r2, [pc, #188]	; (80030f0 <__NVIC_SetPriority+0xd4>)
 8003034:	1dfb      	adds	r3, r7, #7
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	b25b      	sxtb	r3, r3
 800303a:	089b      	lsrs	r3, r3, #2
 800303c:	33c0      	adds	r3, #192	; 0xc0
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	589b      	ldr	r3, [r3, r2]
 8003042:	1dfa      	adds	r2, r7, #7
 8003044:	7812      	ldrb	r2, [r2, #0]
 8003046:	0011      	movs	r1, r2
 8003048:	2203      	movs	r2, #3
 800304a:	400a      	ands	r2, r1
 800304c:	00d2      	lsls	r2, r2, #3
 800304e:	21ff      	movs	r1, #255	; 0xff
 8003050:	4091      	lsls	r1, r2
 8003052:	000a      	movs	r2, r1
 8003054:	43d2      	mvns	r2, r2
 8003056:	401a      	ands	r2, r3
 8003058:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	019b      	lsls	r3, r3, #6
 800305e:	22ff      	movs	r2, #255	; 0xff
 8003060:	401a      	ands	r2, r3
 8003062:	1dfb      	adds	r3, r7, #7
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	0018      	movs	r0, r3
 8003068:	2303      	movs	r3, #3
 800306a:	4003      	ands	r3, r0
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003070:	481f      	ldr	r0, [pc, #124]	; (80030f0 <__NVIC_SetPriority+0xd4>)
 8003072:	1dfb      	adds	r3, r7, #7
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	b25b      	sxtb	r3, r3
 8003078:	089b      	lsrs	r3, r3, #2
 800307a:	430a      	orrs	r2, r1
 800307c:	33c0      	adds	r3, #192	; 0xc0
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003082:	e031      	b.n	80030e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003084:	4a1b      	ldr	r2, [pc, #108]	; (80030f4 <__NVIC_SetPriority+0xd8>)
 8003086:	1dfb      	adds	r3, r7, #7
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	0019      	movs	r1, r3
 800308c:	230f      	movs	r3, #15
 800308e:	400b      	ands	r3, r1
 8003090:	3b08      	subs	r3, #8
 8003092:	089b      	lsrs	r3, r3, #2
 8003094:	3306      	adds	r3, #6
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	18d3      	adds	r3, r2, r3
 800309a:	3304      	adds	r3, #4
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	1dfa      	adds	r2, r7, #7
 80030a0:	7812      	ldrb	r2, [r2, #0]
 80030a2:	0011      	movs	r1, r2
 80030a4:	2203      	movs	r2, #3
 80030a6:	400a      	ands	r2, r1
 80030a8:	00d2      	lsls	r2, r2, #3
 80030aa:	21ff      	movs	r1, #255	; 0xff
 80030ac:	4091      	lsls	r1, r2
 80030ae:	000a      	movs	r2, r1
 80030b0:	43d2      	mvns	r2, r2
 80030b2:	401a      	ands	r2, r3
 80030b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	019b      	lsls	r3, r3, #6
 80030ba:	22ff      	movs	r2, #255	; 0xff
 80030bc:	401a      	ands	r2, r3
 80030be:	1dfb      	adds	r3, r7, #7
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	0018      	movs	r0, r3
 80030c4:	2303      	movs	r3, #3
 80030c6:	4003      	ands	r3, r0
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030cc:	4809      	ldr	r0, [pc, #36]	; (80030f4 <__NVIC_SetPriority+0xd8>)
 80030ce:	1dfb      	adds	r3, r7, #7
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	001c      	movs	r4, r3
 80030d4:	230f      	movs	r3, #15
 80030d6:	4023      	ands	r3, r4
 80030d8:	3b08      	subs	r3, #8
 80030da:	089b      	lsrs	r3, r3, #2
 80030dc:	430a      	orrs	r2, r1
 80030de:	3306      	adds	r3, #6
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	18c3      	adds	r3, r0, r3
 80030e4:	3304      	adds	r3, #4
 80030e6:	601a      	str	r2, [r3, #0]
}
 80030e8:	46c0      	nop			; (mov r8, r8)
 80030ea:	46bd      	mov	sp, r7
 80030ec:	b003      	add	sp, #12
 80030ee:	bd90      	pop	{r4, r7, pc}
 80030f0:	e000e100 	.word	0xe000e100
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	1e5a      	subs	r2, r3, #1
 8003104:	2380      	movs	r3, #128	; 0x80
 8003106:	045b      	lsls	r3, r3, #17
 8003108:	429a      	cmp	r2, r3
 800310a:	d301      	bcc.n	8003110 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800310c:	2301      	movs	r3, #1
 800310e:	e010      	b.n	8003132 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003110:	4b0a      	ldr	r3, [pc, #40]	; (800313c <SysTick_Config+0x44>)
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	3a01      	subs	r2, #1
 8003116:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003118:	2301      	movs	r3, #1
 800311a:	425b      	negs	r3, r3
 800311c:	2103      	movs	r1, #3
 800311e:	0018      	movs	r0, r3
 8003120:	f7ff ff7c 	bl	800301c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <SysTick_Config+0x44>)
 8003126:	2200      	movs	r2, #0
 8003128:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800312a:	4b04      	ldr	r3, [pc, #16]	; (800313c <SysTick_Config+0x44>)
 800312c:	2207      	movs	r2, #7
 800312e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003130:	2300      	movs	r3, #0
}
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b002      	add	sp, #8
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	e000e010 	.word	0xe000e010

08003140 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	210f      	movs	r1, #15
 800314c:	187b      	adds	r3, r7, r1
 800314e:	1c02      	adds	r2, r0, #0
 8003150:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	187b      	adds	r3, r7, r1
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	b25b      	sxtb	r3, r3
 800315a:	0011      	movs	r1, r2
 800315c:	0018      	movs	r0, r3
 800315e:	f7ff ff5d 	bl	800301c <__NVIC_SetPriority>
}
 8003162:	46c0      	nop			; (mov r8, r8)
 8003164:	46bd      	mov	sp, r7
 8003166:	b004      	add	sp, #16
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	0002      	movs	r2, r0
 8003172:	1dfb      	adds	r3, r7, #7
 8003174:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003176:	1dfb      	adds	r3, r7, #7
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	b25b      	sxtb	r3, r3
 800317c:	0018      	movs	r0, r3
 800317e:	f7ff ff33 	bl	8002fe8 <__NVIC_EnableIRQ>
}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	46bd      	mov	sp, r7
 8003186:	b002      	add	sp, #8
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	0018      	movs	r0, r3
 8003196:	f7ff ffaf 	bl	80030f8 <SysTick_Config>
 800319a:	0003      	movs	r3, r0
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	b002      	add	sp, #8
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80031ba:	e155      	b.n	8003468 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2101      	movs	r1, #1
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	4091      	lsls	r1, r2
 80031c6:	000a      	movs	r2, r1
 80031c8:	4013      	ands	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d100      	bne.n	80031d4 <HAL_GPIO_Init+0x30>
 80031d2:	e146      	b.n	8003462 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2203      	movs	r2, #3
 80031da:	4013      	ands	r3, r2
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d005      	beq.n	80031ec <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2203      	movs	r2, #3
 80031e6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d130      	bne.n	800324e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	2203      	movs	r2, #3
 80031f8:	409a      	lsls	r2, r3
 80031fa:	0013      	movs	r3, r2
 80031fc:	43da      	mvns	r2, r3
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	4013      	ands	r3, r2
 8003202:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	68da      	ldr	r2, [r3, #12]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	409a      	lsls	r2, r3
 800320e:	0013      	movs	r3, r2
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	4313      	orrs	r3, r2
 8003214:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003222:	2201      	movs	r2, #1
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	409a      	lsls	r2, r3
 8003228:	0013      	movs	r3, r2
 800322a:	43da      	mvns	r2, r3
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4013      	ands	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	2201      	movs	r2, #1
 800323a:	401a      	ands	r2, r3
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	409a      	lsls	r2, r3
 8003240:	0013      	movs	r3, r2
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	4313      	orrs	r3, r2
 8003246:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2203      	movs	r2, #3
 8003254:	4013      	ands	r3, r2
 8003256:	2b03      	cmp	r3, #3
 8003258:	d017      	beq.n	800328a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	2203      	movs	r2, #3
 8003266:	409a      	lsls	r2, r3
 8003268:	0013      	movs	r3, r2
 800326a:	43da      	mvns	r2, r3
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	4013      	ands	r3, r2
 8003270:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	409a      	lsls	r2, r3
 800327c:	0013      	movs	r3, r2
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2203      	movs	r2, #3
 8003290:	4013      	ands	r3, r2
 8003292:	2b02      	cmp	r3, #2
 8003294:	d123      	bne.n	80032de <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	08da      	lsrs	r2, r3, #3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	3208      	adds	r2, #8
 800329e:	0092      	lsls	r2, r2, #2
 80032a0:	58d3      	ldr	r3, [r2, r3]
 80032a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2207      	movs	r2, #7
 80032a8:	4013      	ands	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	220f      	movs	r2, #15
 80032ae:	409a      	lsls	r2, r3
 80032b0:	0013      	movs	r3, r2
 80032b2:	43da      	mvns	r2, r3
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	2107      	movs	r1, #7
 80032c2:	400b      	ands	r3, r1
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	409a      	lsls	r2, r3
 80032c8:	0013      	movs	r3, r2
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	08da      	lsrs	r2, r3, #3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3208      	adds	r2, #8
 80032d8:	0092      	lsls	r2, r2, #2
 80032da:	6939      	ldr	r1, [r7, #16]
 80032dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	2203      	movs	r2, #3
 80032ea:	409a      	lsls	r2, r3
 80032ec:	0013      	movs	r3, r2
 80032ee:	43da      	mvns	r2, r3
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2203      	movs	r2, #3
 80032fc:	401a      	ands	r2, r3
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	409a      	lsls	r2, r3
 8003304:	0013      	movs	r3, r2
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	23c0      	movs	r3, #192	; 0xc0
 8003318:	029b      	lsls	r3, r3, #10
 800331a:	4013      	ands	r3, r2
 800331c:	d100      	bne.n	8003320 <HAL_GPIO_Init+0x17c>
 800331e:	e0a0      	b.n	8003462 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003320:	4b57      	ldr	r3, [pc, #348]	; (8003480 <HAL_GPIO_Init+0x2dc>)
 8003322:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003324:	4b56      	ldr	r3, [pc, #344]	; (8003480 <HAL_GPIO_Init+0x2dc>)
 8003326:	2101      	movs	r1, #1
 8003328:	430a      	orrs	r2, r1
 800332a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800332c:	4a55      	ldr	r2, [pc, #340]	; (8003484 <HAL_GPIO_Init+0x2e0>)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	089b      	lsrs	r3, r3, #2
 8003332:	3302      	adds	r3, #2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	589b      	ldr	r3, [r3, r2]
 8003338:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2203      	movs	r2, #3
 800333e:	4013      	ands	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	220f      	movs	r2, #15
 8003344:	409a      	lsls	r2, r3
 8003346:	0013      	movs	r3, r2
 8003348:	43da      	mvns	r2, r3
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	4013      	ands	r3, r2
 800334e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	23a0      	movs	r3, #160	; 0xa0
 8003354:	05db      	lsls	r3, r3, #23
 8003356:	429a      	cmp	r2, r3
 8003358:	d01f      	beq.n	800339a <HAL_GPIO_Init+0x1f6>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a4a      	ldr	r2, [pc, #296]	; (8003488 <HAL_GPIO_Init+0x2e4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d019      	beq.n	8003396 <HAL_GPIO_Init+0x1f2>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a49      	ldr	r2, [pc, #292]	; (800348c <HAL_GPIO_Init+0x2e8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d013      	beq.n	8003392 <HAL_GPIO_Init+0x1ee>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a48      	ldr	r2, [pc, #288]	; (8003490 <HAL_GPIO_Init+0x2ec>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d00d      	beq.n	800338e <HAL_GPIO_Init+0x1ea>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a47      	ldr	r2, [pc, #284]	; (8003494 <HAL_GPIO_Init+0x2f0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d007      	beq.n	800338a <HAL_GPIO_Init+0x1e6>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a46      	ldr	r2, [pc, #280]	; (8003498 <HAL_GPIO_Init+0x2f4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d101      	bne.n	8003386 <HAL_GPIO_Init+0x1e2>
 8003382:	2305      	movs	r3, #5
 8003384:	e00a      	b.n	800339c <HAL_GPIO_Init+0x1f8>
 8003386:	2306      	movs	r3, #6
 8003388:	e008      	b.n	800339c <HAL_GPIO_Init+0x1f8>
 800338a:	2304      	movs	r3, #4
 800338c:	e006      	b.n	800339c <HAL_GPIO_Init+0x1f8>
 800338e:	2303      	movs	r3, #3
 8003390:	e004      	b.n	800339c <HAL_GPIO_Init+0x1f8>
 8003392:	2302      	movs	r3, #2
 8003394:	e002      	b.n	800339c <HAL_GPIO_Init+0x1f8>
 8003396:	2301      	movs	r3, #1
 8003398:	e000      	b.n	800339c <HAL_GPIO_Init+0x1f8>
 800339a:	2300      	movs	r3, #0
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	2103      	movs	r1, #3
 80033a0:	400a      	ands	r2, r1
 80033a2:	0092      	lsls	r2, r2, #2
 80033a4:	4093      	lsls	r3, r2
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033ac:	4935      	ldr	r1, [pc, #212]	; (8003484 <HAL_GPIO_Init+0x2e0>)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	089b      	lsrs	r3, r3, #2
 80033b2:	3302      	adds	r3, #2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033ba:	4b38      	ldr	r3, [pc, #224]	; (800349c <HAL_GPIO_Init+0x2f8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	43da      	mvns	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	2380      	movs	r3, #128	; 0x80
 80033d0:	025b      	lsls	r3, r3, #9
 80033d2:	4013      	ands	r3, r2
 80033d4:	d003      	beq.n	80033de <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80033de:	4b2f      	ldr	r3, [pc, #188]	; (800349c <HAL_GPIO_Init+0x2f8>)
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80033e4:	4b2d      	ldr	r3, [pc, #180]	; (800349c <HAL_GPIO_Init+0x2f8>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	43da      	mvns	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	4013      	ands	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	2380      	movs	r3, #128	; 0x80
 80033fa:	029b      	lsls	r3, r3, #10
 80033fc:	4013      	ands	r3, r2
 80033fe:	d003      	beq.n	8003408 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003408:	4b24      	ldr	r3, [pc, #144]	; (800349c <HAL_GPIO_Init+0x2f8>)
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800340e:	4b23      	ldr	r3, [pc, #140]	; (800349c <HAL_GPIO_Init+0x2f8>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	43da      	mvns	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	2380      	movs	r3, #128	; 0x80
 8003424:	035b      	lsls	r3, r3, #13
 8003426:	4013      	ands	r3, r2
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003432:	4b1a      	ldr	r3, [pc, #104]	; (800349c <HAL_GPIO_Init+0x2f8>)
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003438:	4b18      	ldr	r3, [pc, #96]	; (800349c <HAL_GPIO_Init+0x2f8>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	43da      	mvns	r2, r3
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	2380      	movs	r3, #128	; 0x80
 800344e:	039b      	lsls	r3, r3, #14
 8003450:	4013      	ands	r3, r2
 8003452:	d003      	beq.n	800345c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800345c:	4b0f      	ldr	r3, [pc, #60]	; (800349c <HAL_GPIO_Init+0x2f8>)
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	3301      	adds	r3, #1
 8003466:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	40da      	lsrs	r2, r3
 8003470:	1e13      	subs	r3, r2, #0
 8003472:	d000      	beq.n	8003476 <HAL_GPIO_Init+0x2d2>
 8003474:	e6a2      	b.n	80031bc <HAL_GPIO_Init+0x18>
  }
}
 8003476:	46c0      	nop			; (mov r8, r8)
 8003478:	46c0      	nop			; (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	b006      	add	sp, #24
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40021000 	.word	0x40021000
 8003484:	40010000 	.word	0x40010000
 8003488:	50000400 	.word	0x50000400
 800348c:	50000800 	.word	0x50000800
 8003490:	50000c00 	.word	0x50000c00
 8003494:	50001000 	.word	0x50001000
 8003498:	50001c00 	.word	0x50001c00
 800349c:	40010400 	.word	0x40010400

080034a0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	0008      	movs	r0, r1
 80034aa:	0011      	movs	r1, r2
 80034ac:	1cbb      	adds	r3, r7, #2
 80034ae:	1c02      	adds	r2, r0, #0
 80034b0:	801a      	strh	r2, [r3, #0]
 80034b2:	1c7b      	adds	r3, r7, #1
 80034b4:	1c0a      	adds	r2, r1, #0
 80034b6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034b8:	1c7b      	adds	r3, r7, #1
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d004      	beq.n	80034ca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034c0:	1cbb      	adds	r3, r7, #2
 80034c2:	881a      	ldrh	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80034c8:	e003      	b.n	80034d2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80034ca:	1cbb      	adds	r3, r7, #2
 80034cc:	881a      	ldrh	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b002      	add	sp, #8
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	0002      	movs	r2, r0
 80034e4:	1dbb      	adds	r3, r7, #6
 80034e6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034e8:	4b09      	ldr	r3, [pc, #36]	; (8003510 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	1dba      	adds	r2, r7, #6
 80034ee:	8812      	ldrh	r2, [r2, #0]
 80034f0:	4013      	ands	r3, r2
 80034f2:	d008      	beq.n	8003506 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80034f6:	1dba      	adds	r2, r7, #6
 80034f8:	8812      	ldrh	r2, [r2, #0]
 80034fa:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034fc:	1dbb      	adds	r3, r7, #6
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	0018      	movs	r0, r3
 8003502:	f7fe fe43 	bl	800218c <HAL_GPIO_EXTI_Callback>
  }
}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	b002      	add	sp, #8
 800350c:	bd80      	pop	{r7, pc}
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	40010400 	.word	0x40010400

08003514 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8003518:	4b04      	ldr	r3, [pc, #16]	; (800352c <HAL_PWR_EnableBkUpAccess+0x18>)
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	4b03      	ldr	r3, [pc, #12]	; (800352c <HAL_PWR_EnableBkUpAccess+0x18>)
 800351e:	2180      	movs	r1, #128	; 0x80
 8003520:	0049      	lsls	r1, r1, #1
 8003522:	430a      	orrs	r2, r1
 8003524:	601a      	str	r2, [r3, #0]
}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	40007000 	.word	0x40007000

08003530 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	000a      	movs	r2, r1
 800353a:	1cfb      	adds	r3, r7, #3
 800353c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003542:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	2380      	movs	r3, #128	; 0x80
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4013      	ands	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 800354e:	4b23      	ldr	r3, [pc, #140]	; (80035dc <HAL_PWR_EnterSTOPMode+0xac>)
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	2201      	movs	r2, #1
 8003554:	4013      	ands	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d008      	beq.n	8003570 <HAL_PWR_EnterSTOPMode+0x40>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d005      	beq.n	8003570 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8003564:	4b1c      	ldr	r3, [pc, #112]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	4b1b      	ldr	r3, [pc, #108]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 800356a:	491d      	ldr	r1, [pc, #116]	; (80035e0 <HAL_PWR_EnterSTOPMode+0xb0>)
 800356c:	400a      	ands	r2, r1
 800356e:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003570:	4b19      	ldr	r3, [pc, #100]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2203      	movs	r2, #3
 800357a:	4393      	bics	r3, r2
 800357c:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4313      	orrs	r3, r2
 8003584:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003586:	4b14      	ldr	r3, [pc, #80]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800358c:	4b15      	ldr	r3, [pc, #84]	; (80035e4 <HAL_PWR_EnterSTOPMode+0xb4>)
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8003592:	2104      	movs	r1, #4
 8003594:	430a      	orrs	r2, r1
 8003596:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003598:	1cfb      	adds	r3, r7, #3
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d101      	bne.n	80035a4 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80035a0:	bf30      	wfi
 80035a2:	e002      	b.n	80035aa <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80035a4:	bf40      	sev
    __WFE();
 80035a6:	bf20      	wfe
    __WFE();
 80035a8:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80035aa:	4b0e      	ldr	r3, [pc, #56]	; (80035e4 <HAL_PWR_EnterSTOPMode+0xb4>)
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	4b0d      	ldr	r3, [pc, #52]	; (80035e4 <HAL_PWR_EnterSTOPMode+0xb4>)
 80035b0:	2104      	movs	r1, #4
 80035b2:	438a      	bics	r2, r1
 80035b4:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d009      	beq.n	80035d0 <HAL_PWR_EnterSTOPMode+0xa0>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d006      	beq.n	80035d0 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 80035c2:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	4b04      	ldr	r3, [pc, #16]	; (80035d8 <HAL_PWR_EnterSTOPMode+0xa8>)
 80035c8:	2180      	movs	r1, #128	; 0x80
 80035ca:	0089      	lsls	r1, r1, #2
 80035cc:	430a      	orrs	r2, r1
 80035ce:	601a      	str	r2, [r3, #0]
  }
}
 80035d0:	46c0      	nop			; (mov r8, r8)
 80035d2:	46bd      	mov	sp, r7
 80035d4:	b006      	add	sp, #24
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40007000 	.word	0x40007000
 80035dc:	40010000 	.word	0x40010000
 80035e0:	fffffdff 	.word	0xfffffdff
 80035e4:	e000ed00 	.word	0xe000ed00

080035e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035e8:	b5b0      	push	{r4, r5, r7, lr}
 80035ea:	b08a      	sub	sp, #40	; 0x28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d102      	bne.n	80035fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	f000 fbbf 	bl	8003d7a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035fc:	4bc9      	ldr	r3, [pc, #804]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	220c      	movs	r2, #12
 8003602:	4013      	ands	r3, r2
 8003604:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003606:	4bc7      	ldr	r3, [pc, #796]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003608:	68da      	ldr	r2, [r3, #12]
 800360a:	2380      	movs	r3, #128	; 0x80
 800360c:	025b      	lsls	r3, r3, #9
 800360e:	4013      	ands	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2201      	movs	r2, #1
 8003618:	4013      	ands	r3, r2
 800361a:	d100      	bne.n	800361e <HAL_RCC_OscConfig+0x36>
 800361c:	e07e      	b.n	800371c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	2b08      	cmp	r3, #8
 8003622:	d007      	beq.n	8003634 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	2b0c      	cmp	r3, #12
 8003628:	d112      	bne.n	8003650 <HAL_RCC_OscConfig+0x68>
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	2380      	movs	r3, #128	; 0x80
 800362e:	025b      	lsls	r3, r3, #9
 8003630:	429a      	cmp	r2, r3
 8003632:	d10d      	bne.n	8003650 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003634:	4bbb      	ldr	r3, [pc, #748]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	2380      	movs	r3, #128	; 0x80
 800363a:	029b      	lsls	r3, r3, #10
 800363c:	4013      	ands	r3, r2
 800363e:	d100      	bne.n	8003642 <HAL_RCC_OscConfig+0x5a>
 8003640:	e06b      	b.n	800371a <HAL_RCC_OscConfig+0x132>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d167      	bne.n	800371a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	f000 fb95 	bl	8003d7a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	2380      	movs	r3, #128	; 0x80
 8003656:	025b      	lsls	r3, r3, #9
 8003658:	429a      	cmp	r2, r3
 800365a:	d107      	bne.n	800366c <HAL_RCC_OscConfig+0x84>
 800365c:	4bb1      	ldr	r3, [pc, #708]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	4bb0      	ldr	r3, [pc, #704]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003662:	2180      	movs	r1, #128	; 0x80
 8003664:	0249      	lsls	r1, r1, #9
 8003666:	430a      	orrs	r2, r1
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	e027      	b.n	80036bc <HAL_RCC_OscConfig+0xd4>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	23a0      	movs	r3, #160	; 0xa0
 8003672:	02db      	lsls	r3, r3, #11
 8003674:	429a      	cmp	r2, r3
 8003676:	d10e      	bne.n	8003696 <HAL_RCC_OscConfig+0xae>
 8003678:	4baa      	ldr	r3, [pc, #680]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4ba9      	ldr	r3, [pc, #676]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800367e:	2180      	movs	r1, #128	; 0x80
 8003680:	02c9      	lsls	r1, r1, #11
 8003682:	430a      	orrs	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	4ba7      	ldr	r3, [pc, #668]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4ba6      	ldr	r3, [pc, #664]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800368c:	2180      	movs	r1, #128	; 0x80
 800368e:	0249      	lsls	r1, r1, #9
 8003690:	430a      	orrs	r2, r1
 8003692:	601a      	str	r2, [r3, #0]
 8003694:	e012      	b.n	80036bc <HAL_RCC_OscConfig+0xd4>
 8003696:	4ba3      	ldr	r3, [pc, #652]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	4ba2      	ldr	r3, [pc, #648]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800369c:	49a2      	ldr	r1, [pc, #648]	; (8003928 <HAL_RCC_OscConfig+0x340>)
 800369e:	400a      	ands	r2, r1
 80036a0:	601a      	str	r2, [r3, #0]
 80036a2:	4ba0      	ldr	r3, [pc, #640]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	2380      	movs	r3, #128	; 0x80
 80036a8:	025b      	lsls	r3, r3, #9
 80036aa:	4013      	ands	r3, r2
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4b9c      	ldr	r3, [pc, #624]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	4b9b      	ldr	r3, [pc, #620]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80036b6:	499d      	ldr	r1, [pc, #628]	; (800392c <HAL_RCC_OscConfig+0x344>)
 80036b8:	400a      	ands	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d015      	beq.n	80036f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c4:	f7fe ff1c 	bl	8002500 <HAL_GetTick>
 80036c8:	0003      	movs	r3, r0
 80036ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036cc:	e009      	b.n	80036e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036ce:	f7fe ff17 	bl	8002500 <HAL_GetTick>
 80036d2:	0002      	movs	r2, r0
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b64      	cmp	r3, #100	; 0x64
 80036da:	d902      	bls.n	80036e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	f000 fb4c 	bl	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036e2:	4b90      	ldr	r3, [pc, #576]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	2380      	movs	r3, #128	; 0x80
 80036e8:	029b      	lsls	r3, r3, #10
 80036ea:	4013      	ands	r3, r2
 80036ec:	d0ef      	beq.n	80036ce <HAL_RCC_OscConfig+0xe6>
 80036ee:	e015      	b.n	800371c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f0:	f7fe ff06 	bl	8002500 <HAL_GetTick>
 80036f4:	0003      	movs	r3, r0
 80036f6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80036f8:	e008      	b.n	800370c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036fa:	f7fe ff01 	bl	8002500 <HAL_GetTick>
 80036fe:	0002      	movs	r2, r0
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	2b64      	cmp	r3, #100	; 0x64
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e336      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800370c:	4b85      	ldr	r3, [pc, #532]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	2380      	movs	r3, #128	; 0x80
 8003712:	029b      	lsls	r3, r3, #10
 8003714:	4013      	ands	r3, r2
 8003716:	d1f0      	bne.n	80036fa <HAL_RCC_OscConfig+0x112>
 8003718:	e000      	b.n	800371c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2202      	movs	r2, #2
 8003722:	4013      	ands	r3, r2
 8003724:	d100      	bne.n	8003728 <HAL_RCC_OscConfig+0x140>
 8003726:	e099      	b.n	800385c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800372e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003730:	2220      	movs	r2, #32
 8003732:	4013      	ands	r3, r2
 8003734:	d009      	beq.n	800374a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003736:	4b7b      	ldr	r3, [pc, #492]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4b7a      	ldr	r3, [pc, #488]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800373c:	2120      	movs	r1, #32
 800373e:	430a      	orrs	r2, r1
 8003740:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003744:	2220      	movs	r2, #32
 8003746:	4393      	bics	r3, r2
 8003748:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	2b04      	cmp	r3, #4
 800374e:	d005      	beq.n	800375c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	2b0c      	cmp	r3, #12
 8003754:	d13e      	bne.n	80037d4 <HAL_RCC_OscConfig+0x1ec>
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d13b      	bne.n	80037d4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800375c:	4b71      	ldr	r3, [pc, #452]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2204      	movs	r2, #4
 8003762:	4013      	ands	r3, r2
 8003764:	d004      	beq.n	8003770 <HAL_RCC_OscConfig+0x188>
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e304      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003770:	4b6c      	ldr	r3, [pc, #432]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	4a6e      	ldr	r2, [pc, #440]	; (8003930 <HAL_RCC_OscConfig+0x348>)
 8003776:	4013      	ands	r3, r2
 8003778:	0019      	movs	r1, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	021a      	lsls	r2, r3, #8
 8003780:	4b68      	ldr	r3, [pc, #416]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003782:	430a      	orrs	r2, r1
 8003784:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003786:	4b67      	ldr	r3, [pc, #412]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2209      	movs	r2, #9
 800378c:	4393      	bics	r3, r2
 800378e:	0019      	movs	r1, r3
 8003790:	4b64      	ldr	r3, [pc, #400]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003794:	430a      	orrs	r2, r1
 8003796:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003798:	f000 fc42 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 800379c:	0001      	movs	r1, r0
 800379e:	4b61      	ldr	r3, [pc, #388]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	220f      	movs	r2, #15
 80037a6:	4013      	ands	r3, r2
 80037a8:	4a62      	ldr	r2, [pc, #392]	; (8003934 <HAL_RCC_OscConfig+0x34c>)
 80037aa:	5cd3      	ldrb	r3, [r2, r3]
 80037ac:	000a      	movs	r2, r1
 80037ae:	40da      	lsrs	r2, r3
 80037b0:	4b61      	ldr	r3, [pc, #388]	; (8003938 <HAL_RCC_OscConfig+0x350>)
 80037b2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80037b4:	4b61      	ldr	r3, [pc, #388]	; (800393c <HAL_RCC_OscConfig+0x354>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2513      	movs	r5, #19
 80037ba:	197c      	adds	r4, r7, r5
 80037bc:	0018      	movs	r0, r3
 80037be:	f7fe fe59 	bl	8002474 <HAL_InitTick>
 80037c2:	0003      	movs	r3, r0
 80037c4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80037c6:	197b      	adds	r3, r7, r5
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d046      	beq.n	800385c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80037ce:	197b      	adds	r3, r7, r5
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	e2d2      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d027      	beq.n	800382a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80037da:	4b52      	ldr	r3, [pc, #328]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2209      	movs	r2, #9
 80037e0:	4393      	bics	r3, r2
 80037e2:	0019      	movs	r1, r3
 80037e4:	4b4f      	ldr	r3, [pc, #316]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80037e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e8:	430a      	orrs	r2, r1
 80037ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ec:	f7fe fe88 	bl	8002500 <HAL_GetTick>
 80037f0:	0003      	movs	r3, r0
 80037f2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037f4:	e008      	b.n	8003808 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037f6:	f7fe fe83 	bl	8002500 <HAL_GetTick>
 80037fa:	0002      	movs	r2, r0
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d901      	bls.n	8003808 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e2b8      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003808:	4b46      	ldr	r3, [pc, #280]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2204      	movs	r2, #4
 800380e:	4013      	ands	r3, r2
 8003810:	d0f1      	beq.n	80037f6 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003812:	4b44      	ldr	r3, [pc, #272]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	4a46      	ldr	r2, [pc, #280]	; (8003930 <HAL_RCC_OscConfig+0x348>)
 8003818:	4013      	ands	r3, r2
 800381a:	0019      	movs	r1, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	021a      	lsls	r2, r3, #8
 8003822:	4b40      	ldr	r3, [pc, #256]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003824:	430a      	orrs	r2, r1
 8003826:	605a      	str	r2, [r3, #4]
 8003828:	e018      	b.n	800385c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800382a:	4b3e      	ldr	r3, [pc, #248]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	4b3d      	ldr	r3, [pc, #244]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003830:	2101      	movs	r1, #1
 8003832:	438a      	bics	r2, r1
 8003834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003836:	f7fe fe63 	bl	8002500 <HAL_GetTick>
 800383a:	0003      	movs	r3, r0
 800383c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003840:	f7fe fe5e 	bl	8002500 <HAL_GetTick>
 8003844:	0002      	movs	r2, r0
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e293      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003852:	4b34      	ldr	r3, [pc, #208]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2204      	movs	r2, #4
 8003858:	4013      	ands	r3, r2
 800385a:	d1f1      	bne.n	8003840 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2210      	movs	r2, #16
 8003862:	4013      	ands	r3, r2
 8003864:	d100      	bne.n	8003868 <HAL_RCC_OscConfig+0x280>
 8003866:	e0a2      	b.n	80039ae <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d140      	bne.n	80038f0 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800386e:	4b2d      	ldr	r3, [pc, #180]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	2380      	movs	r3, #128	; 0x80
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4013      	ands	r3, r2
 8003878:	d005      	beq.n	8003886 <HAL_RCC_OscConfig+0x29e>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e279      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003886:	4b27      	ldr	r3, [pc, #156]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4a2d      	ldr	r2, [pc, #180]	; (8003940 <HAL_RCC_OscConfig+0x358>)
 800388c:	4013      	ands	r3, r2
 800388e:	0019      	movs	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003894:	4b23      	ldr	r3, [pc, #140]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800389a:	4b22      	ldr	r3, [pc, #136]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	0a19      	lsrs	r1, r3, #8
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	061a      	lsls	r2, r3, #24
 80038a8:	4b1e      	ldr	r3, [pc, #120]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80038aa:	430a      	orrs	r2, r1
 80038ac:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b2:	0b5b      	lsrs	r3, r3, #13
 80038b4:	3301      	adds	r3, #1
 80038b6:	2280      	movs	r2, #128	; 0x80
 80038b8:	0212      	lsls	r2, r2, #8
 80038ba:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80038bc:	4b19      	ldr	r3, [pc, #100]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	091b      	lsrs	r3, r3, #4
 80038c2:	210f      	movs	r1, #15
 80038c4:	400b      	ands	r3, r1
 80038c6:	491b      	ldr	r1, [pc, #108]	; (8003934 <HAL_RCC_OscConfig+0x34c>)
 80038c8:	5ccb      	ldrb	r3, [r1, r3]
 80038ca:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80038cc:	4b1a      	ldr	r3, [pc, #104]	; (8003938 <HAL_RCC_OscConfig+0x350>)
 80038ce:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80038d0:	4b1a      	ldr	r3, [pc, #104]	; (800393c <HAL_RCC_OscConfig+0x354>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2513      	movs	r5, #19
 80038d6:	197c      	adds	r4, r7, r5
 80038d8:	0018      	movs	r0, r3
 80038da:	f7fe fdcb 	bl	8002474 <HAL_InitTick>
 80038de:	0003      	movs	r3, r0
 80038e0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80038e2:	197b      	adds	r3, r7, r5
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d061      	beq.n	80039ae <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80038ea:	197b      	adds	r3, r7, r5
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	e244      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d040      	beq.n	800397a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	4b09      	ldr	r3, [pc, #36]	; (8003924 <HAL_RCC_OscConfig+0x33c>)
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	0049      	lsls	r1, r1, #1
 8003902:	430a      	orrs	r2, r1
 8003904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003906:	f7fe fdfb 	bl	8002500 <HAL_GetTick>
 800390a:	0003      	movs	r3, r0
 800390c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800390e:	e019      	b.n	8003944 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003910:	f7fe fdf6 	bl	8002500 <HAL_GetTick>
 8003914:	0002      	movs	r2, r0
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d912      	bls.n	8003944 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e22b      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	40021000 	.word	0x40021000
 8003928:	fffeffff 	.word	0xfffeffff
 800392c:	fffbffff 	.word	0xfffbffff
 8003930:	ffffe0ff 	.word	0xffffe0ff
 8003934:	0800536c 	.word	0x0800536c
 8003938:	20000000 	.word	0x20000000
 800393c:	20000004 	.word	0x20000004
 8003940:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003944:	4bca      	ldr	r3, [pc, #808]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	2380      	movs	r3, #128	; 0x80
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4013      	ands	r3, r2
 800394e:	d0df      	beq.n	8003910 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003950:	4bc7      	ldr	r3, [pc, #796]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	4ac7      	ldr	r2, [pc, #796]	; (8003c74 <HAL_RCC_OscConfig+0x68c>)
 8003956:	4013      	ands	r3, r2
 8003958:	0019      	movs	r1, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800395e:	4bc4      	ldr	r3, [pc, #784]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003960:	430a      	orrs	r2, r1
 8003962:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003964:	4bc2      	ldr	r3, [pc, #776]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	021b      	lsls	r3, r3, #8
 800396a:	0a19      	lsrs	r1, r3, #8
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	061a      	lsls	r2, r3, #24
 8003972:	4bbf      	ldr	r3, [pc, #764]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003974:	430a      	orrs	r2, r1
 8003976:	605a      	str	r2, [r3, #4]
 8003978:	e019      	b.n	80039ae <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800397a:	4bbd      	ldr	r3, [pc, #756]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	4bbc      	ldr	r3, [pc, #752]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003980:	49bd      	ldr	r1, [pc, #756]	; (8003c78 <HAL_RCC_OscConfig+0x690>)
 8003982:	400a      	ands	r2, r1
 8003984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003986:	f7fe fdbb 	bl	8002500 <HAL_GetTick>
 800398a:	0003      	movs	r3, r0
 800398c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003990:	f7fe fdb6 	bl	8002500 <HAL_GetTick>
 8003994:	0002      	movs	r2, r0
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e1eb      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80039a2:	4bb3      	ldr	r3, [pc, #716]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	2380      	movs	r3, #128	; 0x80
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4013      	ands	r3, r2
 80039ac:	d1f0      	bne.n	8003990 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2208      	movs	r2, #8
 80039b4:	4013      	ands	r3, r2
 80039b6:	d036      	beq.n	8003a26 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d019      	beq.n	80039f4 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039c0:	4bab      	ldr	r3, [pc, #684]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 80039c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039c4:	4baa      	ldr	r3, [pc, #680]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 80039c6:	2101      	movs	r1, #1
 80039c8:	430a      	orrs	r2, r1
 80039ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039cc:	f7fe fd98 	bl	8002500 <HAL_GetTick>
 80039d0:	0003      	movs	r3, r0
 80039d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039d6:	f7fe fd93 	bl	8002500 <HAL_GetTick>
 80039da:	0002      	movs	r2, r0
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e1c8      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80039e8:	4ba1      	ldr	r3, [pc, #644]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 80039ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ec:	2202      	movs	r2, #2
 80039ee:	4013      	ands	r3, r2
 80039f0:	d0f1      	beq.n	80039d6 <HAL_RCC_OscConfig+0x3ee>
 80039f2:	e018      	b.n	8003a26 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039f4:	4b9e      	ldr	r3, [pc, #632]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 80039f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039f8:	4b9d      	ldr	r3, [pc, #628]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 80039fa:	2101      	movs	r1, #1
 80039fc:	438a      	bics	r2, r1
 80039fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a00:	f7fe fd7e 	bl	8002500 <HAL_GetTick>
 8003a04:	0003      	movs	r3, r0
 8003a06:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a0a:	f7fe fd79 	bl	8002500 <HAL_GetTick>
 8003a0e:	0002      	movs	r2, r0
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e1ae      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a1c:	4b94      	ldr	r3, [pc, #592]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a20:	2202      	movs	r2, #2
 8003a22:	4013      	ands	r3, r2
 8003a24:	d1f1      	bne.n	8003a0a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2204      	movs	r2, #4
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	d100      	bne.n	8003a32 <HAL_RCC_OscConfig+0x44a>
 8003a30:	e0ae      	b.n	8003b90 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a32:	2023      	movs	r0, #35	; 0x23
 8003a34:	183b      	adds	r3, r7, r0
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a3a:	4b8d      	ldr	r3, [pc, #564]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003a3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a3e:	2380      	movs	r3, #128	; 0x80
 8003a40:	055b      	lsls	r3, r3, #21
 8003a42:	4013      	ands	r3, r2
 8003a44:	d109      	bne.n	8003a5a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a46:	4b8a      	ldr	r3, [pc, #552]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003a48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a4a:	4b89      	ldr	r3, [pc, #548]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003a4c:	2180      	movs	r1, #128	; 0x80
 8003a4e:	0549      	lsls	r1, r1, #21
 8003a50:	430a      	orrs	r2, r1
 8003a52:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003a54:	183b      	adds	r3, r7, r0
 8003a56:	2201      	movs	r2, #1
 8003a58:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a5a:	4b88      	ldr	r3, [pc, #544]	; (8003c7c <HAL_RCC_OscConfig+0x694>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	2380      	movs	r3, #128	; 0x80
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	4013      	ands	r3, r2
 8003a64:	d11a      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a66:	4b85      	ldr	r3, [pc, #532]	; (8003c7c <HAL_RCC_OscConfig+0x694>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	4b84      	ldr	r3, [pc, #528]	; (8003c7c <HAL_RCC_OscConfig+0x694>)
 8003a6c:	2180      	movs	r1, #128	; 0x80
 8003a6e:	0049      	lsls	r1, r1, #1
 8003a70:	430a      	orrs	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a74:	f7fe fd44 	bl	8002500 <HAL_GetTick>
 8003a78:	0003      	movs	r3, r0
 8003a7a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a7e:	f7fe fd3f 	bl	8002500 <HAL_GetTick>
 8003a82:	0002      	movs	r2, r0
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b64      	cmp	r3, #100	; 0x64
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e174      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a90:	4b7a      	ldr	r3, [pc, #488]	; (8003c7c <HAL_RCC_OscConfig+0x694>)
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	2380      	movs	r3, #128	; 0x80
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d0f0      	beq.n	8003a7e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	2380      	movs	r3, #128	; 0x80
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d107      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x4d0>
 8003aa8:	4b71      	ldr	r3, [pc, #452]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003aaa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003aac:	4b70      	ldr	r3, [pc, #448]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003aae:	2180      	movs	r1, #128	; 0x80
 8003ab0:	0049      	lsls	r1, r1, #1
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	651a      	str	r2, [r3, #80]	; 0x50
 8003ab6:	e031      	b.n	8003b1c <HAL_RCC_OscConfig+0x534>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10c      	bne.n	8003ada <HAL_RCC_OscConfig+0x4f2>
 8003ac0:	4b6b      	ldr	r3, [pc, #428]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ac2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ac4:	4b6a      	ldr	r3, [pc, #424]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ac6:	496c      	ldr	r1, [pc, #432]	; (8003c78 <HAL_RCC_OscConfig+0x690>)
 8003ac8:	400a      	ands	r2, r1
 8003aca:	651a      	str	r2, [r3, #80]	; 0x50
 8003acc:	4b68      	ldr	r3, [pc, #416]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ace:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ad0:	4b67      	ldr	r3, [pc, #412]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ad2:	496b      	ldr	r1, [pc, #428]	; (8003c80 <HAL_RCC_OscConfig+0x698>)
 8003ad4:	400a      	ands	r2, r1
 8003ad6:	651a      	str	r2, [r3, #80]	; 0x50
 8003ad8:	e020      	b.n	8003b1c <HAL_RCC_OscConfig+0x534>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	23a0      	movs	r3, #160	; 0xa0
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d10e      	bne.n	8003b04 <HAL_RCC_OscConfig+0x51c>
 8003ae6:	4b62      	ldr	r3, [pc, #392]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ae8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003aea:	4b61      	ldr	r3, [pc, #388]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003aec:	2180      	movs	r1, #128	; 0x80
 8003aee:	00c9      	lsls	r1, r1, #3
 8003af0:	430a      	orrs	r2, r1
 8003af2:	651a      	str	r2, [r3, #80]	; 0x50
 8003af4:	4b5e      	ldr	r3, [pc, #376]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003af6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003af8:	4b5d      	ldr	r3, [pc, #372]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003afa:	2180      	movs	r1, #128	; 0x80
 8003afc:	0049      	lsls	r1, r1, #1
 8003afe:	430a      	orrs	r2, r1
 8003b00:	651a      	str	r2, [r3, #80]	; 0x50
 8003b02:	e00b      	b.n	8003b1c <HAL_RCC_OscConfig+0x534>
 8003b04:	4b5a      	ldr	r3, [pc, #360]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b08:	4b59      	ldr	r3, [pc, #356]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b0a:	495b      	ldr	r1, [pc, #364]	; (8003c78 <HAL_RCC_OscConfig+0x690>)
 8003b0c:	400a      	ands	r2, r1
 8003b0e:	651a      	str	r2, [r3, #80]	; 0x50
 8003b10:	4b57      	ldr	r3, [pc, #348]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b14:	4b56      	ldr	r3, [pc, #344]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b16:	495a      	ldr	r1, [pc, #360]	; (8003c80 <HAL_RCC_OscConfig+0x698>)
 8003b18:	400a      	ands	r2, r1
 8003b1a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d015      	beq.n	8003b50 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b24:	f7fe fcec 	bl	8002500 <HAL_GetTick>
 8003b28:	0003      	movs	r3, r0
 8003b2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b2c:	e009      	b.n	8003b42 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b2e:	f7fe fce7 	bl	8002500 <HAL_GetTick>
 8003b32:	0002      	movs	r2, r0
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	4a52      	ldr	r2, [pc, #328]	; (8003c84 <HAL_RCC_OscConfig+0x69c>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e11b      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b42:	4b4b      	ldr	r3, [pc, #300]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b46:	2380      	movs	r3, #128	; 0x80
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d0ef      	beq.n	8003b2e <HAL_RCC_OscConfig+0x546>
 8003b4e:	e014      	b.n	8003b7a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b50:	f7fe fcd6 	bl	8002500 <HAL_GetTick>
 8003b54:	0003      	movs	r3, r0
 8003b56:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003b58:	e009      	b.n	8003b6e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b5a:	f7fe fcd1 	bl	8002500 <HAL_GetTick>
 8003b5e:	0002      	movs	r2, r0
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	4a47      	ldr	r2, [pc, #284]	; (8003c84 <HAL_RCC_OscConfig+0x69c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e105      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003b6e:	4b40      	ldr	r3, [pc, #256]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003b72:	2380      	movs	r3, #128	; 0x80
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4013      	ands	r3, r2
 8003b78:	d1ef      	bne.n	8003b5a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b7a:	2323      	movs	r3, #35	; 0x23
 8003b7c:	18fb      	adds	r3, r7, r3
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d105      	bne.n	8003b90 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b84:	4b3a      	ldr	r3, [pc, #232]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b88:	4b39      	ldr	r3, [pc, #228]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003b8a:	493f      	ldr	r1, [pc, #252]	; (8003c88 <HAL_RCC_OscConfig+0x6a0>)
 8003b8c:	400a      	ands	r2, r1
 8003b8e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2220      	movs	r2, #32
 8003b96:	4013      	ands	r3, r2
 8003b98:	d049      	beq.n	8003c2e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d026      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003ba2:	4b33      	ldr	r3, [pc, #204]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	4b32      	ldr	r3, [pc, #200]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003ba8:	2101      	movs	r1, #1
 8003baa:	430a      	orrs	r2, r1
 8003bac:	609a      	str	r2, [r3, #8]
 8003bae:	4b30      	ldr	r3, [pc, #192]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bb2:	4b2f      	ldr	r3, [pc, #188]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	635a      	str	r2, [r3, #52]	; 0x34
 8003bba:	4b34      	ldr	r3, [pc, #208]	; (8003c8c <HAL_RCC_OscConfig+0x6a4>)
 8003bbc:	6a1a      	ldr	r2, [r3, #32]
 8003bbe:	4b33      	ldr	r3, [pc, #204]	; (8003c8c <HAL_RCC_OscConfig+0x6a4>)
 8003bc0:	2180      	movs	r1, #128	; 0x80
 8003bc2:	0189      	lsls	r1, r1, #6
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc8:	f7fe fc9a 	bl	8002500 <HAL_GetTick>
 8003bcc:	0003      	movs	r3, r0
 8003bce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bd2:	f7fe fc95 	bl	8002500 <HAL_GetTick>
 8003bd6:	0002      	movs	r2, r0
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e0ca      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003be4:	4b22      	ldr	r3, [pc, #136]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	2202      	movs	r2, #2
 8003bea:	4013      	ands	r3, r2
 8003bec:	d0f1      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x5ea>
 8003bee:	e01e      	b.n	8003c2e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003bf0:	4b1f      	ldr	r3, [pc, #124]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	4b1e      	ldr	r3, [pc, #120]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	438a      	bics	r2, r1
 8003bfa:	609a      	str	r2, [r3, #8]
 8003bfc:	4b23      	ldr	r3, [pc, #140]	; (8003c8c <HAL_RCC_OscConfig+0x6a4>)
 8003bfe:	6a1a      	ldr	r2, [r3, #32]
 8003c00:	4b22      	ldr	r3, [pc, #136]	; (8003c8c <HAL_RCC_OscConfig+0x6a4>)
 8003c02:	4923      	ldr	r1, [pc, #140]	; (8003c90 <HAL_RCC_OscConfig+0x6a8>)
 8003c04:	400a      	ands	r2, r1
 8003c06:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c08:	f7fe fc7a 	bl	8002500 <HAL_GetTick>
 8003c0c:	0003      	movs	r3, r0
 8003c0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c12:	f7fe fc75 	bl	8002500 <HAL_GetTick>
 8003c16:	0002      	movs	r2, r0
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e0aa      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c24:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	d1f1      	bne.n	8003c12 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d100      	bne.n	8003c38 <HAL_RCC_OscConfig+0x650>
 8003c36:	e09f      	b.n	8003d78 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	2b0c      	cmp	r3, #12
 8003c3c:	d100      	bne.n	8003c40 <HAL_RCC_OscConfig+0x658>
 8003c3e:	e078      	b.n	8003d32 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d159      	bne.n	8003cfc <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c48:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	4b08      	ldr	r3, [pc, #32]	; (8003c70 <HAL_RCC_OscConfig+0x688>)
 8003c4e:	4911      	ldr	r1, [pc, #68]	; (8003c94 <HAL_RCC_OscConfig+0x6ac>)
 8003c50:	400a      	ands	r2, r1
 8003c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c54:	f7fe fc54 	bl	8002500 <HAL_GetTick>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c5c:	e01c      	b.n	8003c98 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c5e:	f7fe fc4f 	bl	8002500 <HAL_GetTick>
 8003c62:	0002      	movs	r2, r0
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d915      	bls.n	8003c98 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e084      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
 8003c70:	40021000 	.word	0x40021000
 8003c74:	ffff1fff 	.word	0xffff1fff
 8003c78:	fffffeff 	.word	0xfffffeff
 8003c7c:	40007000 	.word	0x40007000
 8003c80:	fffffbff 	.word	0xfffffbff
 8003c84:	00001388 	.word	0x00001388
 8003c88:	efffffff 	.word	0xefffffff
 8003c8c:	40010000 	.word	0x40010000
 8003c90:	ffffdfff 	.word	0xffffdfff
 8003c94:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c98:	4b3a      	ldr	r3, [pc, #232]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	2380      	movs	r3, #128	; 0x80
 8003c9e:	049b      	lsls	r3, r3, #18
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	d1dc      	bne.n	8003c5e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ca4:	4b37      	ldr	r3, [pc, #220]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	4a37      	ldr	r2, [pc, #220]	; (8003d88 <HAL_RCC_OscConfig+0x7a0>)
 8003caa:	4013      	ands	r3, r2
 8003cac:	0019      	movs	r1, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	4b31      	ldr	r3, [pc, #196]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cc4:	4b2f      	ldr	r3, [pc, #188]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	4b2e      	ldr	r3, [pc, #184]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003cca:	2180      	movs	r1, #128	; 0x80
 8003ccc:	0449      	lsls	r1, r1, #17
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd2:	f7fe fc15 	bl	8002500 <HAL_GetTick>
 8003cd6:	0003      	movs	r3, r0
 8003cd8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7fe fc10 	bl	8002500 <HAL_GetTick>
 8003ce0:	0002      	movs	r2, r0
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e045      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003cee:	4b25      	ldr	r3, [pc, #148]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	049b      	lsls	r3, r3, #18
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d0f0      	beq.n	8003cdc <HAL_RCC_OscConfig+0x6f4>
 8003cfa:	e03d      	b.n	8003d78 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfc:	4b21      	ldr	r3, [pc, #132]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	4b20      	ldr	r3, [pc, #128]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003d02:	4922      	ldr	r1, [pc, #136]	; (8003d8c <HAL_RCC_OscConfig+0x7a4>)
 8003d04:	400a      	ands	r2, r1
 8003d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d08:	f7fe fbfa 	bl	8002500 <HAL_GetTick>
 8003d0c:	0003      	movs	r3, r0
 8003d0e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d10:	e008      	b.n	8003d24 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d12:	f7fe fbf5 	bl	8002500 <HAL_GetTick>
 8003d16:	0002      	movs	r2, r0
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e02a      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003d24:	4b17      	ldr	r3, [pc, #92]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	2380      	movs	r3, #128	; 0x80
 8003d2a:	049b      	lsls	r3, r3, #18
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCC_OscConfig+0x72a>
 8003d30:	e022      	b.n	8003d78 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d101      	bne.n	8003d3e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e01d      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d3e:	4b11      	ldr	r3, [pc, #68]	; (8003d84 <HAL_RCC_OscConfig+0x79c>)
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	2380      	movs	r3, #128	; 0x80
 8003d48:	025b      	lsls	r3, r3, #9
 8003d4a:	401a      	ands	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d10f      	bne.n	8003d74 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	23f0      	movs	r3, #240	; 0xf0
 8003d58:	039b      	lsls	r3, r3, #14
 8003d5a:	401a      	ands	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d107      	bne.n	8003d74 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	23c0      	movs	r3, #192	; 0xc0
 8003d68:	041b      	lsls	r3, r3, #16
 8003d6a:	401a      	ands	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d001      	beq.n	8003d78 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b00a      	add	sp, #40	; 0x28
 8003d80:	bdb0      	pop	{r4, r5, r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	40021000 	.word	0x40021000
 8003d88:	ff02ffff 	.word	0xff02ffff
 8003d8c:	feffffff 	.word	0xfeffffff

08003d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d90:	b5b0      	push	{r4, r5, r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e128      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003da4:	4b96      	ldr	r3, [pc, #600]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2201      	movs	r2, #1
 8003daa:	4013      	ands	r3, r2
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d91e      	bls.n	8003df0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db2:	4b93      	ldr	r3, [pc, #588]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2201      	movs	r2, #1
 8003db8:	4393      	bics	r3, r2
 8003dba:	0019      	movs	r1, r3
 8003dbc:	4b90      	ldr	r3, [pc, #576]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003dc4:	f7fe fb9c 	bl	8002500 <HAL_GetTick>
 8003dc8:	0003      	movs	r3, r0
 8003dca:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dcc:	e009      	b.n	8003de2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dce:	f7fe fb97 	bl	8002500 <HAL_GetTick>
 8003dd2:	0002      	movs	r2, r0
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	4a8a      	ldr	r2, [pc, #552]	; (8004004 <HAL_RCC_ClockConfig+0x274>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e109      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de2:	4b87      	ldr	r3, [pc, #540]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2201      	movs	r2, #1
 8003de8:	4013      	ands	r3, r2
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d1ee      	bne.n	8003dce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2202      	movs	r2, #2
 8003df6:	4013      	ands	r3, r2
 8003df8:	d009      	beq.n	8003e0e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dfa:	4b83      	ldr	r3, [pc, #524]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	22f0      	movs	r2, #240	; 0xf0
 8003e00:	4393      	bics	r3, r2
 8003e02:	0019      	movs	r1, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	4b7f      	ldr	r3, [pc, #508]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2201      	movs	r2, #1
 8003e14:	4013      	ands	r3, r2
 8003e16:	d100      	bne.n	8003e1a <HAL_RCC_ClockConfig+0x8a>
 8003e18:	e089      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d107      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e22:	4b79      	ldr	r3, [pc, #484]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	2380      	movs	r3, #128	; 0x80
 8003e28:	029b      	lsls	r3, r3, #10
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d120      	bne.n	8003e70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e0e1      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b03      	cmp	r3, #3
 8003e38:	d107      	bne.n	8003e4a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e3a:	4b73      	ldr	r3, [pc, #460]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	2380      	movs	r3, #128	; 0x80
 8003e40:	049b      	lsls	r3, r3, #18
 8003e42:	4013      	ands	r3, r2
 8003e44:	d114      	bne.n	8003e70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e0d5      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d106      	bne.n	8003e60 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e52:	4b6d      	ldr	r3, [pc, #436]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2204      	movs	r2, #4
 8003e58:	4013      	ands	r3, r2
 8003e5a:	d109      	bne.n	8003e70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e0ca      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003e60:	4b69      	ldr	r3, [pc, #420]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	2380      	movs	r3, #128	; 0x80
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d101      	bne.n	8003e70 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e0c2      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e70:	4b65      	ldr	r3, [pc, #404]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	2203      	movs	r2, #3
 8003e76:	4393      	bics	r3, r2
 8003e78:	0019      	movs	r1, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	4b62      	ldr	r3, [pc, #392]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003e80:	430a      	orrs	r2, r1
 8003e82:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e84:	f7fe fb3c 	bl	8002500 <HAL_GetTick>
 8003e88:	0003      	movs	r3, r0
 8003e8a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d111      	bne.n	8003eb8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e94:	e009      	b.n	8003eaa <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e96:	f7fe fb33 	bl	8002500 <HAL_GetTick>
 8003e9a:	0002      	movs	r2, r0
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	4a58      	ldr	r2, [pc, #352]	; (8004004 <HAL_RCC_ClockConfig+0x274>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e0a5      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eaa:	4b57      	ldr	r3, [pc, #348]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	220c      	movs	r2, #12
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	2b08      	cmp	r3, #8
 8003eb4:	d1ef      	bne.n	8003e96 <HAL_RCC_ClockConfig+0x106>
 8003eb6:	e03a      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d111      	bne.n	8003ee4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ec0:	e009      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec2:	f7fe fb1d 	bl	8002500 <HAL_GetTick>
 8003ec6:	0002      	movs	r2, r0
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	4a4d      	ldr	r2, [pc, #308]	; (8004004 <HAL_RCC_ClockConfig+0x274>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e08f      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ed6:	4b4c      	ldr	r3, [pc, #304]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	220c      	movs	r2, #12
 8003edc:	4013      	ands	r3, r2
 8003ede:	2b0c      	cmp	r3, #12
 8003ee0:	d1ef      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0x132>
 8003ee2:	e024      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d11b      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eec:	e009      	b.n	8003f02 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eee:	f7fe fb07 	bl	8002500 <HAL_GetTick>
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	4a42      	ldr	r2, [pc, #264]	; (8004004 <HAL_RCC_ClockConfig+0x274>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e079      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f02:	4b41      	ldr	r3, [pc, #260]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	220c      	movs	r2, #12
 8003f08:	4013      	ands	r3, r2
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d1ef      	bne.n	8003eee <HAL_RCC_ClockConfig+0x15e>
 8003f0e:	e00e      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f10:	f7fe faf6 	bl	8002500 <HAL_GetTick>
 8003f14:	0002      	movs	r2, r0
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	4a3a      	ldr	r2, [pc, #232]	; (8004004 <HAL_RCC_ClockConfig+0x274>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e068      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f24:	4b38      	ldr	r3, [pc, #224]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	220c      	movs	r2, #12
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f2e:	4b34      	ldr	r3, [pc, #208]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2201      	movs	r2, #1
 8003f34:	4013      	ands	r3, r2
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d21e      	bcs.n	8003f7a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3c:	4b30      	ldr	r3, [pc, #192]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2201      	movs	r2, #1
 8003f42:	4393      	bics	r3, r2
 8003f44:	0019      	movs	r1, r3
 8003f46:	4b2e      	ldr	r3, [pc, #184]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f4e:	f7fe fad7 	bl	8002500 <HAL_GetTick>
 8003f52:	0003      	movs	r3, r0
 8003f54:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f56:	e009      	b.n	8003f6c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f58:	f7fe fad2 	bl	8002500 <HAL_GetTick>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	4a28      	ldr	r2, [pc, #160]	; (8004004 <HAL_RCC_ClockConfig+0x274>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e044      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6c:	4b24      	ldr	r3, [pc, #144]	; (8004000 <HAL_RCC_ClockConfig+0x270>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2201      	movs	r2, #1
 8003f72:	4013      	ands	r3, r2
 8003f74:	683a      	ldr	r2, [r7, #0]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d1ee      	bne.n	8003f58 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2204      	movs	r2, #4
 8003f80:	4013      	ands	r3, r2
 8003f82:	d009      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f84:	4b20      	ldr	r3, [pc, #128]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4a20      	ldr	r2, [pc, #128]	; (800400c <HAL_RCC_ClockConfig+0x27c>)
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	0019      	movs	r1, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68da      	ldr	r2, [r3, #12]
 8003f92:	4b1d      	ldr	r3, [pc, #116]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003f94:	430a      	orrs	r2, r1
 8003f96:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2208      	movs	r2, #8
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	d00a      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fa2:	4b19      	ldr	r3, [pc, #100]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4a1a      	ldr	r2, [pc, #104]	; (8004010 <HAL_RCC_ClockConfig+0x280>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	0019      	movs	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	00da      	lsls	r2, r3, #3
 8003fb2:	4b15      	ldr	r3, [pc, #84]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fb8:	f000 f832 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8003fbc:	0001      	movs	r1, r0
 8003fbe:	4b12      	ldr	r3, [pc, #72]	; (8004008 <HAL_RCC_ClockConfig+0x278>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	220f      	movs	r2, #15
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	4a12      	ldr	r2, [pc, #72]	; (8004014 <HAL_RCC_ClockConfig+0x284>)
 8003fca:	5cd3      	ldrb	r3, [r2, r3]
 8003fcc:	000a      	movs	r2, r1
 8003fce:	40da      	lsrs	r2, r3
 8003fd0:	4b11      	ldr	r3, [pc, #68]	; (8004018 <HAL_RCC_ClockConfig+0x288>)
 8003fd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fd4:	4b11      	ldr	r3, [pc, #68]	; (800401c <HAL_RCC_ClockConfig+0x28c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	250b      	movs	r5, #11
 8003fda:	197c      	adds	r4, r7, r5
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f7fe fa49 	bl	8002474 <HAL_InitTick>
 8003fe2:	0003      	movs	r3, r0
 8003fe4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003fe6:	197b      	adds	r3, r7, r5
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003fee:	197b      	adds	r3, r7, r5
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b004      	add	sp, #16
 8003ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	40022000 	.word	0x40022000
 8004004:	00001388 	.word	0x00001388
 8004008:	40021000 	.word	0x40021000
 800400c:	fffff8ff 	.word	0xfffff8ff
 8004010:	ffffc7ff 	.word	0xffffc7ff
 8004014:	0800536c 	.word	0x0800536c
 8004018:	20000000 	.word	0x20000000
 800401c:	20000004 	.word	0x20000004

08004020 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004020:	b5b0      	push	{r4, r5, r7, lr}
 8004022:	b08e      	sub	sp, #56	; 0x38
 8004024:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004026:	4b4c      	ldr	r3, [pc, #304]	; (8004158 <HAL_RCC_GetSysClockFreq+0x138>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800402c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800402e:	230c      	movs	r3, #12
 8004030:	4013      	ands	r3, r2
 8004032:	2b0c      	cmp	r3, #12
 8004034:	d014      	beq.n	8004060 <HAL_RCC_GetSysClockFreq+0x40>
 8004036:	d900      	bls.n	800403a <HAL_RCC_GetSysClockFreq+0x1a>
 8004038:	e07b      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x112>
 800403a:	2b04      	cmp	r3, #4
 800403c:	d002      	beq.n	8004044 <HAL_RCC_GetSysClockFreq+0x24>
 800403e:	2b08      	cmp	r3, #8
 8004040:	d00b      	beq.n	800405a <HAL_RCC_GetSysClockFreq+0x3a>
 8004042:	e076      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004044:	4b44      	ldr	r3, [pc, #272]	; (8004158 <HAL_RCC_GetSysClockFreq+0x138>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2210      	movs	r2, #16
 800404a:	4013      	ands	r3, r2
 800404c:	d002      	beq.n	8004054 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800404e:	4b43      	ldr	r3, [pc, #268]	; (800415c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004050:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004052:	e07c      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8004054:	4b42      	ldr	r3, [pc, #264]	; (8004160 <HAL_RCC_GetSysClockFreq+0x140>)
 8004056:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004058:	e079      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800405a:	4b42      	ldr	r3, [pc, #264]	; (8004164 <HAL_RCC_GetSysClockFreq+0x144>)
 800405c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800405e:	e076      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004062:	0c9a      	lsrs	r2, r3, #18
 8004064:	230f      	movs	r3, #15
 8004066:	401a      	ands	r2, r3
 8004068:	4b3f      	ldr	r3, [pc, #252]	; (8004168 <HAL_RCC_GetSysClockFreq+0x148>)
 800406a:	5c9b      	ldrb	r3, [r3, r2]
 800406c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800406e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004070:	0d9a      	lsrs	r2, r3, #22
 8004072:	2303      	movs	r3, #3
 8004074:	4013      	ands	r3, r2
 8004076:	3301      	adds	r3, #1
 8004078:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800407a:	4b37      	ldr	r3, [pc, #220]	; (8004158 <HAL_RCC_GetSysClockFreq+0x138>)
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	2380      	movs	r3, #128	; 0x80
 8004080:	025b      	lsls	r3, r3, #9
 8004082:	4013      	ands	r3, r2
 8004084:	d01a      	beq.n	80040bc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004088:	61bb      	str	r3, [r7, #24]
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	4a35      	ldr	r2, [pc, #212]	; (8004164 <HAL_RCC_GetSysClockFreq+0x144>)
 8004090:	2300      	movs	r3, #0
 8004092:	69b8      	ldr	r0, [r7, #24]
 8004094:	69f9      	ldr	r1, [r7, #28]
 8004096:	f7fc f91d 	bl	80002d4 <__aeabi_lmul>
 800409a:	0002      	movs	r2, r0
 800409c:	000b      	movs	r3, r1
 800409e:	0010      	movs	r0, r2
 80040a0:	0019      	movs	r1, r3
 80040a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f7fc f8f1 	bl	8000294 <__aeabi_uldivmod>
 80040b2:	0002      	movs	r2, r0
 80040b4:	000b      	movs	r3, r1
 80040b6:	0013      	movs	r3, r2
 80040b8:	637b      	str	r3, [r7, #52]	; 0x34
 80040ba:	e037      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80040bc:	4b26      	ldr	r3, [pc, #152]	; (8004158 <HAL_RCC_GetSysClockFreq+0x138>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2210      	movs	r2, #16
 80040c2:	4013      	ands	r3, r2
 80040c4:	d01a      	beq.n	80040fc <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80040c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	4a23      	ldr	r2, [pc, #140]	; (800415c <HAL_RCC_GetSysClockFreq+0x13c>)
 80040d0:	2300      	movs	r3, #0
 80040d2:	68b8      	ldr	r0, [r7, #8]
 80040d4:	68f9      	ldr	r1, [r7, #12]
 80040d6:	f7fc f8fd 	bl	80002d4 <__aeabi_lmul>
 80040da:	0002      	movs	r2, r0
 80040dc:	000b      	movs	r3, r1
 80040de:	0010      	movs	r0, r2
 80040e0:	0019      	movs	r1, r3
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	603b      	str	r3, [r7, #0]
 80040e6:	2300      	movs	r3, #0
 80040e8:	607b      	str	r3, [r7, #4]
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f7fc f8d1 	bl	8000294 <__aeabi_uldivmod>
 80040f2:	0002      	movs	r2, r0
 80040f4:	000b      	movs	r3, r1
 80040f6:	0013      	movs	r3, r2
 80040f8:	637b      	str	r3, [r7, #52]	; 0x34
 80040fa:	e017      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80040fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fe:	0018      	movs	r0, r3
 8004100:	2300      	movs	r3, #0
 8004102:	0019      	movs	r1, r3
 8004104:	4a16      	ldr	r2, [pc, #88]	; (8004160 <HAL_RCC_GetSysClockFreq+0x140>)
 8004106:	2300      	movs	r3, #0
 8004108:	f7fc f8e4 	bl	80002d4 <__aeabi_lmul>
 800410c:	0002      	movs	r2, r0
 800410e:	000b      	movs	r3, r1
 8004110:	0010      	movs	r0, r2
 8004112:	0019      	movs	r1, r3
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	001c      	movs	r4, r3
 8004118:	2300      	movs	r3, #0
 800411a:	001d      	movs	r5, r3
 800411c:	0022      	movs	r2, r4
 800411e:	002b      	movs	r3, r5
 8004120:	f7fc f8b8 	bl	8000294 <__aeabi_uldivmod>
 8004124:	0002      	movs	r2, r0
 8004126:	000b      	movs	r3, r1
 8004128:	0013      	movs	r3, r2
 800412a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800412c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004130:	e00d      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004132:	4b09      	ldr	r3, [pc, #36]	; (8004158 <HAL_RCC_GetSysClockFreq+0x138>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	0b5b      	lsrs	r3, r3, #13
 8004138:	2207      	movs	r2, #7
 800413a:	4013      	ands	r3, r2
 800413c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	3301      	adds	r3, #1
 8004142:	2280      	movs	r2, #128	; 0x80
 8004144:	0212      	lsls	r2, r2, #8
 8004146:	409a      	lsls	r2, r3
 8004148:	0013      	movs	r3, r2
 800414a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800414c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800414e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004150:	0018      	movs	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	b00e      	add	sp, #56	; 0x38
 8004156:	bdb0      	pop	{r4, r5, r7, pc}
 8004158:	40021000 	.word	0x40021000
 800415c:	003d0900 	.word	0x003d0900
 8004160:	00f42400 	.word	0x00f42400
 8004164:	007a1200 	.word	0x007a1200
 8004168:	08005384 	.word	0x08005384

0800416c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004170:	4b02      	ldr	r3, [pc, #8]	; (800417c <HAL_RCC_GetHCLKFreq+0x10>)
 8004172:	681b      	ldr	r3, [r3, #0]
}
 8004174:	0018      	movs	r0, r3
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	20000000 	.word	0x20000000

08004180 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004184:	f7ff fff2 	bl	800416c <HAL_RCC_GetHCLKFreq>
 8004188:	0001      	movs	r1, r0
 800418a:	4b06      	ldr	r3, [pc, #24]	; (80041a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	0a1b      	lsrs	r3, r3, #8
 8004190:	2207      	movs	r2, #7
 8004192:	4013      	ands	r3, r2
 8004194:	4a04      	ldr	r2, [pc, #16]	; (80041a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004196:	5cd3      	ldrb	r3, [r2, r3]
 8004198:	40d9      	lsrs	r1, r3
 800419a:	000b      	movs	r3, r1
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	46c0      	nop			; (mov r8, r8)
 80041a4:	40021000 	.word	0x40021000
 80041a8:	0800537c 	.word	0x0800537c

080041ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041b0:	f7ff ffdc 	bl	800416c <HAL_RCC_GetHCLKFreq>
 80041b4:	0001      	movs	r1, r0
 80041b6:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	0adb      	lsrs	r3, r3, #11
 80041bc:	2207      	movs	r2, #7
 80041be:	4013      	ands	r3, r2
 80041c0:	4a04      	ldr	r2, [pc, #16]	; (80041d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041c2:	5cd3      	ldrb	r3, [r2, r3]
 80041c4:	40d9      	lsrs	r1, r3
 80041c6:	000b      	movs	r3, r1
}
 80041c8:	0018      	movs	r0, r3
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	40021000 	.word	0x40021000
 80041d4:	0800537c 	.word	0x0800537c

080041d8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80041e0:	2317      	movs	r3, #23
 80041e2:	18fb      	adds	r3, r7, r3
 80041e4:	2200      	movs	r2, #0
 80041e6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2220      	movs	r2, #32
 80041ee:	4013      	ands	r3, r2
 80041f0:	d106      	bne.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	2380      	movs	r3, #128	; 0x80
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	4013      	ands	r3, r2
 80041fc:	d100      	bne.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80041fe:	e0d9      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004200:	4ba4      	ldr	r3, [pc, #656]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004202:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004204:	2380      	movs	r3, #128	; 0x80
 8004206:	055b      	lsls	r3, r3, #21
 8004208:	4013      	ands	r3, r2
 800420a:	d10a      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800420c:	4ba1      	ldr	r3, [pc, #644]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800420e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004210:	4ba0      	ldr	r3, [pc, #640]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004212:	2180      	movs	r1, #128	; 0x80
 8004214:	0549      	lsls	r1, r1, #21
 8004216:	430a      	orrs	r2, r1
 8004218:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800421a:	2317      	movs	r3, #23
 800421c:	18fb      	adds	r3, r7, r3
 800421e:	2201      	movs	r2, #1
 8004220:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004222:	4b9d      	ldr	r3, [pc, #628]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	2380      	movs	r3, #128	; 0x80
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	4013      	ands	r3, r2
 800422c:	d11a      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800422e:	4b9a      	ldr	r3, [pc, #616]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	4b99      	ldr	r3, [pc, #612]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004234:	2180      	movs	r1, #128	; 0x80
 8004236:	0049      	lsls	r1, r1, #1
 8004238:	430a      	orrs	r2, r1
 800423a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800423c:	f7fe f960 	bl	8002500 <HAL_GetTick>
 8004240:	0003      	movs	r3, r0
 8004242:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004244:	e008      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004246:	f7fe f95b 	bl	8002500 <HAL_GetTick>
 800424a:	0002      	movs	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b64      	cmp	r3, #100	; 0x64
 8004252:	d901      	bls.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e118      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004258:	4b8f      	ldr	r3, [pc, #572]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	2380      	movs	r3, #128	; 0x80
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	4013      	ands	r3, r2
 8004262:	d0f0      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004264:	4b8b      	ldr	r3, [pc, #556]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	23c0      	movs	r3, #192	; 0xc0
 800426a:	039b      	lsls	r3, r3, #14
 800426c:	4013      	ands	r3, r2
 800426e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	23c0      	movs	r3, #192	; 0xc0
 8004276:	039b      	lsls	r3, r3, #14
 8004278:	4013      	ands	r3, r2
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	429a      	cmp	r2, r3
 800427e:	d107      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	23c0      	movs	r3, #192	; 0xc0
 8004286:	039b      	lsls	r3, r3, #14
 8004288:	4013      	ands	r3, r2
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	429a      	cmp	r2, r3
 800428e:	d013      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	23c0      	movs	r3, #192	; 0xc0
 8004296:	029b      	lsls	r3, r3, #10
 8004298:	401a      	ands	r2, r3
 800429a:	23c0      	movs	r3, #192	; 0xc0
 800429c:	029b      	lsls	r3, r3, #10
 800429e:	429a      	cmp	r2, r3
 80042a0:	d10a      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042a2:	4b7c      	ldr	r3, [pc, #496]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	2380      	movs	r3, #128	; 0x80
 80042a8:	029b      	lsls	r3, r3, #10
 80042aa:	401a      	ands	r2, r3
 80042ac:	2380      	movs	r3, #128	; 0x80
 80042ae:	029b      	lsls	r3, r3, #10
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d101      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e0e8      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80042b8:	4b76      	ldr	r3, [pc, #472]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80042ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042bc:	23c0      	movs	r3, #192	; 0xc0
 80042be:	029b      	lsls	r3, r3, #10
 80042c0:	4013      	ands	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d049      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	23c0      	movs	r3, #192	; 0xc0
 80042d0:	029b      	lsls	r3, r3, #10
 80042d2:	4013      	ands	r3, r2
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d004      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2220      	movs	r2, #32
 80042e0:	4013      	ands	r3, r2
 80042e2:	d10d      	bne.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	23c0      	movs	r3, #192	; 0xc0
 80042ea:	029b      	lsls	r3, r3, #10
 80042ec:	4013      	ands	r3, r2
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d034      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	2380      	movs	r3, #128	; 0x80
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	4013      	ands	r3, r2
 80042fe:	d02e      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004300:	4b64      	ldr	r3, [pc, #400]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004304:	4a65      	ldr	r2, [pc, #404]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004306:	4013      	ands	r3, r2
 8004308:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800430a:	4b62      	ldr	r3, [pc, #392]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800430c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800430e:	4b61      	ldr	r3, [pc, #388]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004310:	2180      	movs	r1, #128	; 0x80
 8004312:	0309      	lsls	r1, r1, #12
 8004314:	430a      	orrs	r2, r1
 8004316:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004318:	4b5e      	ldr	r3, [pc, #376]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800431a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800431c:	4b5d      	ldr	r3, [pc, #372]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800431e:	4960      	ldr	r1, [pc, #384]	; (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004320:	400a      	ands	r2, r1
 8004322:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004324:	4b5b      	ldr	r3, [pc, #364]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	2380      	movs	r3, #128	; 0x80
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	4013      	ands	r3, r2
 8004332:	d014      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004334:	f7fe f8e4 	bl	8002500 <HAL_GetTick>
 8004338:	0003      	movs	r3, r0
 800433a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800433c:	e009      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800433e:	f7fe f8df 	bl	8002500 <HAL_GetTick>
 8004342:	0002      	movs	r2, r0
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	4a56      	ldr	r2, [pc, #344]	; (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d901      	bls.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e09b      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004352:	4b50      	ldr	r3, [pc, #320]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004354:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004356:	2380      	movs	r3, #128	; 0x80
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4013      	ands	r3, r2
 800435c:	d0ef      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	23c0      	movs	r3, #192	; 0xc0
 8004364:	029b      	lsls	r3, r3, #10
 8004366:	401a      	ands	r2, r3
 8004368:	23c0      	movs	r3, #192	; 0xc0
 800436a:	029b      	lsls	r3, r3, #10
 800436c:	429a      	cmp	r2, r3
 800436e:	d10c      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8004370:	4b48      	ldr	r3, [pc, #288]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a4c      	ldr	r2, [pc, #304]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004376:	4013      	ands	r3, r2
 8004378:	0019      	movs	r1, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	23c0      	movs	r3, #192	; 0xc0
 8004380:	039b      	lsls	r3, r3, #14
 8004382:	401a      	ands	r2, r3
 8004384:	4b43      	ldr	r3, [pc, #268]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004386:	430a      	orrs	r2, r1
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	4b42      	ldr	r3, [pc, #264]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800438c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	23c0      	movs	r3, #192	; 0xc0
 8004394:	029b      	lsls	r3, r3, #10
 8004396:	401a      	ands	r2, r3
 8004398:	4b3e      	ldr	r3, [pc, #248]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800439a:	430a      	orrs	r2, r1
 800439c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800439e:	2317      	movs	r3, #23
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d105      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a8:	4b3a      	ldr	r3, [pc, #232]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043ac:	4b39      	ldr	r3, [pc, #228]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043ae:	493f      	ldr	r1, [pc, #252]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80043b0:	400a      	ands	r2, r1
 80043b2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2201      	movs	r2, #1
 80043ba:	4013      	ands	r3, r2
 80043bc:	d009      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043be:	4b35      	ldr	r3, [pc, #212]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c2:	2203      	movs	r2, #3
 80043c4:	4393      	bics	r3, r2
 80043c6:	0019      	movs	r1, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	4b31      	ldr	r3, [pc, #196]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043ce:	430a      	orrs	r2, r1
 80043d0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2202      	movs	r2, #2
 80043d8:	4013      	ands	r3, r2
 80043da:	d009      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043dc:	4b2d      	ldr	r3, [pc, #180]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043e0:	220c      	movs	r2, #12
 80043e2:	4393      	bics	r3, r2
 80043e4:	0019      	movs	r1, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691a      	ldr	r2, [r3, #16]
 80043ea:	4b2a      	ldr	r3, [pc, #168]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043ec:	430a      	orrs	r2, r1
 80043ee:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2204      	movs	r2, #4
 80043f6:	4013      	ands	r3, r2
 80043f8:	d009      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043fa:	4b26      	ldr	r3, [pc, #152]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80043fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043fe:	4a2c      	ldr	r2, [pc, #176]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004400:	4013      	ands	r3, r2
 8004402:	0019      	movs	r1, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	4b22      	ldr	r3, [pc, #136]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800440a:	430a      	orrs	r2, r1
 800440c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2208      	movs	r2, #8
 8004414:	4013      	ands	r3, r2
 8004416:	d009      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004418:	4b1e      	ldr	r3, [pc, #120]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800441a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800441c:	4a25      	ldr	r2, [pc, #148]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800441e:	4013      	ands	r3, r2
 8004420:	0019      	movs	r1, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	699a      	ldr	r2, [r3, #24]
 8004426:	4b1b      	ldr	r3, [pc, #108]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004428:	430a      	orrs	r2, r1
 800442a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	2380      	movs	r3, #128	; 0x80
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	4013      	ands	r3, r2
 8004436:	d009      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004438:	4b16      	ldr	r3, [pc, #88]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800443a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800443c:	4a17      	ldr	r2, [pc, #92]	; (800449c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800443e:	4013      	ands	r3, r2
 8004440:	0019      	movs	r1, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	69da      	ldr	r2, [r3, #28]
 8004446:	4b13      	ldr	r3, [pc, #76]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004448:	430a      	orrs	r2, r1
 800444a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2240      	movs	r2, #64	; 0x40
 8004452:	4013      	ands	r3, r2
 8004454:	d009      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004456:	4b0f      	ldr	r3, [pc, #60]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800445a:	4a17      	ldr	r2, [pc, #92]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800445c:	4013      	ands	r3, r2
 800445e:	0019      	movs	r1, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004464:	4b0b      	ldr	r3, [pc, #44]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004466:	430a      	orrs	r2, r1
 8004468:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2280      	movs	r2, #128	; 0x80
 8004470:	4013      	ands	r3, r2
 8004472:	d009      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004474:	4b07      	ldr	r3, [pc, #28]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004478:	4a10      	ldr	r2, [pc, #64]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800447a:	4013      	ands	r3, r2
 800447c:	0019      	movs	r1, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1a      	ldr	r2, [r3, #32]
 8004482:	4b04      	ldr	r3, [pc, #16]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004484:	430a      	orrs	r2, r1
 8004486:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	0018      	movs	r0, r3
 800448c:	46bd      	mov	sp, r7
 800448e:	b006      	add	sp, #24
 8004490:	bd80      	pop	{r7, pc}
 8004492:	46c0      	nop			; (mov r8, r8)
 8004494:	40021000 	.word	0x40021000
 8004498:	40007000 	.word	0x40007000
 800449c:	fffcffff 	.word	0xfffcffff
 80044a0:	fff7ffff 	.word	0xfff7ffff
 80044a4:	00001388 	.word	0x00001388
 80044a8:	ffcfffff 	.word	0xffcfffff
 80044ac:	efffffff 	.word	0xefffffff
 80044b0:	fffff3ff 	.word	0xfffff3ff
 80044b4:	ffffcfff 	.word	0xffffcfff
 80044b8:	fbffffff 	.word	0xfbffffff
 80044bc:	fff3ffff 	.word	0xfff3ffff

080044c0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e08e      	b.n	80045f0 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2221      	movs	r2, #33	; 0x21
 80044d6:	5c9b      	ldrb	r3, [r3, r2]
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d107      	bne.n	80044ee <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2220      	movs	r2, #32
 80044e2:	2100      	movs	r1, #0
 80044e4:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f7fd fee1 	bl	80022b0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2221      	movs	r2, #33	; 0x21
 80044f2:	2102      	movs	r1, #2
 80044f4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	22ca      	movs	r2, #202	; 0xca
 80044fc:	625a      	str	r2, [r3, #36]	; 0x24
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2253      	movs	r2, #83	; 0x53
 8004504:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	0018      	movs	r0, r3
 800450a:	f000 f89e 	bl	800464a <RTC_EnterInitMode>
 800450e:	1e03      	subs	r3, r0, #0
 8004510:	d009      	beq.n	8004526 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	22ff      	movs	r2, #255	; 0xff
 8004518:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2221      	movs	r2, #33	; 0x21
 800451e:	2104      	movs	r1, #4
 8004520:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e064      	b.n	80045f0 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4931      	ldr	r1, [pc, #196]	; (80045f8 <HAL_RTC_Init+0x138>)
 8004532:	400a      	ands	r2, r1
 8004534:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	6899      	ldr	r1, [r3, #8]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	431a      	orrs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	68d2      	ldr	r2, [r2, #12]
 800455c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6919      	ldr	r1, [r3, #16]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	041a      	lsls	r2, r3, #16
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2180      	movs	r1, #128	; 0x80
 800457e:	438a      	bics	r2, r1
 8004580:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2103      	movs	r1, #3
 800458e:	438a      	bics	r2, r1
 8004590:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	69da      	ldr	r2, [r3, #28]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	431a      	orrs	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	2220      	movs	r2, #32
 80045b2:	4013      	ands	r3, r2
 80045b4:	d113      	bne.n	80045de <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	0018      	movs	r0, r3
 80045ba:	f000 f81f 	bl	80045fc <HAL_RTC_WaitForSynchro>
 80045be:	1e03      	subs	r3, r0, #0
 80045c0:	d00d      	beq.n	80045de <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	22ff      	movs	r2, #255	; 0xff
 80045c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2221      	movs	r2, #33	; 0x21
 80045ce:	2104      	movs	r1, #4
 80045d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	2100      	movs	r1, #0
 80045d8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e008      	b.n	80045f0 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	22ff      	movs	r2, #255	; 0xff
 80045e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2221      	movs	r2, #33	; 0x21
 80045ea:	2101      	movs	r1, #1
 80045ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80045ee:	2300      	movs	r3, #0
  }
}
 80045f0:	0018      	movs	r0, r3
 80045f2:	46bd      	mov	sp, r7
 80045f4:	b002      	add	sp, #8
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	ff8fffbf 	.word	0xff8fffbf

080045fc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	21a0      	movs	r1, #160	; 0xa0
 8004610:	438a      	bics	r2, r1
 8004612:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004614:	f7fd ff74 	bl	8002500 <HAL_GetTick>
 8004618:	0003      	movs	r3, r0
 800461a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800461c:	e00a      	b.n	8004634 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800461e:	f7fd ff6f 	bl	8002500 <HAL_GetTick>
 8004622:	0002      	movs	r2, r0
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	1ad2      	subs	r2, r2, r3
 8004628:	23fa      	movs	r3, #250	; 0xfa
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	429a      	cmp	r2, r3
 800462e:	d901      	bls.n	8004634 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e006      	b.n	8004642 <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	2220      	movs	r2, #32
 800463c:	4013      	ands	r3, r2
 800463e:	d0ee      	beq.n	800461e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	0018      	movs	r0, r3
 8004644:	46bd      	mov	sp, r7
 8004646:	b004      	add	sp, #16
 8004648:	bd80      	pop	{r7, pc}

0800464a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	2240      	movs	r2, #64	; 0x40
 800465a:	4013      	ands	r3, r2
 800465c:	d11a      	bne.n	8004694 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2201      	movs	r2, #1
 8004664:	4252      	negs	r2, r2
 8004666:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004668:	f7fd ff4a 	bl	8002500 <HAL_GetTick>
 800466c:	0003      	movs	r3, r0
 800466e:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004670:	e00a      	b.n	8004688 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004672:	f7fd ff45 	bl	8002500 <HAL_GetTick>
 8004676:	0002      	movs	r2, r0
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1ad2      	subs	r2, r2, r3
 800467c:	23fa      	movs	r3, #250	; 0xfa
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	429a      	cmp	r2, r3
 8004682:	d901      	bls.n	8004688 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e006      	b.n	8004696 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	2240      	movs	r2, #64	; 0x40
 8004690:	4013      	ands	r3, r2
 8004692:	d0ee      	beq.n	8004672 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	0018      	movs	r0, r3
 8004698:	46bd      	mov	sp, r7
 800469a:	b004      	add	sp, #16
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2220      	movs	r2, #32
 80046b0:	5c9b      	ldrb	r3, [r3, r2]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d101      	bne.n	80046ba <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80046b6:	2302      	movs	r3, #2
 80046b8:	e0ad      	b.n	8004816 <HAL_RTCEx_SetWakeUpTimer_IT+0x176>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2220      	movs	r2, #32
 80046be:	2101      	movs	r1, #1
 80046c0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2221      	movs	r2, #33	; 0x21
 80046c6:	2102      	movs	r1, #2
 80046c8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	22ca      	movs	r2, #202	; 0xca
 80046d0:	625a      	str	r2, [r3, #36]	; 0x24
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2253      	movs	r2, #83	; 0x53
 80046d8:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	2380      	movs	r3, #128	; 0x80
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	4013      	ands	r3, r2
 80046e6:	d021      	beq.n	800472c <HAL_RTCEx_SetWakeUpTimer_IT+0x8c>
  {
    tickstart = HAL_GetTick();
 80046e8:	f7fd ff0a 	bl	8002500 <HAL_GetTick>
 80046ec:	0003      	movs	r3, r0
 80046ee:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80046f0:	e016      	b.n	8004720 <HAL_RTCEx_SetWakeUpTimer_IT+0x80>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046f2:	f7fd ff05 	bl	8002500 <HAL_GetTick>
 80046f6:	0002      	movs	r2, r0
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	1ad2      	subs	r2, r2, r3
 80046fc:	23fa      	movs	r3, #250	; 0xfa
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	429a      	cmp	r2, r3
 8004702:	d90d      	bls.n	8004720 <HAL_RTCEx_SetWakeUpTimer_IT+0x80>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	22ff      	movs	r2, #255	; 0xff
 800470a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2221      	movs	r2, #33	; 0x21
 8004710:	2103      	movs	r1, #3
 8004712:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	2100      	movs	r1, #0
 800471a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e07a      	b.n	8004816 <HAL_RTCEx_SetWakeUpTimer_IT+0x176>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	2204      	movs	r2, #4
 8004728:	4013      	ands	r3, r2
 800472a:	d1e2      	bne.n	80046f2 <HAL_RTCEx_SetWakeUpTimer_IT+0x52>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	493a      	ldr	r1, [pc, #232]	; (8004820 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8004738:	400a      	ands	r2, r1
 800473a:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	22ff      	movs	r2, #255	; 0xff
 8004744:	401a      	ands	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4936      	ldr	r1, [pc, #216]	; (8004824 <HAL_RTCEx_SetWakeUpTimer_IT+0x184>)
 800474c:	430a      	orrs	r2, r1
 800474e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004750:	f7fd fed6 	bl	8002500 <HAL_GetTick>
 8004754:	0003      	movs	r3, r0
 8004756:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004758:	e016      	b.n	8004788 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800475a:	f7fd fed1 	bl	8002500 <HAL_GetTick>
 800475e:	0002      	movs	r2, r0
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	1ad2      	subs	r2, r2, r3
 8004764:	23fa      	movs	r3, #250	; 0xfa
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	429a      	cmp	r2, r3
 800476a:	d90d      	bls.n	8004788 <HAL_RTCEx_SetWakeUpTimer_IT+0xe8>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	22ff      	movs	r2, #255	; 0xff
 8004772:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2221      	movs	r2, #33	; 0x21
 8004778:	2103      	movs	r1, #3
 800477a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2220      	movs	r2, #32
 8004780:	2100      	movs	r1, #0
 8004782:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e046      	b.n	8004816 <HAL_RTCEx_SetWakeUpTimer_IT+0x176>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	2204      	movs	r2, #4
 8004790:	4013      	ands	r3, r2
 8004792:	d0e2      	beq.n	800475a <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689a      	ldr	r2, [r3, #8]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2107      	movs	r1, #7
 80047a8:	438a      	bics	r2, r1
 80047aa:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6899      	ldr	r1, [r3, #8]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80047bc:	4b1a      	ldr	r3, [pc, #104]	; (8004828 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	4b19      	ldr	r3, [pc, #100]	; (8004828 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 80047c2:	2180      	movs	r1, #128	; 0x80
 80047c4:	0349      	lsls	r1, r1, #13
 80047c6:	430a      	orrs	r2, r1
 80047c8:	601a      	str	r2, [r3, #0]

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80047ca:	4b17      	ldr	r3, [pc, #92]	; (8004828 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	4b16      	ldr	r3, [pc, #88]	; (8004828 <HAL_RTCEx_SetWakeUpTimer_IT+0x188>)
 80047d0:	2180      	movs	r1, #128	; 0x80
 80047d2:	0349      	lsls	r1, r1, #13
 80047d4:	430a      	orrs	r2, r1
 80047d6:	609a      	str	r2, [r3, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	689a      	ldr	r2, [r3, #8]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	2180      	movs	r1, #128	; 0x80
 80047e4:	01c9      	lsls	r1, r1, #7
 80047e6:	430a      	orrs	r2, r1
 80047e8:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2180      	movs	r1, #128	; 0x80
 80047f6:	00c9      	lsls	r1, r1, #3
 80047f8:	430a      	orrs	r2, r1
 80047fa:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	22ff      	movs	r2, #255	; 0xff
 8004802:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2221      	movs	r2, #33	; 0x21
 8004808:	2101      	movs	r1, #1
 800480a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2220      	movs	r2, #32
 8004810:	2100      	movs	r1, #0
 8004812:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	0018      	movs	r0, r3
 8004818:	46bd      	mov	sp, r7
 800481a:	b006      	add	sp, #24
 800481c:	bd80      	pop	{r7, pc}
 800481e:	46c0      	nop			; (mov r8, r8)
 8004820:	fffffbff 	.word	0xfffffbff
 8004824:	fffffb7f 	.word	0xfffffb7f
 8004828:	40010400 	.word	0x40010400

0800482c <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	5c9b      	ldrb	r3, [r3, r2]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d101      	bne.n	8004842 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 800483e:	2302      	movs	r3, #2
 8004840:	e04e      	b.n	80048e0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb4>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	2101      	movs	r1, #1
 8004848:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2221      	movs	r2, #33	; 0x21
 800484e:	2102      	movs	r1, #2
 8004850:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	22ca      	movs	r2, #202	; 0xca
 8004858:	625a      	str	r2, [r3, #36]	; 0x24
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2253      	movs	r2, #83	; 0x53
 8004860:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	491e      	ldr	r1, [pc, #120]	; (80048e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xbc>)
 800486e:	400a      	ands	r2, r1
 8004870:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	491b      	ldr	r1, [pc, #108]	; (80048ec <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 800487e:	400a      	ands	r2, r1
 8004880:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 8004882:	f7fd fe3d 	bl	8002500 <HAL_GetTick>
 8004886:	0003      	movs	r3, r0
 8004888:	60fb      	str	r3, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800488a:	e016      	b.n	80048ba <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800488c:	f7fd fe38 	bl	8002500 <HAL_GetTick>
 8004890:	0002      	movs	r2, r0
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1ad2      	subs	r2, r2, r3
 8004896:	23fa      	movs	r3, #250	; 0xfa
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	429a      	cmp	r2, r3
 800489c:	d90d      	bls.n	80048ba <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	22ff      	movs	r2, #255	; 0xff
 80048a4:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2221      	movs	r2, #33	; 0x21
 80048aa:	2103      	movs	r1, #3
 80048ac:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	2100      	movs	r1, #0
 80048b4:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e012      	b.n	80048e0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb4>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	2204      	movs	r2, #4
 80048c2:	4013      	ands	r3, r2
 80048c4:	d0e2      	beq.n	800488c <HAL_RTCEx_DeactivateWakeUpTimer+0x60>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	22ff      	movs	r2, #255	; 0xff
 80048cc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2221      	movs	r2, #33	; 0x21
 80048d2:	2101      	movs	r1, #1
 80048d4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2220      	movs	r2, #32
 80048da:	2100      	movs	r1, #0
 80048dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	0018      	movs	r0, r3
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b004      	add	sp, #16
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	fffffbff 	.word	0xfffffbff
 80048ec:	ffffbfff 	.word	0xffffbfff

080048f0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68da      	ldr	r2, [r3, #12]
 80048fe:	2380      	movs	r3, #128	; 0x80
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	4013      	ands	r3, r2
 8004904:	d00d      	beq.n	8004922 <HAL_RTCEx_WakeUpTimerIRQHandler+0x32>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	0018      	movs	r0, r3
 800490a:	f000 f81b 	bl	8004944 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	22ff      	movs	r2, #255	; 0xff
 8004916:	401a      	ands	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4907      	ldr	r1, [pc, #28]	; (800493c <HAL_RTCEx_WakeUpTimerIRQHandler+0x4c>)
 800491e:	430a      	orrs	r2, r1
 8004920:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004922:	4b07      	ldr	r3, [pc, #28]	; (8004940 <HAL_RTCEx_WakeUpTimerIRQHandler+0x50>)
 8004924:	2280      	movs	r2, #128	; 0x80
 8004926:	0352      	lsls	r2, r2, #13
 8004928:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2221      	movs	r2, #33	; 0x21
 800492e:	2101      	movs	r1, #1
 8004930:	5499      	strb	r1, [r3, r2]
}
 8004932:	46c0      	nop			; (mov r8, r8)
 8004934:	46bd      	mov	sp, r7
 8004936:	b002      	add	sp, #8
 8004938:	bd80      	pop	{r7, pc}
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	fffffb7f 	.word	0xfffffb7f
 8004940:	40010400 	.word	0x40010400

08004944 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 800494c:	46c0      	nop			; (mov r8, r8)
 800494e:	46bd      	mov	sp, r7
 8004950:	b002      	add	sp, #8
 8004952:	bd80      	pop	{r7, pc}

08004954 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e044      	b.n	80049f0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800496a:	2b00      	cmp	r3, #0
 800496c:	d107      	bne.n	800497e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2274      	movs	r2, #116	; 0x74
 8004972:	2100      	movs	r1, #0
 8004974:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	0018      	movs	r0, r3
 800497a:	f7fd fcb9 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2224      	movs	r2, #36	; 0x24
 8004982:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2101      	movs	r1, #1
 8004990:	438a      	bics	r2, r1
 8004992:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	0018      	movs	r0, r3
 8004998:	f000 f830 	bl	80049fc <UART_SetConfig>
 800499c:	0003      	movs	r3, r0
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d101      	bne.n	80049a6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e024      	b.n	80049f0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	0018      	movs	r0, r3
 80049b2:	f000 fac3 	bl	8004f3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	490d      	ldr	r1, [pc, #52]	; (80049f8 <HAL_UART_Init+0xa4>)
 80049c2:	400a      	ands	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	212a      	movs	r1, #42	; 0x2a
 80049d2:	438a      	bics	r2, r1
 80049d4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2101      	movs	r1, #1
 80049e2:	430a      	orrs	r2, r1
 80049e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	0018      	movs	r0, r3
 80049ea:	f000 fb5b 	bl	80050a4 <UART_CheckIdleState>
 80049ee:	0003      	movs	r3, r0
}
 80049f0:	0018      	movs	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b002      	add	sp, #8
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	ffffb7ff 	.word	0xffffb7ff

080049fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049fc:	b5b0      	push	{r4, r5, r7, lr}
 80049fe:	b08e      	sub	sp, #56	; 0x38
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a04:	231a      	movs	r3, #26
 8004a06:	2218      	movs	r2, #24
 8004a08:	189b      	adds	r3, r3, r2
 8004a0a:	19db      	adds	r3, r3, r7
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4ac3      	ldr	r2, [pc, #780]	; (8004d3c <UART_SetConfig+0x340>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	0019      	movs	r1, r3
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4abe      	ldr	r2, [pc, #760]	; (8004d40 <UART_SetConfig+0x344>)
 8004a46:	4013      	ands	r3, r2
 8004a48:	0019      	movs	r1, r3
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	68da      	ldr	r2, [r3, #12]
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4ab8      	ldr	r2, [pc, #736]	; (8004d44 <UART_SetConfig+0x348>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d004      	beq.n	8004a70 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	4ab4      	ldr	r2, [pc, #720]	; (8004d48 <UART_SetConfig+0x34c>)
 8004a78:	4013      	ands	r3, r2
 8004a7a:	0019      	movs	r1, r3
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a82:	430a      	orrs	r2, r1
 8004a84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4ab0      	ldr	r2, [pc, #704]	; (8004d4c <UART_SetConfig+0x350>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d131      	bne.n	8004af4 <UART_SetConfig+0xf8>
 8004a90:	4baf      	ldr	r3, [pc, #700]	; (8004d50 <UART_SetConfig+0x354>)
 8004a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a94:	2203      	movs	r2, #3
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b03      	cmp	r3, #3
 8004a9a:	d01d      	beq.n	8004ad8 <UART_SetConfig+0xdc>
 8004a9c:	d823      	bhi.n	8004ae6 <UART_SetConfig+0xea>
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d00c      	beq.n	8004abc <UART_SetConfig+0xc0>
 8004aa2:	d820      	bhi.n	8004ae6 <UART_SetConfig+0xea>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <UART_SetConfig+0xb2>
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d00e      	beq.n	8004aca <UART_SetConfig+0xce>
 8004aac:	e01b      	b.n	8004ae6 <UART_SetConfig+0xea>
 8004aae:	231b      	movs	r3, #27
 8004ab0:	2218      	movs	r2, #24
 8004ab2:	189b      	adds	r3, r3, r2
 8004ab4:	19db      	adds	r3, r3, r7
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	701a      	strb	r2, [r3, #0]
 8004aba:	e0b4      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004abc:	231b      	movs	r3, #27
 8004abe:	2218      	movs	r2, #24
 8004ac0:	189b      	adds	r3, r3, r2
 8004ac2:	19db      	adds	r3, r3, r7
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	701a      	strb	r2, [r3, #0]
 8004ac8:	e0ad      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004aca:	231b      	movs	r3, #27
 8004acc:	2218      	movs	r2, #24
 8004ace:	189b      	adds	r3, r3, r2
 8004ad0:	19db      	adds	r3, r3, r7
 8004ad2:	2204      	movs	r2, #4
 8004ad4:	701a      	strb	r2, [r3, #0]
 8004ad6:	e0a6      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004ad8:	231b      	movs	r3, #27
 8004ada:	2218      	movs	r2, #24
 8004adc:	189b      	adds	r3, r3, r2
 8004ade:	19db      	adds	r3, r3, r7
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	701a      	strb	r2, [r3, #0]
 8004ae4:	e09f      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004ae6:	231b      	movs	r3, #27
 8004ae8:	2218      	movs	r2, #24
 8004aea:	189b      	adds	r3, r3, r2
 8004aec:	19db      	adds	r3, r3, r7
 8004aee:	2210      	movs	r2, #16
 8004af0:	701a      	strb	r2, [r3, #0]
 8004af2:	e098      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a96      	ldr	r2, [pc, #600]	; (8004d54 <UART_SetConfig+0x358>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d131      	bne.n	8004b62 <UART_SetConfig+0x166>
 8004afe:	4b94      	ldr	r3, [pc, #592]	; (8004d50 <UART_SetConfig+0x354>)
 8004b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b02:	220c      	movs	r2, #12
 8004b04:	4013      	ands	r3, r2
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d01d      	beq.n	8004b46 <UART_SetConfig+0x14a>
 8004b0a:	d823      	bhi.n	8004b54 <UART_SetConfig+0x158>
 8004b0c:	2b08      	cmp	r3, #8
 8004b0e:	d00c      	beq.n	8004b2a <UART_SetConfig+0x12e>
 8004b10:	d820      	bhi.n	8004b54 <UART_SetConfig+0x158>
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <UART_SetConfig+0x120>
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d00e      	beq.n	8004b38 <UART_SetConfig+0x13c>
 8004b1a:	e01b      	b.n	8004b54 <UART_SetConfig+0x158>
 8004b1c:	231b      	movs	r3, #27
 8004b1e:	2218      	movs	r2, #24
 8004b20:	189b      	adds	r3, r3, r2
 8004b22:	19db      	adds	r3, r3, r7
 8004b24:	2200      	movs	r2, #0
 8004b26:	701a      	strb	r2, [r3, #0]
 8004b28:	e07d      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b2a:	231b      	movs	r3, #27
 8004b2c:	2218      	movs	r2, #24
 8004b2e:	189b      	adds	r3, r3, r2
 8004b30:	19db      	adds	r3, r3, r7
 8004b32:	2202      	movs	r2, #2
 8004b34:	701a      	strb	r2, [r3, #0]
 8004b36:	e076      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b38:	231b      	movs	r3, #27
 8004b3a:	2218      	movs	r2, #24
 8004b3c:	189b      	adds	r3, r3, r2
 8004b3e:	19db      	adds	r3, r3, r7
 8004b40:	2204      	movs	r2, #4
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e06f      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b46:	231b      	movs	r3, #27
 8004b48:	2218      	movs	r2, #24
 8004b4a:	189b      	adds	r3, r3, r2
 8004b4c:	19db      	adds	r3, r3, r7
 8004b4e:	2208      	movs	r2, #8
 8004b50:	701a      	strb	r2, [r3, #0]
 8004b52:	e068      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b54:	231b      	movs	r3, #27
 8004b56:	2218      	movs	r2, #24
 8004b58:	189b      	adds	r3, r3, r2
 8004b5a:	19db      	adds	r3, r3, r7
 8004b5c:	2210      	movs	r2, #16
 8004b5e:	701a      	strb	r2, [r3, #0]
 8004b60:	e061      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a7c      	ldr	r2, [pc, #496]	; (8004d58 <UART_SetConfig+0x35c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d106      	bne.n	8004b7a <UART_SetConfig+0x17e>
 8004b6c:	231b      	movs	r3, #27
 8004b6e:	2218      	movs	r2, #24
 8004b70:	189b      	adds	r3, r3, r2
 8004b72:	19db      	adds	r3, r3, r7
 8004b74:	2200      	movs	r2, #0
 8004b76:	701a      	strb	r2, [r3, #0]
 8004b78:	e055      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a77      	ldr	r2, [pc, #476]	; (8004d5c <UART_SetConfig+0x360>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d106      	bne.n	8004b92 <UART_SetConfig+0x196>
 8004b84:	231b      	movs	r3, #27
 8004b86:	2218      	movs	r2, #24
 8004b88:	189b      	adds	r3, r3, r2
 8004b8a:	19db      	adds	r3, r3, r7
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	701a      	strb	r2, [r3, #0]
 8004b90:	e049      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a6b      	ldr	r2, [pc, #428]	; (8004d44 <UART_SetConfig+0x348>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d13e      	bne.n	8004c1a <UART_SetConfig+0x21e>
 8004b9c:	4b6c      	ldr	r3, [pc, #432]	; (8004d50 <UART_SetConfig+0x354>)
 8004b9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ba0:	23c0      	movs	r3, #192	; 0xc0
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	22c0      	movs	r2, #192	; 0xc0
 8004ba8:	0112      	lsls	r2, r2, #4
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d027      	beq.n	8004bfe <UART_SetConfig+0x202>
 8004bae:	22c0      	movs	r2, #192	; 0xc0
 8004bb0:	0112      	lsls	r2, r2, #4
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d82a      	bhi.n	8004c0c <UART_SetConfig+0x210>
 8004bb6:	2280      	movs	r2, #128	; 0x80
 8004bb8:	0112      	lsls	r2, r2, #4
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d011      	beq.n	8004be2 <UART_SetConfig+0x1e6>
 8004bbe:	2280      	movs	r2, #128	; 0x80
 8004bc0:	0112      	lsls	r2, r2, #4
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d822      	bhi.n	8004c0c <UART_SetConfig+0x210>
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d004      	beq.n	8004bd4 <UART_SetConfig+0x1d8>
 8004bca:	2280      	movs	r2, #128	; 0x80
 8004bcc:	00d2      	lsls	r2, r2, #3
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d00e      	beq.n	8004bf0 <UART_SetConfig+0x1f4>
 8004bd2:	e01b      	b.n	8004c0c <UART_SetConfig+0x210>
 8004bd4:	231b      	movs	r3, #27
 8004bd6:	2218      	movs	r2, #24
 8004bd8:	189b      	adds	r3, r3, r2
 8004bda:	19db      	adds	r3, r3, r7
 8004bdc:	2200      	movs	r2, #0
 8004bde:	701a      	strb	r2, [r3, #0]
 8004be0:	e021      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004be2:	231b      	movs	r3, #27
 8004be4:	2218      	movs	r2, #24
 8004be6:	189b      	adds	r3, r3, r2
 8004be8:	19db      	adds	r3, r3, r7
 8004bea:	2202      	movs	r2, #2
 8004bec:	701a      	strb	r2, [r3, #0]
 8004bee:	e01a      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004bf0:	231b      	movs	r3, #27
 8004bf2:	2218      	movs	r2, #24
 8004bf4:	189b      	adds	r3, r3, r2
 8004bf6:	19db      	adds	r3, r3, r7
 8004bf8:	2204      	movs	r2, #4
 8004bfa:	701a      	strb	r2, [r3, #0]
 8004bfc:	e013      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004bfe:	231b      	movs	r3, #27
 8004c00:	2218      	movs	r2, #24
 8004c02:	189b      	adds	r3, r3, r2
 8004c04:	19db      	adds	r3, r3, r7
 8004c06:	2208      	movs	r2, #8
 8004c08:	701a      	strb	r2, [r3, #0]
 8004c0a:	e00c      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004c0c:	231b      	movs	r3, #27
 8004c0e:	2218      	movs	r2, #24
 8004c10:	189b      	adds	r3, r3, r2
 8004c12:	19db      	adds	r3, r3, r7
 8004c14:	2210      	movs	r2, #16
 8004c16:	701a      	strb	r2, [r3, #0]
 8004c18:	e005      	b.n	8004c26 <UART_SetConfig+0x22a>
 8004c1a:	231b      	movs	r3, #27
 8004c1c:	2218      	movs	r2, #24
 8004c1e:	189b      	adds	r3, r3, r2
 8004c20:	19db      	adds	r3, r3, r7
 8004c22:	2210      	movs	r2, #16
 8004c24:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a46      	ldr	r2, [pc, #280]	; (8004d44 <UART_SetConfig+0x348>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d000      	beq.n	8004c32 <UART_SetConfig+0x236>
 8004c30:	e09a      	b.n	8004d68 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c32:	231b      	movs	r3, #27
 8004c34:	2218      	movs	r2, #24
 8004c36:	189b      	adds	r3, r3, r2
 8004c38:	19db      	adds	r3, r3, r7
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d01d      	beq.n	8004c7c <UART_SetConfig+0x280>
 8004c40:	dc20      	bgt.n	8004c84 <UART_SetConfig+0x288>
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d015      	beq.n	8004c72 <UART_SetConfig+0x276>
 8004c46:	dc1d      	bgt.n	8004c84 <UART_SetConfig+0x288>
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <UART_SetConfig+0x256>
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d005      	beq.n	8004c5c <UART_SetConfig+0x260>
 8004c50:	e018      	b.n	8004c84 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c52:	f7ff fa95 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 8004c56:	0003      	movs	r3, r0
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c5a:	e01c      	b.n	8004c96 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c5c:	4b3c      	ldr	r3, [pc, #240]	; (8004d50 <UART_SetConfig+0x354>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2210      	movs	r2, #16
 8004c62:	4013      	ands	r3, r2
 8004c64:	d002      	beq.n	8004c6c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004c66:	4b3e      	ldr	r3, [pc, #248]	; (8004d60 <UART_SetConfig+0x364>)
 8004c68:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c6a:	e014      	b.n	8004c96 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004c6c:	4b3d      	ldr	r3, [pc, #244]	; (8004d64 <UART_SetConfig+0x368>)
 8004c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c70:	e011      	b.n	8004c96 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c72:	f7ff f9d5 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004c76:	0003      	movs	r3, r0
 8004c78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c7a:	e00c      	b.n	8004c96 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c7c:	2380      	movs	r3, #128	; 0x80
 8004c7e:	021b      	lsls	r3, r3, #8
 8004c80:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c82:	e008      	b.n	8004c96 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004c88:	231a      	movs	r3, #26
 8004c8a:	2218      	movs	r2, #24
 8004c8c:	189b      	adds	r3, r3, r2
 8004c8e:	19db      	adds	r3, r3, r7
 8004c90:	2201      	movs	r2, #1
 8004c92:	701a      	strb	r2, [r3, #0]
        break;
 8004c94:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d100      	bne.n	8004c9e <UART_SetConfig+0x2a2>
 8004c9c:	e134      	b.n	8004f08 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	0013      	movs	r3, r2
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	189b      	adds	r3, r3, r2
 8004ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d305      	bcc.n	8004cba <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004cb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d906      	bls.n	8004cc8 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004cba:	231a      	movs	r3, #26
 8004cbc:	2218      	movs	r2, #24
 8004cbe:	189b      	adds	r3, r3, r2
 8004cc0:	19db      	adds	r3, r3, r7
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	701a      	strb	r2, [r3, #0]
 8004cc6:	e11f      	b.n	8004f08 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cca:	613b      	str	r3, [r7, #16]
 8004ccc:	2300      	movs	r3, #0
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	6939      	ldr	r1, [r7, #16]
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	000b      	movs	r3, r1
 8004cd6:	0e1b      	lsrs	r3, r3, #24
 8004cd8:	0010      	movs	r0, r2
 8004cda:	0205      	lsls	r5, r0, #8
 8004cdc:	431d      	orrs	r5, r3
 8004cde:	000b      	movs	r3, r1
 8004ce0:	021c      	lsls	r4, r3, #8
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	085b      	lsrs	r3, r3, #1
 8004ce8:	60bb      	str	r3, [r7, #8]
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	68b8      	ldr	r0, [r7, #8]
 8004cf0:	68f9      	ldr	r1, [r7, #12]
 8004cf2:	1900      	adds	r0, r0, r4
 8004cf4:	4169      	adcs	r1, r5
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	603b      	str	r3, [r7, #0]
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	607b      	str	r3, [r7, #4]
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f7fb fac6 	bl	8000294 <__aeabi_uldivmod>
 8004d08:	0002      	movs	r2, r0
 8004d0a:	000b      	movs	r3, r1
 8004d0c:	0013      	movs	r3, r2
 8004d0e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d12:	23c0      	movs	r3, #192	; 0xc0
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d309      	bcc.n	8004d2e <UART_SetConfig+0x332>
 8004d1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d1c:	2380      	movs	r3, #128	; 0x80
 8004d1e:	035b      	lsls	r3, r3, #13
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d204      	bcs.n	8004d2e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d2a:	60da      	str	r2, [r3, #12]
 8004d2c:	e0ec      	b.n	8004f08 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8004d2e:	231a      	movs	r3, #26
 8004d30:	2218      	movs	r2, #24
 8004d32:	189b      	adds	r3, r3, r2
 8004d34:	19db      	adds	r3, r3, r7
 8004d36:	2201      	movs	r2, #1
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	e0e5      	b.n	8004f08 <UART_SetConfig+0x50c>
 8004d3c:	efff69f3 	.word	0xefff69f3
 8004d40:	ffffcfff 	.word	0xffffcfff
 8004d44:	40004800 	.word	0x40004800
 8004d48:	fffff4ff 	.word	0xfffff4ff
 8004d4c:	40013800 	.word	0x40013800
 8004d50:	40021000 	.word	0x40021000
 8004d54:	40004400 	.word	0x40004400
 8004d58:	40004c00 	.word	0x40004c00
 8004d5c:	40005000 	.word	0x40005000
 8004d60:	003d0900 	.word	0x003d0900
 8004d64:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	69da      	ldr	r2, [r3, #28]
 8004d6c:	2380      	movs	r3, #128	; 0x80
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d000      	beq.n	8004d76 <UART_SetConfig+0x37a>
 8004d74:	e071      	b.n	8004e5a <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8004d76:	231b      	movs	r3, #27
 8004d78:	2218      	movs	r2, #24
 8004d7a:	189b      	adds	r3, r3, r2
 8004d7c:	19db      	adds	r3, r3, r7
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d822      	bhi.n	8004dca <UART_SetConfig+0x3ce>
 8004d84:	009a      	lsls	r2, r3, #2
 8004d86:	4b68      	ldr	r3, [pc, #416]	; (8004f28 <UART_SetConfig+0x52c>)
 8004d88:	18d3      	adds	r3, r2, r3
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d8e:	f7ff f9f7 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 8004d92:	0003      	movs	r3, r0
 8004d94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d96:	e021      	b.n	8004ddc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d98:	f7ff fa08 	bl	80041ac <HAL_RCC_GetPCLK2Freq>
 8004d9c:	0003      	movs	r3, r0
 8004d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004da0:	e01c      	b.n	8004ddc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004da2:	4b62      	ldr	r3, [pc, #392]	; (8004f2c <UART_SetConfig+0x530>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2210      	movs	r2, #16
 8004da8:	4013      	ands	r3, r2
 8004daa:	d002      	beq.n	8004db2 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004dac:	4b60      	ldr	r3, [pc, #384]	; (8004f30 <UART_SetConfig+0x534>)
 8004dae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004db0:	e014      	b.n	8004ddc <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004db2:	4b60      	ldr	r3, [pc, #384]	; (8004f34 <UART_SetConfig+0x538>)
 8004db4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004db6:	e011      	b.n	8004ddc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004db8:	f7ff f932 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004dbc:	0003      	movs	r3, r0
 8004dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dc0:	e00c      	b.n	8004ddc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dc2:	2380      	movs	r3, #128	; 0x80
 8004dc4:	021b      	lsls	r3, r3, #8
 8004dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dc8:	e008      	b.n	8004ddc <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004dce:	231a      	movs	r3, #26
 8004dd0:	2218      	movs	r2, #24
 8004dd2:	189b      	adds	r3, r3, r2
 8004dd4:	19db      	adds	r3, r3, r7
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	701a      	strb	r2, [r3, #0]
        break;
 8004dda:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d100      	bne.n	8004de4 <UART_SetConfig+0x3e8>
 8004de2:	e091      	b.n	8004f08 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de6:	005a      	lsls	r2, r3, #1
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	085b      	lsrs	r3, r3, #1
 8004dee:	18d2      	adds	r2, r2, r3
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	0019      	movs	r1, r3
 8004df6:	0010      	movs	r0, r2
 8004df8:	f7fb f986 	bl	8000108 <__udivsi3>
 8004dfc:	0003      	movs	r3, r0
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e04:	2b0f      	cmp	r3, #15
 8004e06:	d921      	bls.n	8004e4c <UART_SetConfig+0x450>
 8004e08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e0a:	2380      	movs	r3, #128	; 0x80
 8004e0c:	025b      	lsls	r3, r3, #9
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d21c      	bcs.n	8004e4c <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e14:	b29a      	uxth	r2, r3
 8004e16:	200e      	movs	r0, #14
 8004e18:	2418      	movs	r4, #24
 8004e1a:	1903      	adds	r3, r0, r4
 8004e1c:	19db      	adds	r3, r3, r7
 8004e1e:	210f      	movs	r1, #15
 8004e20:	438a      	bics	r2, r1
 8004e22:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e26:	085b      	lsrs	r3, r3, #1
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	2207      	movs	r2, #7
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	b299      	uxth	r1, r3
 8004e30:	1903      	adds	r3, r0, r4
 8004e32:	19db      	adds	r3, r3, r7
 8004e34:	1902      	adds	r2, r0, r4
 8004e36:	19d2      	adds	r2, r2, r7
 8004e38:	8812      	ldrh	r2, [r2, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	1902      	adds	r2, r0, r4
 8004e44:	19d2      	adds	r2, r2, r7
 8004e46:	8812      	ldrh	r2, [r2, #0]
 8004e48:	60da      	str	r2, [r3, #12]
 8004e4a:	e05d      	b.n	8004f08 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e4c:	231a      	movs	r3, #26
 8004e4e:	2218      	movs	r2, #24
 8004e50:	189b      	adds	r3, r3, r2
 8004e52:	19db      	adds	r3, r3, r7
 8004e54:	2201      	movs	r2, #1
 8004e56:	701a      	strb	r2, [r3, #0]
 8004e58:	e056      	b.n	8004f08 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e5a:	231b      	movs	r3, #27
 8004e5c:	2218      	movs	r2, #24
 8004e5e:	189b      	adds	r3, r3, r2
 8004e60:	19db      	adds	r3, r3, r7
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	2b08      	cmp	r3, #8
 8004e66:	d822      	bhi.n	8004eae <UART_SetConfig+0x4b2>
 8004e68:	009a      	lsls	r2, r3, #2
 8004e6a:	4b33      	ldr	r3, [pc, #204]	; (8004f38 <UART_SetConfig+0x53c>)
 8004e6c:	18d3      	adds	r3, r2, r3
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e72:	f7ff f985 	bl	8004180 <HAL_RCC_GetPCLK1Freq>
 8004e76:	0003      	movs	r3, r0
 8004e78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e7a:	e021      	b.n	8004ec0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e7c:	f7ff f996 	bl	80041ac <HAL_RCC_GetPCLK2Freq>
 8004e80:	0003      	movs	r3, r0
 8004e82:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e84:	e01c      	b.n	8004ec0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e86:	4b29      	ldr	r3, [pc, #164]	; (8004f2c <UART_SetConfig+0x530>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2210      	movs	r2, #16
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	d002      	beq.n	8004e96 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e90:	4b27      	ldr	r3, [pc, #156]	; (8004f30 <UART_SetConfig+0x534>)
 8004e92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e94:	e014      	b.n	8004ec0 <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 8004e96:	4b27      	ldr	r3, [pc, #156]	; (8004f34 <UART_SetConfig+0x538>)
 8004e98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e9a:	e011      	b.n	8004ec0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e9c:	f7ff f8c0 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004ea4:	e00c      	b.n	8004ec0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ea6:	2380      	movs	r3, #128	; 0x80
 8004ea8:	021b      	lsls	r3, r3, #8
 8004eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004eac:	e008      	b.n	8004ec0 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004eb2:	231a      	movs	r3, #26
 8004eb4:	2218      	movs	r2, #24
 8004eb6:	189b      	adds	r3, r3, r2
 8004eb8:	19db      	adds	r3, r3, r7
 8004eba:	2201      	movs	r2, #1
 8004ebc:	701a      	strb	r2, [r3, #0]
        break;
 8004ebe:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d020      	beq.n	8004f08 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	085a      	lsrs	r2, r3, #1
 8004ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ece:	18d2      	adds	r2, r2, r3
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	0019      	movs	r1, r3
 8004ed6:	0010      	movs	r0, r2
 8004ed8:	f7fb f916 	bl	8000108 <__udivsi3>
 8004edc:	0003      	movs	r3, r0
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee4:	2b0f      	cmp	r3, #15
 8004ee6:	d909      	bls.n	8004efc <UART_SetConfig+0x500>
 8004ee8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eea:	2380      	movs	r3, #128	; 0x80
 8004eec:	025b      	lsls	r3, r3, #9
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d204      	bcs.n	8004efc <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ef8:	60da      	str	r2, [r3, #12]
 8004efa:	e005      	b.n	8004f08 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004efc:	231a      	movs	r3, #26
 8004efe:	2218      	movs	r2, #24
 8004f00:	189b      	adds	r3, r3, r2
 8004f02:	19db      	adds	r3, r3, r7
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	2200      	movs	r2, #0
 8004f12:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004f14:	231a      	movs	r3, #26
 8004f16:	2218      	movs	r2, #24
 8004f18:	189b      	adds	r3, r3, r2
 8004f1a:	19db      	adds	r3, r3, r7
 8004f1c:	781b      	ldrb	r3, [r3, #0]
}
 8004f1e:	0018      	movs	r0, r3
 8004f20:	46bd      	mov	sp, r7
 8004f22:	b00e      	add	sp, #56	; 0x38
 8004f24:	bdb0      	pop	{r4, r5, r7, pc}
 8004f26:	46c0      	nop			; (mov r8, r8)
 8004f28:	08005390 	.word	0x08005390
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	003d0900 	.word	0x003d0900
 8004f34:	00f42400 	.word	0x00f42400
 8004f38:	080053b4 	.word	0x080053b4

08004f3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	2201      	movs	r2, #1
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	d00b      	beq.n	8004f66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	4a4a      	ldr	r2, [pc, #296]	; (8005080 <UART_AdvFeatureConfig+0x144>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	0019      	movs	r1, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d00b      	beq.n	8004f88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	4a43      	ldr	r2, [pc, #268]	; (8005084 <UART_AdvFeatureConfig+0x148>)
 8004f78:	4013      	ands	r3, r2
 8004f7a:	0019      	movs	r1, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	430a      	orrs	r2, r1
 8004f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	2204      	movs	r2, #4
 8004f8e:	4013      	ands	r3, r2
 8004f90:	d00b      	beq.n	8004faa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	4a3b      	ldr	r2, [pc, #236]	; (8005088 <UART_AdvFeatureConfig+0x14c>)
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	0019      	movs	r1, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fae:	2208      	movs	r2, #8
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d00b      	beq.n	8004fcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	4a34      	ldr	r2, [pc, #208]	; (800508c <UART_AdvFeatureConfig+0x150>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	0019      	movs	r1, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd0:	2210      	movs	r2, #16
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	d00b      	beq.n	8004fee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	4a2c      	ldr	r2, [pc, #176]	; (8005090 <UART_AdvFeatureConfig+0x154>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	0019      	movs	r1, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	d00b      	beq.n	8005010 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	4a25      	ldr	r2, [pc, #148]	; (8005094 <UART_AdvFeatureConfig+0x158>)
 8005000:	4013      	ands	r3, r2
 8005002:	0019      	movs	r1, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005014:	2240      	movs	r2, #64	; 0x40
 8005016:	4013      	ands	r3, r2
 8005018:	d01d      	beq.n	8005056 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	4a1d      	ldr	r2, [pc, #116]	; (8005098 <UART_AdvFeatureConfig+0x15c>)
 8005022:	4013      	ands	r3, r2
 8005024:	0019      	movs	r1, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	430a      	orrs	r2, r1
 8005030:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005036:	2380      	movs	r3, #128	; 0x80
 8005038:	035b      	lsls	r3, r3, #13
 800503a:	429a      	cmp	r2, r3
 800503c:	d10b      	bne.n	8005056 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	4a15      	ldr	r2, [pc, #84]	; (800509c <UART_AdvFeatureConfig+0x160>)
 8005046:	4013      	ands	r3, r2
 8005048:	0019      	movs	r1, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505a:	2280      	movs	r2, #128	; 0x80
 800505c:	4013      	ands	r3, r2
 800505e:	d00b      	beq.n	8005078 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	4a0e      	ldr	r2, [pc, #56]	; (80050a0 <UART_AdvFeatureConfig+0x164>)
 8005068:	4013      	ands	r3, r2
 800506a:	0019      	movs	r1, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	430a      	orrs	r2, r1
 8005076:	605a      	str	r2, [r3, #4]
  }
}
 8005078:	46c0      	nop			; (mov r8, r8)
 800507a:	46bd      	mov	sp, r7
 800507c:	b002      	add	sp, #8
 800507e:	bd80      	pop	{r7, pc}
 8005080:	fffdffff 	.word	0xfffdffff
 8005084:	fffeffff 	.word	0xfffeffff
 8005088:	fffbffff 	.word	0xfffbffff
 800508c:	ffff7fff 	.word	0xffff7fff
 8005090:	ffffefff 	.word	0xffffefff
 8005094:	ffffdfff 	.word	0xffffdfff
 8005098:	ffefffff 	.word	0xffefffff
 800509c:	ff9fffff 	.word	0xff9fffff
 80050a0:	fff7ffff 	.word	0xfff7ffff

080050a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2280      	movs	r2, #128	; 0x80
 80050b0:	2100      	movs	r1, #0
 80050b2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050b4:	f7fd fa24 	bl	8002500 <HAL_GetTick>
 80050b8:	0003      	movs	r3, r0
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2208      	movs	r2, #8
 80050c4:	4013      	ands	r3, r2
 80050c6:	2b08      	cmp	r3, #8
 80050c8:	d10c      	bne.n	80050e4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2280      	movs	r2, #128	; 0x80
 80050ce:	0391      	lsls	r1, r2, #14
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	4a17      	ldr	r2, [pc, #92]	; (8005130 <UART_CheckIdleState+0x8c>)
 80050d4:	9200      	str	r2, [sp, #0]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f000 f82c 	bl	8005134 <UART_WaitOnFlagUntilTimeout>
 80050dc:	1e03      	subs	r3, r0, #0
 80050de:	d001      	beq.n	80050e4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e021      	b.n	8005128 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2204      	movs	r2, #4
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d10c      	bne.n	800510c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2280      	movs	r2, #128	; 0x80
 80050f6:	03d1      	lsls	r1, r2, #15
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	4a0d      	ldr	r2, [pc, #52]	; (8005130 <UART_CheckIdleState+0x8c>)
 80050fc:	9200      	str	r2, [sp, #0]
 80050fe:	2200      	movs	r2, #0
 8005100:	f000 f818 	bl	8005134 <UART_WaitOnFlagUntilTimeout>
 8005104:	1e03      	subs	r3, r0, #0
 8005106:	d001      	beq.n	800510c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e00d      	b.n	8005128 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2220      	movs	r2, #32
 8005110:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2220      	movs	r2, #32
 8005116:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2274      	movs	r2, #116	; 0x74
 8005122:	2100      	movs	r1, #0
 8005124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	0018      	movs	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	b004      	add	sp, #16
 800512e:	bd80      	pop	{r7, pc}
 8005130:	01ffffff 	.word	0x01ffffff

08005134 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b094      	sub	sp, #80	; 0x50
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	603b      	str	r3, [r7, #0]
 8005140:	1dfb      	adds	r3, r7, #7
 8005142:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005144:	e0a3      	b.n	800528e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005146:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005148:	3301      	adds	r3, #1
 800514a:	d100      	bne.n	800514e <UART_WaitOnFlagUntilTimeout+0x1a>
 800514c:	e09f      	b.n	800528e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800514e:	f7fd f9d7 	bl	8002500 <HAL_GetTick>
 8005152:	0002      	movs	r2, r0
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800515a:	429a      	cmp	r2, r3
 800515c:	d302      	bcc.n	8005164 <UART_WaitOnFlagUntilTimeout+0x30>
 800515e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005160:	2b00      	cmp	r3, #0
 8005162:	d13d      	bne.n	80051e0 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005164:	f3ef 8310 	mrs	r3, PRIMASK
 8005168:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800516a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800516c:	647b      	str	r3, [r7, #68]	; 0x44
 800516e:	2301      	movs	r3, #1
 8005170:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005174:	f383 8810 	msr	PRIMASK, r3
}
 8005178:	46c0      	nop			; (mov r8, r8)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	494c      	ldr	r1, [pc, #304]	; (80052b8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005186:	400a      	ands	r2, r1
 8005188:	601a      	str	r2, [r3, #0]
 800518a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800518c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800518e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005190:	f383 8810 	msr	PRIMASK, r3
}
 8005194:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005196:	f3ef 8310 	mrs	r3, PRIMASK
 800519a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800519c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800519e:	643b      	str	r3, [r7, #64]	; 0x40
 80051a0:	2301      	movs	r3, #1
 80051a2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a6:	f383 8810 	msr	PRIMASK, r3
}
 80051aa:	46c0      	nop			; (mov r8, r8)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2101      	movs	r1, #1
 80051b8:	438a      	bics	r2, r1
 80051ba:	609a      	str	r2, [r3, #8]
 80051bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051be:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051c2:	f383 8810 	msr	PRIMASK, r3
}
 80051c6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2220      	movs	r2, #32
 80051d2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2274      	movs	r2, #116	; 0x74
 80051d8:	2100      	movs	r1, #0
 80051da:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e067      	b.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2204      	movs	r2, #4
 80051e8:	4013      	ands	r3, r2
 80051ea:	d050      	beq.n	800528e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	69da      	ldr	r2, [r3, #28]
 80051f2:	2380      	movs	r3, #128	; 0x80
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	401a      	ands	r2, r3
 80051f8:	2380      	movs	r3, #128	; 0x80
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d146      	bne.n	800528e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2280      	movs	r2, #128	; 0x80
 8005206:	0112      	lsls	r2, r2, #4
 8005208:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800520a:	f3ef 8310 	mrs	r3, PRIMASK
 800520e:	613b      	str	r3, [r7, #16]
  return(result);
 8005210:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005212:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005214:	2301      	movs	r3, #1
 8005216:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f383 8810 	msr	PRIMASK, r3
}
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4923      	ldr	r1, [pc, #140]	; (80052b8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800522c:	400a      	ands	r2, r1
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005232:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	f383 8810 	msr	PRIMASK, r3
}
 800523a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800523c:	f3ef 8310 	mrs	r3, PRIMASK
 8005240:	61fb      	str	r3, [r7, #28]
  return(result);
 8005242:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005244:	64bb      	str	r3, [r7, #72]	; 0x48
 8005246:	2301      	movs	r3, #1
 8005248:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	f383 8810 	msr	PRIMASK, r3
}
 8005250:	46c0      	nop			; (mov r8, r8)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689a      	ldr	r2, [r3, #8]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2101      	movs	r1, #1
 800525e:	438a      	bics	r2, r1
 8005260:	609a      	str	r2, [r3, #8]
 8005262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005264:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005268:	f383 8810 	msr	PRIMASK, r3
}
 800526c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2220      	movs	r2, #32
 8005272:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2280      	movs	r2, #128	; 0x80
 800527e:	2120      	movs	r1, #32
 8005280:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2274      	movs	r2, #116	; 0x74
 8005286:	2100      	movs	r1, #0
 8005288:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e010      	b.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	4013      	ands	r3, r2
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	425a      	negs	r2, r3
 800529e:	4153      	adcs	r3, r2
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	001a      	movs	r2, r3
 80052a4:	1dfb      	adds	r3, r7, #7
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d100      	bne.n	80052ae <UART_WaitOnFlagUntilTimeout+0x17a>
 80052ac:	e74b      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b014      	add	sp, #80	; 0x50
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	fffffe5f 	.word	0xfffffe5f

080052bc <__libc_init_array>:
 80052bc:	b570      	push	{r4, r5, r6, lr}
 80052be:	2600      	movs	r6, #0
 80052c0:	4d0c      	ldr	r5, [pc, #48]	; (80052f4 <__libc_init_array+0x38>)
 80052c2:	4c0d      	ldr	r4, [pc, #52]	; (80052f8 <__libc_init_array+0x3c>)
 80052c4:	1b64      	subs	r4, r4, r5
 80052c6:	10a4      	asrs	r4, r4, #2
 80052c8:	42a6      	cmp	r6, r4
 80052ca:	d109      	bne.n	80052e0 <__libc_init_array+0x24>
 80052cc:	2600      	movs	r6, #0
 80052ce:	f000 f821 	bl	8005314 <_init>
 80052d2:	4d0a      	ldr	r5, [pc, #40]	; (80052fc <__libc_init_array+0x40>)
 80052d4:	4c0a      	ldr	r4, [pc, #40]	; (8005300 <__libc_init_array+0x44>)
 80052d6:	1b64      	subs	r4, r4, r5
 80052d8:	10a4      	asrs	r4, r4, #2
 80052da:	42a6      	cmp	r6, r4
 80052dc:	d105      	bne.n	80052ea <__libc_init_array+0x2e>
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	00b3      	lsls	r3, r6, #2
 80052e2:	58eb      	ldr	r3, [r5, r3]
 80052e4:	4798      	blx	r3
 80052e6:	3601      	adds	r6, #1
 80052e8:	e7ee      	b.n	80052c8 <__libc_init_array+0xc>
 80052ea:	00b3      	lsls	r3, r6, #2
 80052ec:	58eb      	ldr	r3, [r5, r3]
 80052ee:	4798      	blx	r3
 80052f0:	3601      	adds	r6, #1
 80052f2:	e7f2      	b.n	80052da <__libc_init_array+0x1e>
 80052f4:	080053e0 	.word	0x080053e0
 80052f8:	080053e0 	.word	0x080053e0
 80052fc:	080053e0 	.word	0x080053e0
 8005300:	080053e4 	.word	0x080053e4

08005304 <memset>:
 8005304:	0003      	movs	r3, r0
 8005306:	1882      	adds	r2, r0, r2
 8005308:	4293      	cmp	r3, r2
 800530a:	d100      	bne.n	800530e <memset+0xa>
 800530c:	4770      	bx	lr
 800530e:	7019      	strb	r1, [r3, #0]
 8005310:	3301      	adds	r3, #1
 8005312:	e7f9      	b.n	8005308 <memset+0x4>

08005314 <_init>:
 8005314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005316:	46c0      	nop			; (mov r8, r8)
 8005318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800531a:	bc08      	pop	{r3}
 800531c:	469e      	mov	lr, r3
 800531e:	4770      	bx	lr

08005320 <_fini>:
 8005320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005322:	46c0      	nop			; (mov r8, r8)
 8005324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005326:	bc08      	pop	{r3}
 8005328:	469e      	mov	lr, r3
 800532a:	4770      	bx	lr
