# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSC340Lab3.srcs/sources_1/new/myAnd.v" \
"../../../../CSC340Lab3.srcs/sources_1/new/myInverter.v" \
"../../../../CSC340Lab3.srcs/sources_1/new/myOr.v" \
"../../../../CSC340Lab3.srcs/sources_1/new/replicator.v" \
"../../../../CSC340Lab3.srcs/sources_1/new/myReplicatorTEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
