

================================================================
== Vitis HLS Report for 'Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
================================================================
* Date:           Sat Nov  9 05:57:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ImageProcessing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.095 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2106|     2106|  21.060 us|  21.060 us|  2106|  2106|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_2_VITIS_LOOP_87_3  |     2104|     2104|        38|          3|          1|   690|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1296|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    308|    -|
|Register         |        -|   -|   1133|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1133|   1806|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_8ns_12_1_1_U9  |mul_5ns_8ns_12_1_1  |        0|   0|  0|  42|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  42|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln515_fu_360_p2      |         +|   0|  0|   19|          12|          11|
    |add_ln85_1_fu_177_p2     |         +|   0|  0|   17|          10|           1|
    |add_ln85_fu_186_p2       |         +|   0|  0|   13|           5|           1|
    |add_ln87_fu_307_p2       |         +|   0|  0|   13|           5|           1|
    |add_ln90_1_fu_289_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln90_2_fu_266_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln90_3_fu_279_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln90_4_fu_298_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln90_fu_252_p2       |         +|   0|  0|   15|           8|           1|
    |result_V_3_fu_442_p2     |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_374_p2     |         -|   0|  0|   18|          10|          11|
    |sub_ln90_fu_246_p2       |         -|   0|  0|   15|           8|           8|
    |icmp_ln200_fu_463_p2     |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln85_fu_171_p2      |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln87_fu_200_p2      |      icmp|   0|  0|    9|           5|           3|
    |r_V_fu_400_p2            |      lshr|   0|  0|  460|         137|         137|
    |gray_fu_469_p3           |    select|   0|  0|   32|           1|           8|
    |result_V_fu_447_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln85_1_fu_214_p3  |    select|   0|  0|    5|           1|           5|
    |select_ln85_fu_206_p3    |    select|   0|  0|    5|           1|           1|
    |ush_fu_384_p3            |    select|   0|  0|   12|           1|          12|
    |val_fu_434_p3            |    select|   0|  0|   32|           1|          32|
    |r_V_2_fu_406_p2          |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1296|         423|         484|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  17|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |grp_fu_139_p0                         |  13|          3|   64|        192|
    |grp_fu_139_p1                         |  13|          3|   64|        192|
    |grp_fu_143_p0                         |  17|          4|   64|        256|
    |grp_fu_143_p1                         |  17|          4|   64|        256|
    |grp_fu_150_p0                         |  17|          4|   32|        128|
    |i_fu_98                               |   9|          2|    5|         10|
    |image_r_address0                      |  17|          4|   12|         48|
    |image_r_address1                      |  17|          4|   12|         48|
    |indvar_flatten_fu_102                 |   9|          2|   10|         20|
    |j_fu_94                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 308|         70|  363|       1224|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln85_reg_507                   |   5|   0|    5|          0|
    |add_ln90_4_reg_547                 |  12|   0|   12|          0|
    |add_ln90_reg_530                   |   8|   0|    8|          0|
    |add_reg_603                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv1_reg_578                      |  64|   0|   64|          0|
    |conv2_reg_583                      |  64|   0|   64|          0|
    |conv_reg_573                       |  64|   0|   64|          0|
    |dc_reg_608                         |  64|   0|   64|          0|
    |gray_reg_624                       |  32|   0|   32|          0|
    |i_fu_98                            |   5|   0|    5|          0|
    |i_load_reg_502                     |   5|   0|    5|          0|
    |icmp_ln85_reg_498                  |   1|   0|    1|          0|
    |image_addr_1_reg_541               |  12|   0|   12|          0|
    |image_addr_2_reg_562               |  12|   0|   12|          0|
    |image_addr_reg_535                 |  12|   0|   12|          0|
    |image_load_1_reg_557               |  32|   0|   32|          0|
    |image_load_2_reg_568               |  32|   0|   32|          0|
    |image_load_reg_552                 |  32|   0|   32|          0|
    |indvar_flatten_fu_102              |  10|   0|   10|          0|
    |j_fu_94                            |   5|   0|    5|          0|
    |mul1_reg_588                       |  64|   0|   64|          0|
    |mul2_reg_593                       |  64|   0|   64|          0|
    |mul3_reg_598                       |  64|   0|   64|          0|
    |mul_ln90_reg_517                   |  12|   0|   12|          0|
    |p_Result_s_reg_613                 |   1|   0|    1|          0|
    |select_ln85_reg_512                |   5|   0|    5|          0|
    |sub_ln90_reg_524                   |   8|   0|    8|          0|
    |val_reg_618                        |  32|   0|   32|          0|
    |icmp_ln85_reg_498                  |  64|  32|    1|          0|
    |image_addr_1_reg_541               |  64|  32|   12|          0|
    |image_addr_2_reg_562               |  64|  32|   12|          0|
    |image_addr_reg_535                 |  64|  32|   12|          0|
    |mul3_reg_598                       |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1133| 160|  914|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_555_p_din0    |  out|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_555_p_din1    |  out|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_555_p_opcode  |  out|    2|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_555_p_dout0   |   in|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_555_p_ce      |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_559_p_din0    |  out|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_559_p_din1    |  out|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_559_p_dout0   |   in|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_559_p_ce      |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_563_p_din0    |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_563_p_dout0   |   in|   64|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|grp_fu_563_p_ce      |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3|  return value|
|image_r_address0     |  out|   12|   ap_memory|                                               image_r|         array|
|image_r_ce0          |  out|    1|   ap_memory|                                               image_r|         array|
|image_r_we0          |  out|    1|   ap_memory|                                               image_r|         array|
|image_r_d0           |  out|   32|   ap_memory|                                               image_r|         array|
|image_r_q0           |   in|   32|   ap_memory|                                               image_r|         array|
|image_r_address1     |  out|   12|   ap_memory|                                               image_r|         array|
|image_r_ce1          |  out|    1|   ap_memory|                                               image_r|         array|
|image_r_we1          |  out|    1|   ap_memory|                                               image_r|         array|
|image_r_d1           |  out|   32|   ap_memory|                                               image_r|         array|
|image_r_q1           |   in|   32|   ap_memory|                                               image_r|         array|
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+

