

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Mon Mar 31 13:44:32 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275  |Conv2D_HW_Pipeline_VITIS_LOOP_45_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290  |Conv2D_HW_Pipeline_VITIS_LOOP_65_9  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_56_5    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_58_6  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 9 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 29 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul124 = alloca i32 1"   --->   Operation 34 'alloca' 'phi_mul124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 35 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 36 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 37 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 38 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 39 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 40 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 41 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 42 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 43 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 44 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 45 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 46 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 47 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%coeff_cache = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 49 'alloca' 'coeff_cache' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 50 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln38 = store i64 0, i64 %phi_mul" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 0, i62 %phi_mul124" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 52 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 53 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 54 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 55 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 56 [1/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 56 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 57 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i64 %mul_ln17" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 58 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [5/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 59 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 60 [4/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 60 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 61 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 62 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 63 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.47ns)   --->   "%cmp_i5161174 = icmp_ne  i32 %convHeight_read, i32 0"   --->   Operation 64 'icmp' 'cmp_i5161174' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i62 %convHeight_cast, i62 %convWidth_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 65 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i62 %numChannels_cast, i62 %convHeight_cast" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 66 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [3/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 67 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i62 %convHeight_cast, i62 %convWidth_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 68 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i62 %numChannels_cast, i62 %convHeight_cast" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 69 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [2/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 70 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 71 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_8, void @empty_21, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%inputHeight_cast = zext i32 %inputHeight_read"   --->   Operation 104 'zext' 'inputHeight_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.55ns)   --->   "%sub_i_i341 = add i33 %inputHeight_cast, i33 8589934590"   --->   Operation 105 'add' 'sub_i_i341' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 106 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.55ns)   --->   "%sub_i_i311 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 107 'add' 'sub_i_i311' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (2.47ns)   --->   "%cmp_i5111172 = icmp_ne  i32 %convWidth_read, i32 0"   --->   Operation 108 'icmp' 'cmp_i5111172' <Predicate = (cmp_i5161174)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (2.48ns)   --->   "%cmp_i2881189 = icmp_sgt  i33 %sub_i_i311, i33 0"   --->   Operation 109 'icmp' 'cmp_i2881189' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i33 %sub_i_i341" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 110 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%trunc_ln44 = trunc i62 %mul_ln38" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 111 'trunc' 'trunc_ln44' <Predicate = (cmp_i5161174)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln44 = select i1 %cmp_i5111172, i32 %trunc_ln44, i32 0" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 112 'select' 'select_ln44' <Predicate = (cmp_i5161174)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty = select i1 %cmp_i5161174, i32 %select_ln44, i32 0" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 113 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0"   --->   Operation 114 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_cast = zext i34 %tmp_1"   --->   Operation 115 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (2.63ns)   --->   "%tmp2 = add i35 %p_cast, i35 34359738360"   --->   Operation 116 'add' 'tmp2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i35 %tmp2" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 117 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %inputWidth_read, i32 4294967294" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 118 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.69ns)   --->   "%empty_47 = select i1 %cmp_i2881189, i32 %add_ln58, i32 0" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 119 'select' 'empty_47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 120 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (2.47ns)   --->   "%icmp_ln1027_1 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 121 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 122 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%phi_mul124_load = load i62 %phi_mul124" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 123 'load' 'phi_mul124_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%phi_mul_load = load i64 %phi_mul"   --->   Operation 124 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%iFilter_V_1 = load i32 %iFilter_V"   --->   Operation 125 'load' 'iFilter_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (3.46ns)   --->   "%add_ln1027 = add i62 %phi_mul124_load, i62 %convWidth_cast"   --->   Operation 126 'add' 'add_ln1027' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (3.52ns)   --->   "%add_ln1027_4 = add i64 %phi_mul_load, i64 %sext_ln44"   --->   Operation 127 'add' 'add_ln1027_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %iFilter_V_1, i32 %numFilters_read"   --->   Operation 128 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_1, i32 1"   --->   Operation 129 'add' 'add_ln840' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1027, void %VITIS_LOOP_43_2.split, void %for.end112.loopexit" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 130 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [5/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 131 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln1027)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %iFilter_V_1, i2 0"   --->   Operation 132 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast14 = zext i34 %tmp_2"   --->   Operation 133 'zext' 'p_cast14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.52ns)   --->   "%empty_48 = add i64 %p_cast14, i64 %biases_read"   --->   Operation 134 'add' 'empty_48' <Predicate = (!icmp_ln1027)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_48, i32 2, i32 63"   --->   Operation 135 'partselect' 'p_cast8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i62 %p_cast8"   --->   Operation 136 'sext' 'p_cast8_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast8_cast"   --->   Operation 137 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [HLS_Optimized/conv2d.cpp:85]   --->   Operation 138 'ret' 'ret_ln85' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.85>
ST_10 : Operation 139 [4/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 139 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.85>
ST_11 : Operation 140 [3/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 140 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.85>
ST_12 : Operation 141 [2/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 141 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.85>
ST_13 : Operation 142 [1/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 142 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %convWidth_read, i96 %mul_ln17_1, i32 %empty, i64 %mul_ln17, i62 %mul_ln38, i62 %mul_ln39_1, i64 %coeffs_read, i1 %icmp_ln1027_1, i32 %coeff_cache" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 143 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 144 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %convWidth_read, i96 %mul_ln17_1, i32 %empty, i64 %mul_ln17, i62 %mul_ln38, i62 %mul_ln39_1, i64 %coeffs_read, i1 %icmp_ln1027_1, i32 %coeff_cache" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 145 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 146 [1/1] (1.58ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_6" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 146 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 4.06>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%y_V = phi i32 0, void %VITIS_LOOP_43_2.split, i32 %y_V_1, void %for.inc107.loopexit"   --->   Operation 147 'phi' 'y_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %y_V"   --->   Operation 148 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_sgt  i33 %sub_i_i341, i33 %zext_ln1027"   --->   Operation 149 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (2.55ns)   --->   "%y_V_1 = add i32 %y_V, i32 1"   --->   Operation 150 'add' 'y_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1027_2, void %for.inc110.loopexit, void %VITIS_LOOP_58_6.split" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 151 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%y_V_cast16 = zext i32 %y_V"   --->   Operation 152 'zext' 'y_V_cast16' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (3.52ns)   --->   "%tmp = add i64 %phi_mul_load, i64 %y_V_cast16"   --->   Operation 153 'add' 'tmp' <Predicate = (icmp_ln1027_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln840, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 154 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln38 = store i64 %add_ln1027_4, i64 %phi_mul" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 155 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 %add_ln1027, i62 %phi_mul124" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 156 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 157 'br' 'br_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 158 [5/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 158 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 160 [4/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 160 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 162 [3/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 162 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 164 [2/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 164 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 166 [1/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 166 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 168 [1/1] (3.52ns)   --->   "%empty_50 = add i64 %empty_49, i64 %output_r_read"   --->   Operation 168 'add' 'empty_50' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_50, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 170 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln1" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 171 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln58" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 172 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 173 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 173 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 174 [1/1] (7.30ns)   --->   "%empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %empty_47" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 174 'writereq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 175 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 176 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln58 = br void %VITIS_LOOP_61_7" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 177 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 2.55>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%x_V = phi i32 0, void %VITIS_LOOP_58_6.split, i32 %x_V_1, void %VITIS_LOOP_61_7.split"   --->   Operation 178 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %x_V"   --->   Operation 179 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (2.48ns)   --->   "%icmp_ln1027_4 = icmp_sgt  i33 %sub_i_i311, i33 %zext_ln1027_1"   --->   Operation 180 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (2.55ns)   --->   "%x_V_1 = add i32 %x_V, i32 1"   --->   Operation 181 'add' 'x_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln1027_4, void %for.inc107.loopexit, void %VITIS_LOOP_61_7.split" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 182 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln840 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_65_9, i32 %gmem, i32 %inputHeight_read, i32 %y_V, i96 %mul_ln17_1, i32 %convWidth_read, i64 %mul_ln17, i32 %y_V, i1 %icmp_ln1027_1, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %coeff_cache, i32 %acc_2_loc"   --->   Operation 183 'call' 'call_ln840' <Predicate = (icmp_ln1027_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln840 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_65_9, i32 %gmem, i32 %inputHeight_read, i32 %y_V, i96 %mul_ln17_1, i32 %convWidth_read, i64 %mul_ln17, i32 %y_V, i1 %icmp_ln1027_1, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %coeff_cache, i32 %acc_2_loc"   --->   Operation 184 'call' 'call_ln840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.53>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 185 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS_Optimized/conv2d.cpp:75]   --->   Operation 186 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 187 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln77 = and i1 %tmp_3, i1 %apply_relu_read" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 188 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln77, i32 0, i32 %acc" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 189 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 190 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (7.30ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %acc_2, i4 15" [HLS_Optimized/conv2d.cpp:81]   --->   Operation 191 'write' 'write_ln81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_61_7" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 192 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 193 [5/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 193 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 194 [4/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 194 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 7.30>
ST_31 : Operation 195 [3/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 195 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 28> <Delay = 7.30>
ST_32 : Operation 196 [2/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 196 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 29> <Delay = 7.30>
ST_33 : Operation 197 [1/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 197 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_6" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 198 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numChannels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numFilters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apply_relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul124         (alloca        ) [ 0111111111111111111111111111111111]
phi_mul            (alloca        ) [ 0111111111111111111111111111111111]
iFilter_V          (alloca        ) [ 0111111111111111111111111111111111]
apply_relu_read    (read          ) [ 0011111111111111111111111111111111]
convHeight_read    (read          ) [ 0011111000000000000000000000000000]
convWidth_read     (read          ) [ 0011111111111111111111111111111111]
inputHeight_read   (read          ) [ 0011111111111111111111111111111111]
inputWidth_read    (read          ) [ 0011111111111111111111111111111111]
numFilters_read    (read          ) [ 0011111111111111111111111111111111]
numChannels_read   (read          ) [ 0011111000000000000000000000000000]
biases_read        (read          ) [ 0011111111111111111111111111111111]
coeffs_read        (read          ) [ 0011111111111111111111111111111111]
output_r_read      (read          ) [ 0011111111111111111111111111111111]
input_r_read       (read          ) [ 0011111111111111111111111111111111]
acc_2_loc          (alloca        ) [ 0011111111111111111111111111111111]
coeff_cache        (alloca        ) [ 0011111111111111111111111111111111]
store_ln38         (store         ) [ 0000000000000000000000000000000000]
store_ln38         (store         ) [ 0000000000000000000000000000000000]
store_ln38         (store         ) [ 0000000000000000000000000000000000]
zext_ln17          (zext          ) [ 0001000000000000000000000000000000]
zext_ln17_1        (zext          ) [ 0001000000000000000000000000000000]
mul_ln17           (mul           ) [ 0000111111111111111111111111111111]
zext_ln17_2        (zext          ) [ 0000011110000000000000000000000000]
zext_ln17_3        (zext          ) [ 0000011110000000000000000000000000]
numChannels_cast   (zext          ) [ 0000000100000000000000000000000000]
convHeight_cast    (zext          ) [ 0000000100000000000000000000000000]
convWidth_cast     (zext          ) [ 0000000111111111111111111111111111]
cmp_i5161174       (icmp          ) [ 0000000110000000000000000000000000]
mul_ln38           (mul           ) [ 0000000011111111111111111111111111]
mul_ln39           (mul           ) [ 0000000011111111111111111111111111]
spectopmodule_ln17 (spectopmodule ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000]
inputHeight_cast   (zext          ) [ 0000000000000000000000000000000000]
sub_i_i341         (add           ) [ 0000000001111111111111111111111111]
inputWidth_cast    (zext          ) [ 0000000000000000000000000000000000]
sub_i_i311         (add           ) [ 0000000001111111111111111111111111]
cmp_i5111172       (icmp          ) [ 0000000000000000000000000000000000]
cmp_i2881189       (icmp          ) [ 0000000000000000000000000000000000]
sext_ln44          (sext          ) [ 0000000001111111111111111111111111]
trunc_ln44         (trunc         ) [ 0000000000000000000000000000000000]
select_ln44        (select        ) [ 0000000000000000000000000000000000]
empty              (select        ) [ 0000000001111111111111111111111111]
tmp_1              (bitconcatenate) [ 0000000000000000000000000000000000]
p_cast             (zext          ) [ 0000000000000000000000000000000000]
tmp2               (add           ) [ 0000000000000000000000000000000000]
sext_ln58_1        (sext          ) [ 0000000001111111111111111111111111]
add_ln58           (add           ) [ 0000000000000000000000000000000000]
empty_47           (select        ) [ 0000000001111111111111111111111111]
mul_ln17_1         (mul           ) [ 0000000001111111111111111111111111]
icmp_ln1027_1      (icmp          ) [ 0000000001111111111111111111111111]
br_ln38            (br            ) [ 0000000000000000000000000000000000]
phi_mul124_load    (load          ) [ 0000000000111100000000000000000000]
phi_mul_load       (load          ) [ 0000000000111111111111111111111111]
iFilter_V_1        (load          ) [ 0000000000000000000000000000000000]
add_ln1027         (add           ) [ 0000000000111111111111111111111111]
add_ln1027_4       (add           ) [ 0000000000111111111111111111111111]
icmp_ln1027        (icmp          ) [ 0000000001111111111111111111111111]
add_ln840          (add           ) [ 0000000000111111111111111111111111]
br_ln38            (br            ) [ 0000000000000000000000000000000000]
tmp_2              (bitconcatenate) [ 0000000000000000000000000000000000]
p_cast14           (zext          ) [ 0000000000000000000000000000000000]
empty_48           (add           ) [ 0000000000000000000000000000000000]
p_cast8            (partselect    ) [ 0000000000000000000000000000000000]
p_cast8_cast       (sext          ) [ 0000000000000000000000000000000000]
gmem_addr          (getelementptr ) [ 0000000000111111111111111111111111]
ret_ln85           (ret           ) [ 0000000000000000000000000000000000]
mul_ln39_1         (mul           ) [ 0000000000000011000000000000000000]
specloopname_ln38  (specloopname  ) [ 0000000000000000000000000000000000]
call_ln17          (call          ) [ 0000000000000000000000000000000000]
br_ln56            (br            ) [ 0000000001111111111111111111111111]
y_V                (phi           ) [ 0000000000000000111111111111100000]
zext_ln1027        (zext          ) [ 0000000000000000000000000000000000]
icmp_ln1027_2      (icmp          ) [ 0000000001111111111111111111111111]
y_V_1              (add           ) [ 0000000001111111111111111111111111]
br_ln56            (br            ) [ 0000000000000000000000000000000000]
y_V_cast16         (zext          ) [ 0000000000000000000000000000000000]
tmp                (add           ) [ 0000000000000000011111000000000000]
store_ln38         (store         ) [ 0000000000000000000000000000000000]
store_ln38         (store         ) [ 0000000000000000000000000000000000]
store_ln38         (store         ) [ 0000000000000000000000000000000000]
br_ln38            (br            ) [ 0000000000000000000000000000000000]
empty_49           (mul           ) [ 0000000000000000000000100000000000]
empty_50           (add           ) [ 0000000000000000000000000000000000]
trunc_ln1          (partselect    ) [ 0000000000000000000000000000000000]
sext_ln58          (sext          ) [ 0000000000000000000000000000000000]
gmem_addr_1        (getelementptr ) [ 0000000000000000000000011111111111]
gmem_load_req      (readreq       ) [ 0000000000000000000000000000000000]
empty_51           (writereq      ) [ 0000000000000000000000000000000000]
specloopname_ln56  (specloopname  ) [ 0000000000000000000000000000000000]
gmem_addr_read     (read          ) [ 0000000000000000000000000111100000]
br_ln58            (br            ) [ 0000000001111111111111111111111111]
x_V                (phi           ) [ 0000000000000000000000000110000000]
zext_ln1027_1      (zext          ) [ 0000000000000000000000000000000000]
icmp_ln1027_4      (icmp          ) [ 0000000001111111111111111111111111]
x_V_1              (add           ) [ 0000000001111111111111111111111111]
br_ln58            (br            ) [ 0000000000000000000000000000000000]
call_ln840         (call          ) [ 0000000000000000000000000000000000]
acc_2_loc_load     (load          ) [ 0000000000000000000000000000000000]
acc                (add           ) [ 0000000000000000000000000000000000]
tmp_3              (bitselect     ) [ 0000000000000000000000000000000000]
and_ln77           (and           ) [ 0000000000000000000000000000000000]
acc_2              (select        ) [ 0000000000000000000000000000100000]
specloopname_ln58  (specloopname  ) [ 0000000000000000000000000000000000]
write_ln81         (write         ) [ 0000000000000000000000000000000000]
br_ln58            (br            ) [ 0000000001111111111111111111111111]
empty_52           (writeresp     ) [ 0000000000000000000000000000000000]
br_ln56            (br            ) [ 0000000001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numChannels">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numChannels"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="numFilters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numFilters"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputHeight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="convWidth">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="convHeight">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convHeight"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="apply_relu">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_relu"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_45_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_65_9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="phi_mul124_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul124/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="phi_mul_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="iFilter_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iFilter_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="acc_2_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="coeff_cache_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coeff_cache/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="apply_relu_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apply_relu_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="convHeight_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convHeight_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="convWidth_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputHeight_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="inputWidth_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="numFilters_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numFilters_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="numChannels_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numChannels_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="biases_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="coeffs_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_r_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_r_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="8"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/17 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_writeresp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="32" slack="15"/>
<pin id="235" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_51/23 empty_52/29 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_addr_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="15"/>
<pin id="240" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/24 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln81_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="6"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/28 "/>
</bind>
</comp>

<comp id="251" class="1005" name="y_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_V (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="y_V_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_V/16 "/>
</bind>
</comp>

<comp id="263" class="1005" name="x_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="x_V_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_V/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="13"/>
<pin id="279" dir="0" index="3" bw="96" slack="6"/>
<pin id="280" dir="0" index="4" bw="32" slack="6"/>
<pin id="281" dir="0" index="5" bw="64" slack="11"/>
<pin id="282" dir="0" index="6" bw="62" slack="7"/>
<pin id="283" dir="0" index="7" bw="62" slack="1"/>
<pin id="284" dir="0" index="8" bw="64" slack="13"/>
<pin id="285" dir="0" index="9" bw="1" slack="6"/>
<pin id="286" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="287" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="24"/>
<pin id="294" dir="0" index="3" bw="32" slack="9"/>
<pin id="295" dir="0" index="4" bw="96" slack="17"/>
<pin id="296" dir="0" index="5" bw="32" slack="24"/>
<pin id="297" dir="0" index="6" bw="64" slack="22"/>
<pin id="298" dir="0" index="7" bw="32" slack="9"/>
<pin id="299" dir="0" index="8" bw="1" slack="17"/>
<pin id="300" dir="0" index="9" bw="32" slack="24"/>
<pin id="301" dir="0" index="10" bw="32" slack="0"/>
<pin id="302" dir="0" index="11" bw="64" slack="24"/>
<pin id="303" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="13" bw="32" slack="24"/>
<pin id="305" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln840/25 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln38_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln38_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln38_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="62" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln17_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln17_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln17_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="3"/>
<pin id="340" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln17_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="96" slack="6"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="numChannels_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="5"/>
<pin id="352" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numChannels_cast/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="convHeight_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="5"/>
<pin id="355" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convHeight_cast/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="convWidth_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="5"/>
<pin id="358" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convWidth_cast/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="cmp_i5161174_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="5"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i5161174/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="inputHeight_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="7"/>
<pin id="378" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputHeight_cast/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sub_i_i341_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i341/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="inputWidth_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="7"/>
<pin id="387" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputWidth_cast/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_i_i311_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i311/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="cmp_i5111172_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="7"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i5111172/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="cmp_i2881189_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="33" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i2881189/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln44_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="33" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln44_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="62" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln44_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="empty_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="34" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="7"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="34" slack="0"/>
<pin id="436" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="34" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln58_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="35" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln58_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="7"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_47_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_47/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln1027_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="7"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="phi_mul124_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="62" slack="8"/>
<pin id="468" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul124_load/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="phi_mul_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="8"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="iFilter_V_1_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="8"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iFilter_V_1/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln1027_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="62" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="3"/>
<pin id="478" dir="1" index="2" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln1027_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="33" slack="1"/>
<pin id="483" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_4/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln1027_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="8"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln840_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="62" slack="2"/>
<pin id="498" dir="0" index="1" bw="62" slack="0"/>
<pin id="499" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="34" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_cast14_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="34" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast14/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="empty_48_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="34" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="8"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_48/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_cast8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="62" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="3" slack="0"/>
<pin id="522" dir="0" index="3" bw="7" slack="0"/>
<pin id="523" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast8/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_cast8_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="62" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast8_cast/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="gmem_addr_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="62" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln1027_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/16 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln1027_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="33" slack="8"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/16 "/>
</bind>
</comp>

<comp id="547" class="1004" name="y_V_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_1/16 "/>
</bind>
</comp>

<comp id="553" class="1004" name="y_V_cast16_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V_cast16/16 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln38_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="7"/>
<pin id="564" dir="0" index="1" bw="32" slack="15"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/16 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln38_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="7"/>
<pin id="568" dir="0" index="1" bw="64" slack="15"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln38_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="62" slack="7"/>
<pin id="572" dir="0" index="1" bw="62" slack="15"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/16 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="0" index="1" bw="35" slack="9"/>
<pin id="577" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_49/17 "/>
</bind>
</comp>

<comp id="578" class="1004" name="empty_50_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="0" index="1" bw="64" slack="21"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_50/22 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="62" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="0" index="2" bw="3" slack="0"/>
<pin id="586" dir="0" index="3" bw="7" slack="0"/>
<pin id="587" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/22 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln58_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="62" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/22 "/>
</bind>
</comp>

<comp id="596" class="1004" name="gmem_addr_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="62" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/22 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1027_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/25 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln1027_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="33" slack="17"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_4/25 "/>
</bind>
</comp>

<comp id="611" class="1004" name="x_V_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_1/25 "/>
</bind>
</comp>

<comp id="617" class="1004" name="acc_2_loc_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="26"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_loc_load/27 "/>
</bind>
</comp>

<comp id="620" class="1004" name="acc_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="3"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/27 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/27 "/>
</bind>
</comp>

<comp id="633" class="1004" name="and_ln77_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="26"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/27 "/>
</bind>
</comp>

<comp id="638" class="1004" name="acc_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="32" slack="0"/>
<pin id="642" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_2/27 "/>
</bind>
</comp>

<comp id="646" class="1005" name="phi_mul124_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="62" slack="0"/>
<pin id="648" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul124 "/>
</bind>
</comp>

<comp id="653" class="1005" name="phi_mul_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="660" class="1005" name="iFilter_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iFilter_V "/>
</bind>
</comp>

<comp id="667" class="1005" name="apply_relu_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="26"/>
<pin id="669" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="apply_relu_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="convHeight_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="convWidth_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="inputHeight_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="7"/>
<pin id="691" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="inputHeight_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="inputWidth_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="7"/>
<pin id="697" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="inputWidth_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="numFilters_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="8"/>
<pin id="705" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="numFilters_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="numChannels_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="3"/>
<pin id="710" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="numChannels_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="biases_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="8"/>
<pin id="716" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="biases_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="coeffs_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="13"/>
<pin id="721" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="output_r_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="21"/>
<pin id="726" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="input_r_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="24"/>
<pin id="731" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="acc_2_loc_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="24"/>
<pin id="736" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="acc_2_loc "/>
</bind>
</comp>

<comp id="740" class="1005" name="zext_ln17_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="745" class="1005" name="zext_ln17_1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="mul_ln17_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17 "/>
</bind>
</comp>

<comp id="757" class="1005" name="zext_ln17_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="96" slack="1"/>
<pin id="759" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="zext_ln17_3_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="96" slack="1"/>
<pin id="764" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_3 "/>
</bind>
</comp>

<comp id="767" class="1005" name="numChannels_cast_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="62" slack="1"/>
<pin id="769" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="numChannels_cast "/>
</bind>
</comp>

<comp id="772" class="1005" name="convHeight_cast_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="62" slack="1"/>
<pin id="774" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_cast "/>
</bind>
</comp>

<comp id="778" class="1005" name="convWidth_cast_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="62" slack="1"/>
<pin id="780" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_cast "/>
</bind>
</comp>

<comp id="784" class="1005" name="cmp_i5161174_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="2"/>
<pin id="786" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i5161174 "/>
</bind>
</comp>

<comp id="789" class="1005" name="mul_ln38_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="62" slack="1"/>
<pin id="791" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="795" class="1005" name="mul_ln39_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="62" slack="2"/>
<pin id="797" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="800" class="1005" name="sub_i_i341_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="33" slack="8"/>
<pin id="802" dir="1" index="1" bw="33" slack="8"/>
</pin_list>
<bind>
<opset="sub_i_i341 "/>
</bind>
</comp>

<comp id="805" class="1005" name="sub_i_i311_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="33" slack="17"/>
<pin id="807" dir="1" index="1" bw="33" slack="17"/>
</pin_list>
<bind>
<opset="sub_i_i311 "/>
</bind>
</comp>

<comp id="810" class="1005" name="sext_ln44_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="1"/>
<pin id="812" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44 "/>
</bind>
</comp>

<comp id="815" class="1005" name="empty_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="6"/>
<pin id="817" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="820" class="1005" name="sext_ln58_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="9"/>
<pin id="822" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln58_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="empty_47_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="15"/>
<pin id="827" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="empty_47 "/>
</bind>
</comp>

<comp id="830" class="1005" name="mul_ln17_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="96" slack="6"/>
<pin id="832" dir="1" index="1" bw="96" slack="6"/>
</pin_list>
<bind>
<opset="mul_ln17_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln1027_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="6"/>
<pin id="838" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln1027_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="62" slack="7"/>
<pin id="850" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="add_ln1027 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln1027_4_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="7"/>
<pin id="855" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="add_ln1027_4 "/>
</bind>
</comp>

<comp id="861" class="1005" name="add_ln840_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="7"/>
<pin id="863" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="add_ln840 "/>
</bind>
</comp>

<comp id="866" class="1005" name="gmem_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="8"/>
<pin id="868" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="mul_ln39_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="62" slack="1"/>
<pin id="874" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="y_V_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="1"/>
<pin id="887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="890" class="1005" name="empty_49_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="1"/>
<pin id="892" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="895" class="1005" name="gmem_addr_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="gmem_addr_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="3"/>
<pin id="903" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="909" class="1005" name="x_V_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_V_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="acc_2_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="116" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="118" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="122" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="132" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="134" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="250"><net_src comp="136" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="288"><net_src comp="110" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="306"><net_src comp="124" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="308"><net_src comp="251" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="309"><net_src comp="251" pin="1"/><net_sink comp="290" pin=7"/></net>

<net id="310"><net_src comp="267" pin="4"/><net_sink comp="290" pin=10"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="353" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="350" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="353" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="388" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="94" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="379" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="417"><net_src comp="394" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="412" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="96" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="98" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="100" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="102" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="399" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="469" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="472" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="472" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="24" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="466" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="472" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="104" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="513" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="106" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="108" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="531"><net_src comp="518" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="0" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="255" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="255" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="255" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="588"><net_src comp="104" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="106" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="108" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="582" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="0" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="267" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="267" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="24" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="126" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="620" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="128" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="34" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="620" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="138" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="656"><net_src comp="142" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="663"><net_src comp="146" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="670"><net_src comp="158" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="675"><net_src comp="164" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="682"><net_src comp="170" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="290" pin=5"/></net>

<net id="692"><net_src comp="176" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="698"><net_src comp="182" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="290" pin=9"/></net>

<net id="706"><net_src comp="188" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="711"><net_src comp="194" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="717"><net_src comp="200" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="722"><net_src comp="206" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="275" pin=8"/></net>

<net id="727"><net_src comp="212" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="732"><net_src comp="218" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="290" pin=11"/></net>

<net id="737"><net_src comp="150" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="290" pin=13"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="743"><net_src comp="326" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="748"><net_src comp="329" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="753"><net_src comp="332" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="275" pin=5"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="290" pin=6"/></net>

<net id="760"><net_src comp="338" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="765"><net_src comp="341" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="770"><net_src comp="350" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="775"><net_src comp="353" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="781"><net_src comp="356" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="787"><net_src comp="359" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="792"><net_src comp="364" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="275" pin=6"/></net>

<net id="798"><net_src comp="370" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="803"><net_src comp="379" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="808"><net_src comp="388" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="813"><net_src comp="405" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="818"><net_src comp="420" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="823"><net_src comp="444" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="828"><net_src comp="453" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="833"><net_src comp="344" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="839"><net_src comp="461" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="275" pin=9"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="290" pin=8"/></net>

<net id="851"><net_src comp="475" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="856"><net_src comp="480" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="864"><net_src comp="490" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="869"><net_src comp="532" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="875"><net_src comp="496" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="275" pin=7"/></net>

<net id="883"><net_src comp="547" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="888"><net_src comp="557" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="893"><net_src comp="574" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="898"><net_src comp="596" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="904"><net_src comp="237" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="912"><net_src comp="611" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="917"><net_src comp="638" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="242" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {23 28 29 30 31 32 33 }
 - Input state : 
	Port: Conv2D_HW : gmem | {14 15 17 18 19 20 21 22 23 24 25 26 }
	Port: Conv2D_HW : input_r | {1 }
	Port: Conv2D_HW : output_r | {1 }
	Port: Conv2D_HW : coeffs | {1 }
	Port: Conv2D_HW : biases | {1 }
	Port: Conv2D_HW : numChannels | {1 }
	Port: Conv2D_HW : numFilters | {1 }
	Port: Conv2D_HW : inputWidth | {1 }
	Port: Conv2D_HW : inputHeight | {1 }
	Port: Conv2D_HW : convWidth | {1 }
	Port: Conv2D_HW : convHeight | {1 }
	Port: Conv2D_HW : apply_relu | {1 }
  - Chain level:
	State 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
	State 2
		mul_ln17 : 1
	State 3
	State 4
		mul_ln17_1 : 1
	State 5
	State 6
		mul_ln38 : 1
		mul_ln39 : 1
	State 7
	State 8
		sub_i_i341 : 1
		sub_i_i311 : 1
		cmp_i2881189 : 2
		sext_ln44 : 2
		select_ln44 : 1
		empty : 2
		p_cast : 1
		tmp2 : 2
		sext_ln58_1 : 3
		empty_47 : 3
	State 9
		add_ln1027 : 1
		add_ln1027_4 : 1
		icmp_ln1027 : 1
		add_ln840 : 1
		br_ln38 : 2
		mul_ln39_1 : 1
		tmp_2 : 1
		p_cast14 : 2
		empty_48 : 3
		p_cast8 : 4
		p_cast8_cast : 5
		gmem_addr : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		zext_ln1027 : 1
		icmp_ln1027_2 : 2
		y_V_1 : 1
		br_ln56 : 3
		y_V_cast16 : 1
		tmp : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		trunc_ln1 : 1
		sext_ln58 : 2
		gmem_addr_1 : 3
	State 23
	State 24
	State 25
		zext_ln1027_1 : 1
		icmp_ln1027_4 : 2
		x_V_1 : 1
		br_ln58 : 3
		call_ln840 : 1
	State 26
	State 27
		acc : 1
		tmp_3 : 2
		and_ln77 : 3
		acc_2 : 3
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Conv2D_HW_Pipeline_VITIS_LOOP_45_4_fu_275 |    5    |  4.764  |   1469  |   1045  |
|          | grp_Conv2D_HW_Pipeline_VITIS_LOOP_65_9_fu_290 |    14   |  9.528  |   2705  |   1773  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_332                  |    3    |    0    |   165   |    50   |
|          |                   grp_fu_344                  |    6    |    0    |   441   |   256   |
|    mul   |                   grp_fu_364                  |    3    |    0    |   165   |    50   |
|          |                   grp_fu_370                  |    3    |    0    |   165   |    50   |
|          |                   grp_fu_496                  |    6    |    0    |   429   |   244   |
|          |                   grp_fu_574                  |    5    |    0    |   441   |   256   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               sub_i_i341_fu_379               |    0    |    0    |    0    |    39   |
|          |               sub_i_i311_fu_388               |    0    |    0    |    0    |    39   |
|          |                  tmp2_fu_438                  |    0    |    0    |    0    |    41   |
|          |                add_ln58_fu_448                |    0    |    0    |    0    |    39   |
|          |               add_ln1027_fu_475               |    0    |    0    |    0    |    69   |
|          |              add_ln1027_4_fu_480              |    0    |    0    |    0    |    71   |
|    add   |                add_ln840_fu_490               |    0    |    0    |    0    |    39   |
|          |                empty_48_fu_513                |    0    |    0    |    0    |    71   |
|          |                  y_V_1_fu_547                 |    0    |    0    |    0    |    39   |
|          |                   tmp_fu_557                  |    0    |    0    |    0    |    71   |
|          |                empty_50_fu_578                |    0    |    0    |    0    |    71   |
|          |                  x_V_1_fu_611                 |    0    |    0    |    0    |    39   |
|          |                   acc_fu_620                  |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               select_ln44_fu_412              |    0    |    0    |    0    |    32   |
|  select  |                  empty_fu_420                 |    0    |    0    |    0    |    32   |
|          |                empty_47_fu_453                |    0    |    0    |    0    |    32   |
|          |                  acc_2_fu_638                 |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |              cmp_i5161174_fu_359              |    0    |    0    |    0    |    18   |
|          |              cmp_i5111172_fu_394              |    0    |    0    |    0    |    18   |
|          |              cmp_i2881189_fu_399              |    0    |    0    |    0    |    18   |
|   icmp   |              icmp_ln1027_1_fu_461             |    0    |    0    |    0    |    18   |
|          |               icmp_ln1027_fu_485              |    0    |    0    |    0    |    18   |
|          |              icmp_ln1027_2_fu_542             |    0    |    0    |    0    |    18   |
|          |              icmp_ln1027_4_fu_606             |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln77_fu_633                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |          apply_relu_read_read_fu_158          |    0    |    0    |    0    |    0    |
|          |          convHeight_read_read_fu_164          |    0    |    0    |    0    |    0    |
|          |           convWidth_read_read_fu_170          |    0    |    0    |    0    |    0    |
|          |          inputHeight_read_read_fu_176         |    0    |    0    |    0    |    0    |
|          |          inputWidth_read_read_fu_182          |    0    |    0    |    0    |    0    |
|   read   |          numFilters_read_read_fu_188          |    0    |    0    |    0    |    0    |
|          |          numChannels_read_read_fu_194         |    0    |    0    |    0    |    0    |
|          |            biases_read_read_fu_200            |    0    |    0    |    0    |    0    |
|          |            coeffs_read_read_fu_206            |    0    |    0    |    0    |    0    |
|          |           output_r_read_read_fu_212           |    0    |    0    |    0    |    0    |
|          |            input_r_read_read_fu_218           |    0    |    0    |    0    |    0    |
|          |           gmem_addr_read_read_fu_237          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  readreq |               grp_readreq_fu_224              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
| writeresp|              grp_writeresp_fu_231             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln81_write_fu_242            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln17_fu_326               |    0    |    0    |    0    |    0    |
|          |               zext_ln17_1_fu_329              |    0    |    0    |    0    |    0    |
|          |               zext_ln17_2_fu_338              |    0    |    0    |    0    |    0    |
|          |               zext_ln17_3_fu_341              |    0    |    0    |    0    |    0    |
|          |            numChannels_cast_fu_350            |    0    |    0    |    0    |    0    |
|          |             convHeight_cast_fu_353            |    0    |    0    |    0    |    0    |
|   zext   |             convWidth_cast_fu_356             |    0    |    0    |    0    |    0    |
|          |            inputHeight_cast_fu_376            |    0    |    0    |    0    |    0    |
|          |             inputWidth_cast_fu_385            |    0    |    0    |    0    |    0    |
|          |                 p_cast_fu_434                 |    0    |    0    |    0    |    0    |
|          |                p_cast14_fu_509                |    0    |    0    |    0    |    0    |
|          |               zext_ln1027_fu_538              |    0    |    0    |    0    |    0    |
|          |               y_V_cast16_fu_553               |    0    |    0    |    0    |    0    |
|          |              zext_ln1027_1_fu_602             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                sext_ln44_fu_405               |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln58_1_fu_444              |    0    |    0    |    0    |    0    |
|          |              p_cast8_cast_fu_528              |    0    |    0    |    0    |    0    |
|          |                sext_ln58_fu_592               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln44_fu_409               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_1_fu_427                 |    0    |    0    |    0    |    0    |
|          |                  tmp_2_fu_501                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|partselect|                 p_cast8_fu_518                |    0    |    0    |    0    |    0    |
|          |                trunc_ln1_fu_582               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_3_fu_625                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    45   |  14.292 |   5980  |   4647  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|coeff_cache|    8   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    acc_2_loc_reg_734   |   32   |
|      acc_2_reg_914     |   32   |
|  add_ln1027_4_reg_853  |   64   |
|   add_ln1027_reg_848   |   62   |
|    add_ln840_reg_861   |   32   |
| apply_relu_read_reg_667|    1   |
|   biases_read_reg_714  |   64   |
|  cmp_i5161174_reg_784  |    1   |
|   coeffs_read_reg_719  |   64   |
| convHeight_cast_reg_772|   62   |
| convHeight_read_reg_672|   32   |
| convWidth_cast_reg_778 |   62   |
| convWidth_read_reg_679 |   32   |
|    empty_47_reg_825    |   32   |
|    empty_49_reg_890    |   64   |
|      empty_reg_815     |   32   |
|   gmem_addr_1_reg_895  |   32   |
| gmem_addr_read_reg_901 |   32   |
|    gmem_addr_reg_866   |   32   |
|    iFilter_V_reg_660   |   32   |
|  icmp_ln1027_1_reg_836 |    1   |
|inputHeight_read_reg_689|   32   |
| inputWidth_read_reg_695|   32   |
|  input_r_read_reg_729  |   64   |
|   mul_ln17_1_reg_830   |   96   |
|    mul_ln17_reg_750    |   64   |
|    mul_ln38_reg_789    |   62   |
|   mul_ln39_1_reg_872   |   62   |
|    mul_ln39_reg_795    |   62   |
|numChannels_cast_reg_767|   62   |
|numChannels_read_reg_708|   32   |
| numFilters_read_reg_703|   32   |
|  output_r_read_reg_724 |   64   |
|   phi_mul124_reg_646   |   62   |
|     phi_mul_reg_653    |   64   |
|    sext_ln44_reg_810   |   64   |
|   sext_ln58_1_reg_820  |   64   |
|   sub_i_i311_reg_805   |   33   |
|   sub_i_i341_reg_800   |   33   |
|       tmp_reg_885      |   64   |
|      x_V_1_reg_909     |   32   |
|       x_V_reg_263      |   32   |
|      y_V_1_reg_880     |   32   |
|       y_V_reg_251      |   32   |
|   zext_ln17_1_reg_745  |   64   |
|   zext_ln17_2_reg_757  |   96   |
|   zext_ln17_3_reg_762  |   96   |
|    zext_ln17_reg_740   |   64   |
+------------------------+--------+
|          Total         |  2293  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_231 |  p0  |   2  |   1  |    2   |
|      y_V_reg_251     |  p0  |   2  |  32  |   64   ||    9    |
|      x_V_reg_263     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_332      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_332      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_344      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_344      |  p1  |   2  |  64  |   128  ||    9    |
|      grp_fu_364      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_364      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_370      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_370      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   706  ||  17.468 ||    90   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   45   |   14   |  5980  |  4647  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |  2293  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   45   |   31   |  8273  |  4737  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
