TimeQuest Timing Analyzer report for Thesis_Project
Thu Dec 05 01:39:45 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'HCLK'
 13. Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 14. Slow 1200mV 85C Model Setup: 'UARTCLK'
 15. Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 16. Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 17. Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 18. Slow 1200mV 85C Model Setup: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 19. Slow 1200mV 85C Model Setup: 'stop_bit_twice'
 20. Slow 1200mV 85C Model Hold: 'UARTCLK'
 21. Slow 1200mV 85C Model Hold: 'stop_bit_twice'
 22. Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 23. Slow 1200mV 85C Model Hold: 'HCLK'
 24. Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 25. Slow 1200mV 85C Model Hold: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 26. Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 27. Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'HCLK'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'UARTCLK'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'stop_bit_twice'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'HCLK'
 50. Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 51. Slow 1200mV 0C Model Setup: 'UARTCLK'
 52. Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 53. Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 54. Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 55. Slow 1200mV 0C Model Setup: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 56. Slow 1200mV 0C Model Setup: 'stop_bit_twice'
 57. Slow 1200mV 0C Model Hold: 'UARTCLK'
 58. Slow 1200mV 0C Model Hold: 'stop_bit_twice'
 59. Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 60. Slow 1200mV 0C Model Hold: 'HCLK'
 61. Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 62. Slow 1200mV 0C Model Hold: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 63. Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 64. Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'HCLK'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'stop_bit_twice'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Propagation Delay
 78. Minimum Propagation Delay
 79. Slow 1200mV 0C Model Metastability Report
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'HCLK'
 86. Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 87. Fast 1200mV 0C Model Setup: 'UARTCLK'
 88. Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 89. Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
 90. Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 91. Fast 1200mV 0C Model Setup: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 92. Fast 1200mV 0C Model Setup: 'stop_bit_twice'
 93. Fast 1200mV 0C Model Hold: 'UARTCLK'
 94. Fast 1200mV 0C Model Hold: 'HCLK'
 95. Fast 1200mV 0C Model Hold: 'stop_bit_twice'
 96. Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 97. Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
 98. Fast 1200mV 0C Model Hold: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 99. Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
100. Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'HCLK'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'stop_bit_twice'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Fast 1200mV 0C Model Metastability Report
116. Multicorner Timing Analysis Summary
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Progagation Delay
122. Minimum Progagation Delay
123. Board Trace Model Assignments
124. Input Transition Times
125. Signal Integrity Metrics (Slow 1200mv 0c Model)
126. Signal Integrity Metrics (Slow 1200mv 85c Model)
127. Signal Integrity Metrics (Fast 1200mv 0c Model)
128. Setup Transfers
129. Hold Transfers
130. Report TCCS
131. Report RSKM
132. Unconstrained Paths
133. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Thesis_Project                                                    ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX30CF23C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg }                                                    ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out } ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT }                          ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 }                                         ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag }                         ;
; HCLK                                                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { HCLK }                                                                                                        ;
; stop_bit_twice                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { stop_bit_twice }                                                                                              ;
; UARTCLK                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UARTCLK }                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; 184.74 MHz ; 184.74 MHz      ; HCLK                                                                                                        ;      ;
; 217.39 MHz ; 217.39 MHz      ; UARTCLK                                                                                                     ;      ;
; 261.78 MHz ; 261.78 MHz      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;      ;
; 309.69 MHz ; 309.69 MHz      ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; HCLK                                                                                                        ; -6.090 ; -1919.774     ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -4.091 ; -54.572       ;
; UARTCLK                                                                                                     ; -3.600 ; -656.538      ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; -3.290 ; -17.936       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -2.597 ; -27.431       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -1.396 ; -4.303        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; -0.606 ; -4.798        ;
; stop_bit_twice                                                                                              ; 0.013  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                     ; -3.544 ; -25.758       ;
; stop_bit_twice                                                                                              ; -0.751 ; -4.495        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -0.332 ; -1.148        ;
; HCLK                                                                                                        ; -0.164 ; -0.703        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.382  ; 0.000         ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0.497  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0.789  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 1.723  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; HCLK                                                                                                        ; -3.000 ; -575.000      ;
; UARTCLK                                                                                                     ; -3.000 ; -338.000      ;
; stop_bit_twice                                                                                              ; -3.000 ; -3.000        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.000 ; -14.000       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0.374  ; 0.000         ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0.413  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; 0.418  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 0.462  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'HCLK'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.090 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.986      ;
; -6.048 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.085     ; 3.938      ;
; -6.028 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.924      ;
; -6.024 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.076     ; 3.923      ;
; -6.013 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.909      ;
; -5.973 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.084     ; 3.864      ;
; -5.944 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.076     ; 3.843      ;
; -5.933 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.081     ; 3.827      ;
; -5.928 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.084     ; 3.819      ;
; -5.928 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.084     ; 3.819      ;
; -5.928 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.824      ;
; -5.924 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.078     ; 3.821      ;
; -5.924 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.822      ;
; -5.916 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.085     ; 3.806      ;
; -5.899 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -3.078     ; 3.796      ;
; -5.899 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.078     ; 3.796      ;
; -5.885 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 3.777      ;
; -5.883 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.781      ;
; -5.882 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.778      ;
; -5.858 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.081     ; 3.752      ;
; -5.855 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.086     ; 3.744      ;
; -5.833 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.084     ; 3.724      ;
; -5.832 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 3.724      ;
; -5.812 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.708      ;
; -5.810 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.708      ;
; -5.806 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 3.698      ;
; -5.800 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.076     ; 3.699      ;
; -5.799 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 3.691      ;
; -5.794 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.692      ;
; -5.784 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.680      ;
; -5.776 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.674      ;
; -5.774 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.078     ; 3.671      ;
; -5.761 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.659      ;
; -5.761 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.659      ;
; -5.743 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 3.641      ;
; -5.736 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.632      ;
; -5.723 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.076     ; 3.622      ;
; -5.710 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.076     ; 3.609      ;
; -5.705 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.758     ; 3.922      ;
; -5.686 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.085     ; 3.576      ;
; -5.680 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.576      ;
; -5.669 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.758     ; 3.886      ;
; -5.666 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.080     ; 3.561      ;
; -5.646 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 3.538      ;
; -5.640 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.084     ; 3.531      ;
; -5.635 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.756     ; 3.854      ;
; -5.571 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.467      ;
; -5.564 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.076     ; 3.463      ;
; -5.563 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 3.459      ;
; -5.553 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.081     ; 3.447      ;
; -5.524 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.756     ; 3.743      ;
; -5.516 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.756     ; 3.735      ;
; -5.470 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.080     ; 3.365      ;
; -5.460 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.756     ; 3.679      ;
; -5.431 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 3.323      ;
; -5.341 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.080     ; 3.236      ;
; -5.274 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.756     ; 3.493      ;
; -5.184 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.756     ; 3.403      ;
; -5.176 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.757     ; 3.394      ;
; -5.176 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.757     ; 3.394      ;
; -4.691 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 2.589      ;
; -4.687 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.077     ; 2.585      ;
; -4.675 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.079     ; 2.571      ;
; -4.530 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 2.422      ;
; -4.517 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -3.083     ; 2.409      ;
; -4.413 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11] ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.336      ;
; -4.413 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.336      ;
; -4.413 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.336      ;
; -4.413 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.336      ;
; -4.406 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.084     ; 5.317      ;
; -4.406 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]  ; HCLK         ; HCLK        ; 1.000        ; -0.084     ; 5.317      ;
; -4.406 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]  ; HCLK         ; HCLK        ; 1.000        ; -0.084     ; 5.317      ;
; -4.403 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11] ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.326      ;
; -4.403 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.326      ;
; -4.403 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.326      ;
; -4.403 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.326      ;
; -4.396 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.084     ; 5.307      ;
; -4.396 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]  ; HCLK         ; HCLK        ; 1.000        ; -0.084     ; 5.307      ;
; -4.396 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]  ; HCLK         ; HCLK        ; 1.000        ; -0.084     ; 5.307      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11]  ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][9]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.395 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.316      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11]  ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][9]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.385 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3]   ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 5.306      ;
; -4.356 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][0]  ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.279      ;
; -4.356 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][10] ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.279      ;
; -4.356 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][11] ; HCLK         ; HCLK        ; 1.000        ; -0.072     ; 5.279      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.091 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.625      ;
; -4.091 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.625      ;
; -4.091 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.625      ;
; -4.091 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.625      ;
; -4.091 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.625      ;
; -4.091 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.625      ;
; -4.029 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.563      ;
; -4.029 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.563      ;
; -4.029 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.563      ;
; -4.029 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.563      ;
; -4.029 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.563      ;
; -4.029 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.563      ;
; -3.971 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.505      ;
; -3.971 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.505      ;
; -3.971 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.505      ;
; -3.971 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.505      ;
; -3.971 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.505      ;
; -3.971 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.505      ;
; -3.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.428      ;
; -3.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.428      ;
; -3.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.428      ;
; -3.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.428      ;
; -3.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.428      ;
; -3.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.428      ;
; -3.874 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.865      ;
; -3.860 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.394      ;
; -3.860 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.394      ;
; -3.860 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.394      ;
; -3.860 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.394      ;
; -3.860 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.394      ;
; -3.860 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.394      ;
; -3.812 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.803      ;
; -3.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.311      ;
; -3.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.311      ;
; -3.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.311      ;
; -3.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.311      ;
; -3.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.311      ;
; -3.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.311      ;
; -3.754 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.745      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.736 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.625      ;
; -3.677 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.668      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.674 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.563      ;
; -3.643 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.634      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.616 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.505      ;
; -3.560 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.551      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.539 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.428      ;
; -3.507 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.041      ;
; -3.507 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.041      ;
; -3.507 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.041      ;
; -3.507 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.041      ;
; -3.507 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.041      ;
; -3.507 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 4.041      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.505 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.394      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.422 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.311      ;
; -3.290 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.281      ;
; -3.176 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[7] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.994     ; 3.167      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.152 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.096     ; 4.041      ;
; -3.080 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[7] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.451     ; 3.614      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UARTCLK'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.600 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 2.356      ;
; -3.596 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 2.352      ;
; -3.448 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 2.204      ;
; -3.407 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 2.163      ;
; -3.309 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 2.065      ;
; -3.299 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7       ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.415     ; 1.879      ;
; -3.298 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.415     ; 1.878      ;
; -3.297 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8       ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.415     ; 1.877      ;
; -3.289 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 2.045      ;
; -3.137 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 1.893      ;
; -2.998 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.239     ; 1.754      ;
; -2.689 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.242     ; 1.442      ;
; -2.689 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.242     ; 1.442      ;
; -2.687 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.604      ;
; -2.608 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.525      ;
; -2.580 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.241     ; 1.334      ;
; -2.580 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.497      ;
; -2.562 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.483      ;
; -2.536 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.453      ;
; -2.524 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.240     ; 1.279      ;
; -2.499 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.419      ;
; -2.443 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.361      ;
; -2.425 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.342      ;
; -2.423 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][1]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.341      ;
; -2.423 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.341      ;
; -2.408 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.330      ;
; -2.406 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.328      ;
; -2.406 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.328      ;
; -2.406 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.328      ;
; -2.406 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.328      ;
; -2.403 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.321      ;
; -2.402 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.320      ;
; -2.396 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][4]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.317      ;
; -2.390 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.312      ;
; -2.387 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.309      ;
; -2.387 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.308      ;
; -2.387 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.116     ; 3.266      ;
; -2.382 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.304      ;
; -2.367 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.288      ;
; -2.367 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.288      ;
; -2.361 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.071     ; 3.285      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.281      ;
; -2.357 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.071     ; 3.281      ;
; -2.356 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.276      ;
; -2.346 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.115     ; 3.226      ;
; -2.341 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.258      ;
; -2.338 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.260      ;
; -2.334 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.256      ;
; -2.330 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][3]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.118     ; 3.207      ;
; -2.311 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.231      ;
; -2.311 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.230      ;
; -2.310 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.227      ;
; -2.306 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.240     ; 1.061      ;
; -2.306 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.227      ;
; -2.304 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.072     ; 3.227      ;
; -2.303 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.225      ;
; -2.303 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.225      ;
; -2.303 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.225      ;
; -2.303 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.225      ;
; -2.303 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.225      ;
; -2.300 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.217      ;
; -2.296 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.215      ;
; -2.295 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.216      ;
; -2.293 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.213      ;
; -2.293 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.072     ; 3.216      ;
; -2.284 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.201      ;
; -2.282 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.203      ;
; -2.282 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.203      ;
; -2.282 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.203      ;
; -2.276 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.197      ;
; -2.276 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.197      ;
; -2.276 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.197      ;
; -2.276 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.197      ;
; -2.276 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.193      ;
; -2.275 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.193      ;
; -2.274 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.196      ;
; -2.274 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.193      ;
; -2.272 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.192      ;
; -2.271 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.193      ;
; -2.270 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.192      ;
; -2.270 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.192      ;
; -2.266 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.186      ;
; -2.255 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.172      ;
; -2.247 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][0]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.169      ;
; -2.246 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.168      ;
; -2.246 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.168      ;
; -2.246 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.168      ;
; -2.246 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.168      ;
; -2.244 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.164      ;
; -2.244 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.164      ;
; -2.244 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.164      ;
; -2.244 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.164      ;
; -2.239 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.160      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.290 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 2.355      ;
; -3.164 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 2.231      ;
; -3.162 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 2.230      ;
; -3.127 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 2.098      ;
; -3.118 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 2.181      ;
; -3.108 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 2.173      ;
; -3.026 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 2.093      ;
; -3.024 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 2.092      ;
; -3.007 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 2.070      ;
; -2.990 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 1.961      ;
; -2.976 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 2.041      ;
; -2.954 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 1.925      ;
; -2.940 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 2.005      ;
; -2.911 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.977      ;
; -2.902 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.967      ;
; -2.878 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.943      ;
; -2.850 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.917      ;
; -2.848 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.916      ;
; -2.828 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 1.799      ;
; -2.813 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 1.784      ;
; -2.778 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.502     ; 1.750      ;
; -2.752 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.819      ;
; -2.750 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.818      ;
; -2.743 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.806      ;
; -2.741 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.807      ;
; -2.715 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 1.717      ;
; -2.715 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 1.686      ;
; -2.705 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.770      ;
; -2.695 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.760      ;
; -2.668 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.716     ; 1.668      ;
; -2.668 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 1.670      ;
; -2.647 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.503     ; 1.618      ;
; -2.593 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.660      ;
; -2.591 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.659      ;
; -2.531 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.713     ; 1.534      ;
; -2.478 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.703     ; 1.651      ;
; -2.463 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.705     ; 1.634      ;
; -2.440 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.506      ;
; -2.409 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.475      ;
; -2.359 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.705     ; 1.530      ;
; -2.294 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.362      ;
; -2.256 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.705     ; 1.427      ;
; -2.205 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.272      ;
; -2.197 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.265      ;
; -2.113 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.181      ;
; -1.987 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.056      ;
; -1.976 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.044      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; -2.597 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.923     ; 0.998      ;
; -2.385 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.992     ; 0.998      ;
; -2.368 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.992     ; 0.977      ;
; -2.162 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.137     ; 0.739      ;
; -2.097 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.138     ; 0.548      ;
; -2.094 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.138     ; 0.548      ;
; -2.091 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.138     ; 0.548      ;
; -2.089 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.137     ; 0.548      ;
; -1.410 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.419     ; 0.718      ;
; -1.376 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.341     ; 0.757      ;
; -1.374 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.338     ; 0.764      ;
; -1.239 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.092     ; 0.762      ;
; -1.151 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.063     ; 0.699      ;
; -1.136 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.064     ; 0.687      ;
; -0.979 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.188     ; 0.677      ;
; -0.883 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.063     ; 0.712      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.396 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 1.029      ; 1.028      ;
; -0.470 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.959      ; 1.002      ;
; -0.466 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.974      ; 1.011      ;
; -0.459 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.967      ; 1.003      ;
; -0.456 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.975      ; 1.005      ;
; -0.450 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.973      ; 1.007      ;
; -0.217 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.839      ; 0.749      ;
; -0.214 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.838      ; 0.738      ;
; -0.073 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 1.044      ; 0.603      ;
; -0.038 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.988      ; 0.606      ;
; -0.038 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.989      ; 0.601      ;
; -0.026 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.991      ; 0.603      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.606 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.223      ; 0.548      ;
; -0.602 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.222      ; 0.548      ;
; -0.601 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.222      ; 0.548      ;
; -0.601 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.226      ; 0.548      ;
; -0.600 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.226      ; 0.548      ;
; -0.598 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.224      ; 0.548      ;
; -0.596 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.227      ; 0.548      ;
; -0.594 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.227      ; 0.548      ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'stop_bit_twice'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; 0.013 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.014      ; 0.718      ;
; 0.047 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.092      ; 0.757      ;
; 0.049 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.095      ; 0.764      ;
; 0.184 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.341      ; 0.762      ;
; 0.272 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.370      ; 0.699      ;
; 0.287 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.369      ; 0.687      ;
; 0.444 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.245      ; 0.677      ;
; 0.540 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.370      ; 0.712      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.544 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 6.071      ; 2.913      ;
; -2.974 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 6.071      ; 2.983      ;
; -2.668 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 6.070      ; 3.788      ;
; -2.649 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 6.070      ; 3.807      ;
; -2.546 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.900      ; 1.740      ;
; -2.336 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.900      ; 1.950      ;
; -2.282 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.718      ; 1.822      ;
; -2.281 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.718      ; 1.823      ;
; -2.280 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.718      ; 1.824      ;
; -2.068 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 6.070      ; 3.888      ;
; -2.034 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 6.070      ; 3.922      ;
; -1.934 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.900      ; 1.852      ;
; -1.771 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.900      ; 2.015      ;
; -1.718 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.718      ; 1.886      ;
; -1.717 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.718      ; 1.887      ;
; -1.717 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.718      ; 1.887      ;
; -0.640 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE           ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 6.072      ; 5.629      ;
; -0.533 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1         ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 6.071      ; 5.735      ;
; -0.520 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.141      ; 0.808      ;
; -0.509 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.145      ; 0.823      ;
; -0.497 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.144      ; 0.834      ;
; -0.492 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.141      ; 0.836      ;
; -0.491 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.017      ; 0.713      ;
; -0.461 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.021      ; 0.747      ;
; -0.459 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.082      ; 2.820      ;
; -0.456 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.018      ; 0.749      ;
; -0.441 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.049      ; 0.795      ;
; -0.365 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.081      ; 2.913      ;
; -0.341 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.078      ; 2.934      ;
; -0.288 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.081      ; 2.990      ;
; -0.279 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.081      ; 2.999      ;
; -0.250 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 6.070      ; 6.017      ;
; -0.194 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.080      ; 3.083      ;
; -0.158 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.077      ; 3.116      ;
; -0.096 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.080      ; 3.181      ;
; -0.071 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.209      ;
; -0.066 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.081      ; 3.212      ;
; -0.032 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.103      ; 3.268      ;
; -0.027 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.253      ;
; -0.006 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.274      ;
; -0.002 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.082      ; 3.277      ;
; 0.005  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.285      ;
; 0.007  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.102      ; 3.306      ;
; 0.012  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.292      ;
; 0.015  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.080      ; 3.292      ;
; 0.015  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.080      ; 3.292      ;
; 0.019  ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1         ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 3.900      ; 4.116      ;
; 0.021  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.103      ; 3.321      ;
; 0.023  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.028      ; 3.248      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.076      ; 3.298      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.076      ; 3.298      ;
; 0.028  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.080      ; 3.305      ;
; 0.036  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.103      ; 3.336      ;
; 0.046  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.103      ; 3.346      ;
; 0.048  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.328      ;
; 0.055  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.028      ; 3.280      ;
; 0.064  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.353      ;
; 0.066  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.082      ; 3.345      ;
; 0.074  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.079      ; 3.350      ;
; 0.074  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.079      ; 3.350      ;
; 0.081  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.361      ;
; 0.081  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.361      ;
; 0.081  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.361      ;
; 0.081  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.361      ;
; 0.081  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.082      ; 3.360      ;
; 0.083  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.363      ;
; 0.087  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.086      ; 3.370      ;
; 0.093  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.382      ;
; 0.094  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.102      ; 3.393      ;
; 0.096  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; UARTCLK                                                             ; UARTCLK     ; 0.000        ; 2.417      ; 2.670      ;
; 0.097  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.377      ;
; 0.097  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.377      ;
; 0.099  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.388      ;
; 0.099  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.388      ;
; 0.100  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.389      ;
; 0.100  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.091      ; 3.388      ;
; 0.103  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.392      ;
; 0.103  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.077      ; 3.377      ;
; 0.105  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.078      ; 3.380      ;
; 0.108  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.397      ;
; 0.110  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.070      ; 3.377      ;
; 0.112  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.028      ; 3.337      ;
; 0.116  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.079      ; 3.392      ;
; 0.116  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.079      ; 3.392      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.407      ;
; 0.122  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.092      ; 3.411      ;
; 0.124  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.028      ; 3.349      ;
; 0.125  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.103      ; 3.425      ;
; 0.129  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.079      ; 3.405      ;
; 0.129  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.072      ; 3.398      ;
; 0.129  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.106      ; 3.432      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.026      ; 3.353      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.026      ; 3.353      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.026      ; 3.353      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.026      ; 3.353      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.091      ; 3.418      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][4]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.072      ; 3.399      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.078      ; 3.405      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.410      ;
; 0.130  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 3.083      ; 3.410      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'stop_bit_twice'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; -0.751 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.837      ; 0.616      ;
; -0.710 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.836      ; 0.656      ;
; -0.705 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.837      ; 0.662      ;
; -0.621 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.707      ; 0.616      ;
; -0.605 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.806      ; 0.731      ;
; -0.374 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.489      ; 0.645      ;
; -0.367 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.559      ; 0.722      ;
; -0.362 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.562      ; 0.730      ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.332 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.341      ; 0.539      ;
; -0.272 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.279      ; 0.537      ;
; -0.271 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.280      ; 0.539      ;
; -0.266 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.277      ; 0.541      ;
; -0.007 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.122      ; 0.645      ;
; 0.008  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.121      ; 0.659      ;
; 0.098  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.326      ; 0.954      ;
; 0.140  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.256      ; 0.926      ;
; 0.144  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.264      ; 0.938      ;
; 0.149  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.248      ; 0.927      ;
; 0.152  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.263      ; 0.945      ;
; 0.163  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.262      ; 0.955      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'HCLK'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.164 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK        ; 0.000        ; 3.164      ; 3.386      ;
; -0.150 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.104      ; 3.340      ;
; -0.135 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.104      ; 3.355      ;
; -0.127 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.104      ; 3.363      ;
; -0.127 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.104      ; 3.363      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.121  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 3.122      ; 3.629      ;
; 0.232  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.163      ; 3.781      ;
; 0.333  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.090      ; 0.580      ;
; 0.345  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.577      ;
; 0.346  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]                        ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]                        ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]                        ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]                        ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.577      ;
; 0.347  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.577      ;
; 0.347  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.577      ;
; 0.349  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.580      ;
; 0.350  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected                   ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.114      ; 3.850      ;
; 0.356  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.114      ; 3.856      ;
; 0.358  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.114      ; 3.858      ;
; 0.361  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP                                       ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.591      ;
; 0.363  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[9]                                            ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]                                                 ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.593      ;
; 0.370  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK        ; -0.500       ; 3.164      ; 3.420      ;
; 0.377  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.607      ;
; 0.392  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK        ; -0.500       ; 0.714      ; 0.793      ;
; 0.394  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                               ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                               ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.626      ;
; 0.397  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.628      ;
; 0.409  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                                                 ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.418  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK        ; -0.500       ; 0.705      ; 0.810      ;
; 0.419  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                         ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 3.106      ; 3.722      ;
; 0.432  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 3.104      ; 3.422      ;
; 0.436  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]                         ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 3.106      ; 3.739      ;
; 0.452  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 3.104      ; 3.442      ;
; 0.464  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 3.110      ; 3.771      ;
; 0.477  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 3.104      ; 3.467      ;
; 0.494  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                           ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.724      ;
; 0.494  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE                             ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK        ; -0.500       ; 0.535      ; 0.716      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.163      ; 4.048      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.163      ; 4.048      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.163      ; 4.048      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.163      ; 4.048      ;
; 0.507  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 3.104      ; 3.497      ;
; 0.520  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                                                   ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[9]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.072      ; 0.749      ;
; 0.520  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                                                   ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[10]                                           ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.072      ; 0.749      ;
; 0.522  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.753      ;
; 0.524  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][10]                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.103      ; 4.013      ;
; 0.524  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][11]                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.103      ; 4.013      ;
; 0.524  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][8]                                  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.103      ; 4.013      ;
; 0.524  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][5]                                  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.103      ; 4.013      ;
; 0.524  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][9]                                  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 3.103      ; 4.013      ;
; 0.527  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.758      ;
; 0.529  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.760      ;
; 0.543  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.074      ; 0.774      ;
; 0.551  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                                               ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 3.110      ; 3.858      ;
; 0.555  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE                                        ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.785      ;
; 0.563  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.563  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.563  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.563  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.795      ;
; 0.563  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.795      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.794      ;
; 0.564  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.075      ; 0.796      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.565  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.795      ;
; 0.566  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.796      ;
; 0.566  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.796      ;
; 0.566  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.073      ; 0.796      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.382 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.038      ; 0.577      ;
; 0.469 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.069      ;
; 0.483 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.083      ;
; 0.486 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.086      ;
; 0.538 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.783      ;
; 0.540 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.785      ;
; 0.550 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.795      ;
; 0.550 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.795      ;
; 0.552 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.797      ;
; 0.552 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.797      ;
; 0.563 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 0.794      ;
; 0.564 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 0.795      ;
; 0.564 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 0.795      ;
; 0.564 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 0.795      ;
; 0.564 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 0.795      ;
; 0.566 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 0.797      ;
; 0.570 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 0.815      ;
; 0.578 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.178      ;
; 0.579 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.179      ;
; 0.581 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.181      ;
; 0.582 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.182      ;
; 0.596 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.196      ;
; 0.597 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.197      ;
; 0.598 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.198      ;
; 0.691 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.291      ;
; 0.692 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.292      ;
; 0.693 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.293      ;
; 0.694 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.294      ;
; 0.707 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.307      ;
; 0.708 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.308      ;
; 0.709 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.309      ;
; 0.709 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.309      ;
; 0.710 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.310      ;
; 0.804 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.404      ;
; 0.804 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.404      ;
; 0.806 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.406      ;
; 0.812 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.057      ;
; 0.819 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.419      ;
; 0.819 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.419      ;
; 0.821 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.421      ;
; 0.821 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.421      ;
; 0.824 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.069      ;
; 0.828 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.073      ;
; 0.830 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.075      ;
; 0.837 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.068      ;
; 0.839 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.070      ;
; 0.839 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.084      ;
; 0.841 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.086      ;
; 0.852 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.083      ;
; 0.853 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.084      ;
; 0.854 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.085      ;
; 0.854 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.085      ;
; 0.914 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.514      ;
; 0.916 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.516      ;
; 0.931 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.531      ;
; 0.933 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.533      ;
; 0.934 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.179      ;
; 0.936 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.181      ;
; 0.949 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.194      ;
; 0.949 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.180      ;
; 0.949 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.180      ;
; 0.951 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.196      ;
; 0.953 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.198      ;
; 0.964 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.195      ;
; 0.964 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.195      ;
; 0.966 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.197      ;
; 1.026 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.626      ;
; 1.028 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.443      ; 1.628      ;
; 1.048 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.293      ;
; 1.059 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.290      ;
; 1.061 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.292      ;
; 1.076 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.307      ;
; 1.158 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.403      ;
; 1.160 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.405      ;
; 1.171 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.074      ; 1.402      ;
; 1.175 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.420      ;
; 1.193 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.069      ;
; 1.206 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.082      ;
; 1.208 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.084      ;
; 1.270 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.515      ;
; 1.272 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.517      ;
; 1.285 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.530      ;
; 1.287 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.532      ;
; 1.303 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.179      ;
; 1.305 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.181      ;
; 1.320 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.196      ;
; 1.397 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.642      ;
; 1.399 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.644      ;
; 1.415 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.291      ;
; 1.430 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.306      ;
; 1.432 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.308      ;
; 1.542 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.281     ; 1.418      ;
; 1.705 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.950      ;
; 1.705 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.950      ;
; 1.705 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.950      ;
; 1.705 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.950      ;
; 1.734 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.979      ;
; 1.734 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.979      ;
; 1.734 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.979      ;
; 1.734 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.088      ; 1.979      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.497 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.485      ; 0.512      ;
; 0.497 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.485      ; 0.512      ;
; 0.498 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.484      ; 0.512      ;
; 0.498 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.484      ; 0.512      ;
; 0.500 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.482      ; 0.512      ;
; 0.501 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.481      ; 0.512      ;
; 0.502 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.480      ; 0.512      ;
; 0.502 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.480      ; 0.512      ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.789 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.307      ; 0.616      ;
; 0.830 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.306      ; 0.656      ;
; 0.835 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.307      ; 0.662      ;
; 0.919 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.177      ; 0.616      ;
; 0.935 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.276      ; 0.731      ;
; 1.166 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.041     ; 0.645      ;
; 1.173 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.029      ; 0.722      ;
; 1.178 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.032      ; 0.730      ;
; 1.668 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.686     ; 0.512      ;
; 1.669 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.687     ; 0.512      ;
; 1.669 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.687     ; 0.512      ;
; 1.669 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.687     ; 0.512      ;
; 1.802 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.686     ; 0.646      ;
; 1.867 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.459     ; 0.938      ;
; 1.919 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.536     ; 0.913      ;
; 1.943 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.536     ; 0.937      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.723 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 0.942      ;
; 1.734 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 0.952      ;
; 1.839 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.057      ;
; 1.962 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.180      ;
; 1.966 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.313     ; 1.183      ;
; 2.042 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.260      ;
; 2.094 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.310     ; 1.314      ;
; 2.113 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.310     ; 1.333      ;
; 2.208 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.465      ;
; 2.259 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.477      ;
; 2.261 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.488     ; 1.303      ;
; 2.262 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.313     ; 1.479      ;
; 2.312 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.569      ;
; 2.340 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.272     ; 1.598      ;
; 2.348 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.488     ; 1.390      ;
; 2.394 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.651      ;
; 2.410 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.496     ; 1.444      ;
; 2.413 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 1.632      ;
; 2.417 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.310     ; 1.637      ;
; 2.419 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.676      ;
; 2.437 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.488     ; 1.479      ;
; 2.439 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 1.658      ;
; 2.441 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.485     ; 1.486      ;
; 2.444 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 1.663      ;
; 2.476 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.694      ;
; 2.477 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.313     ; 1.694      ;
; 2.478 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 1.697      ;
; 2.492 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.314     ; 1.708      ;
; 2.496 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.753      ;
; 2.504 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 1.537      ;
; 2.531 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.500     ; 1.561      ;
; 2.543 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.310     ; 1.763      ;
; 2.553 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.810      ;
; 2.555 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 1.774      ;
; 2.583 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.801      ;
; 2.584 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.313     ; 1.801      ;
; 2.593 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 1.626      ;
; 2.662 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 1.881      ;
; 2.697 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.314     ; 1.913      ;
; 2.716 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 1.934      ;
; 2.719 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.313     ; 1.936      ;
; 2.732 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.273     ; 1.989      ;
; 2.790 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.314     ; 2.006      ;
; 2.835 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 2.054      ;
; 2.896 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.312     ; 2.114      ;
; 2.897 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.313     ; 2.114      ;
; 2.975 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.311     ; 2.194      ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'HCLK'                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; HCLK  ; Rise       ; HCLK                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]           ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'UARTCLK'                                                                                                   ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'stop_bit_twice'                                                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; stop_bit_twice ; Rise       ; stop_bit_twice                                                           ;
; 0.219  ; 0.219        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.219  ; 0.219        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.219  ; 0.219        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.219  ; 0.219        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.234  ; 0.234        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                      ;
; 0.235  ; 0.235        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                      ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                      ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                      ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                      ;
; 0.240  ; 0.240        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                      ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.241  ; 0.241        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                      ;
; 0.241  ; 0.241        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                      ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|datac                    ;
; 0.253  ; 0.253        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                  ;
; 0.259  ; 0.259        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|combout                  ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|datad                    ;
; 0.285  ; 0.285        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]          ;
; 0.285  ; 0.285        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk            ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; stop_bit_twice~input|o                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; stop_bit_twice~input|i                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; stop_bit_twice~input|i                                                   ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; stop_bit_twice~input|o                                                   ;
; 0.712  ; 0.712        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]          ;
; 0.712  ; 0.712        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk            ;
; 0.725  ; 0.725        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|datad                    ;
; 0.740  ; 0.740        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|combout                  ;
; 0.745  ; 0.745        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                  ;
; 0.748  ; 0.748        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|datac                    ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.758  ; 0.758        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                      ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                      ;
; 0.759  ; 0.759        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                      ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                      ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                      ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                      ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                      ;
; 0.765  ; 0.765        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.766  ; 0.766        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                      ;
; 0.780  ; 0.780        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.780  ; 0.780        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.780  ; 0.780        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.780  ; 0.780        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel|clk                                   ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]|clk                           ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]|clk                           ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]|clk                           ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]|clk                           ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]|clk                           ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]|clk                           ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]|clk                           ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]|clk                           ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]|clk                           ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]|clk                           ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|inclk[0]    ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out|q                   ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|inclk[0]    ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|outclk      ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]|clk                           ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]|clk                          ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]|clk                           ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]|clk                           ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]|clk                           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]|clk                           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]|clk                           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]|clk                           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]|clk                           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]|clk                           ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]|clk                           ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel|clk                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                               ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|inclk[0]             ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|outclk               ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                        ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                        ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                        ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                        ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                        ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                        ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                        ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                        ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|dataa                      ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|combout                     ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|datac                       ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                      ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datac                      ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datab                      ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                    ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                      ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|datab                                ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|combout                              ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]            ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5|q                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5|q                      ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]            ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk              ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|combout                              ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|datab                                ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                      ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datab                      ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|datac                       ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                      ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datac                      ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|combout                     ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                    ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|dataa                      ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                        ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                        ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                        ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                        ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                        ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                        ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                        ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                        ;
; 0.616 ; 0.616        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.616 ; 0.616        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.616 ; 0.616        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.616 ; 0.616        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|inclk[0]             ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|outclk               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]          ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk            ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                       ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                       ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                       ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                       ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                       ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                       ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                       ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                       ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg|q                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg|q                         ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                       ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                       ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]          ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                  ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                    ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|dataa                           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                           ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                           ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                           ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                           ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datac                          ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                           ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                           ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                           ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                          ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datad                           ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                 ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                          ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                           ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datad                           ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                           ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                           ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datac                          ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                           ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                           ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                           ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                           ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                           ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|dataa                           ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                  ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                              ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]            ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk              ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                     ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                     ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datab                     ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datac                     ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                      ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datac                      ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                           ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datac                     ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                      ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datac                      ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datab                     ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                     ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                     ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]            ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk              ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 3.161  ; 3.616  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.610  ; 3.136  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.351  ; 2.910  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.182  ; 2.706  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.610  ; 3.136  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.427  ; 2.927  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; 5.037  ; 5.610  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; 4.304  ; 4.880  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; 4.741  ; 5.366  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; 5.037  ; 5.610  ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; 3.953  ; 4.356  ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; 1.939  ; 1.895  ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; 4.146  ; 4.582  ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; 3.994  ; 4.438  ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; 3.994  ; 4.438  ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; 2.274  ; 2.772  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; 1.980  ; 2.483  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; 1.967  ; 2.456  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; 1.717  ; 2.214  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; 2.274  ; 2.772  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; 1.992  ; 2.504  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; 1.943  ; 2.447  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; 2.023  ; 2.534  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; 2.059  ; 2.573  ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; 3.647  ; 4.103  ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; 3.732  ; 4.167  ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; 3.033  ; 3.605  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; 3.033  ; 3.605  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; 2.573  ; 3.088  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; 2.036  ; 2.609  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; 1.976  ; 2.482  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; 1.774  ; 2.324  ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; 10.887 ; 11.143 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; 10.840 ; 11.091 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; 10.675 ; 10.942 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; 10.558 ; 10.836 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; 8.500  ; 8.903  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; 8.270  ; 8.684  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; 10.887 ; 11.143 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; 7.802  ; 8.233  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; 7.871  ; 8.413  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; 8.345  ; 8.932  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; 8.265  ; 8.697  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; 8.086  ; 8.679  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; 7.935  ; 8.503  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; 7.420  ; 7.807  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; 7.509  ; 8.092  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; 7.994  ; 8.575  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; 8.070  ; 8.651  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; 7.818  ; 8.387  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; 7.997  ; 8.569  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; 8.831  ; 9.209  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; 9.040  ; 9.451  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; 4.914  ; 5.465  ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; 4.914  ; 5.465  ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; 4.849  ; 5.363  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; 4.229  ; 4.780  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; 4.556  ; 5.053  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; 4.849  ; 5.363  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; 4.733  ; 5.269  ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; 3.588  ; 4.059  ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; 1.227  ; 1.455  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 1.488  ; 2.039  ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 1.488  ; 2.039  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 2.379  ; 2.873  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 2.069  ; 2.574  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.905  ; 2.415  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 2.379  ; 2.873  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 2.094  ; 2.643  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 1.338  ; 1.880  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 1.118  ; 1.610  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.873  ; 1.389  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 1.338  ; 1.880  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 1.303  ; 1.800  ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.792  ; 2.294  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; -1.186 ; -0.632 ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; -1.186 ; -0.632 ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; -1.221 ; -0.712 ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.530  ; 0.988  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -2.064 ; -2.548 ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.560 ; -1.065 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.717 ; -1.217 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.560 ; -1.065 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.938 ; -1.455 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.745 ; -1.249 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; -1.750 ; -2.255 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; -1.750 ; -2.255 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; -1.917 ; -2.435 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; -2.473 ; -2.999 ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; -1.653 ; -2.120 ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; -0.784 ; -0.786 ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; -1.411 ; -1.902 ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; -1.453 ; -1.926 ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; -1.453 ; -1.926 ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; -1.282 ; -1.765 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; -1.533 ; -2.023 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; -1.520 ; -1.999 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; -1.282 ; -1.765 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; -1.814 ; -2.301 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; -1.546 ; -2.044 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; -1.498 ; -1.989 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; -1.575 ; -2.073 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; -1.609 ; -2.111 ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; -1.750 ; -2.244 ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; -1.808 ; -2.253 ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; -1.286 ; -1.802 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; -1.442 ; -1.955 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; -1.895 ; -2.407 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; -1.537 ; -2.076 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; -1.488 ; -1.968 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; -1.286 ; -1.802 ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; -2.160 ; -2.651 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; -4.908 ; -5.179 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; -4.748 ; -5.036 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; -4.636 ; -4.935 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; -2.736 ; -3.296 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; -2.624 ; -3.099 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; -4.953 ; -5.229 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; -2.160 ; -2.651 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; -2.680 ; -3.175 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; -3.144 ; -3.691 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; -2.480 ; -2.945 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; -2.654 ; -3.206 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; -2.693 ; -3.210 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; -2.417 ; -2.912 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; -2.620 ; -3.075 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; -2.859 ; -3.325 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; -2.241 ; -2.744 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; -2.917 ; -3.359 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; -2.721 ; -3.208 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; -2.961 ; -3.327 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; -3.073 ; -3.557 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; -1.403 ; -1.939 ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; -1.403 ; -1.939 ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; -3.163 ; -3.659 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; -3.323 ; -3.840 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; -3.163 ; -3.659 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; -3.547 ; -4.033 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; -3.346 ; -3.866 ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; -2.532 ; -3.018 ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; -0.459 ; -0.690 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 0.365  ; -0.105 ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 0.365  ; -0.105 ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 1.241  ; 0.754  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 1.087  ; 0.601  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.241  ; 0.754  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 0.783  ; 0.307  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 1.068  ; 0.529  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 0.577  ; 0.099  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 0.332  ; -0.123 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.577  ; 0.099  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 0.129  ; -0.342 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 0.178  ; -0.329 ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.608  ; 1.149  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; 1.805  ; 1.310  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; 1.781  ; 1.253  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; 1.805  ; 1.310  ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.600  ; 0.169  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 9.572  ; 9.723  ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 8.597  ; 8.611  ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 8.448  ; 8.469  ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 9.572  ; 9.723  ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 9.456  ; 9.594  ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 7.872  ; 7.958  ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 8.342  ; 8.431  ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 9.120  ; 9.310  ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 8.154  ; 8.227  ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 7.666  ; 7.767  ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 8.923  ; 9.103  ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 8.157  ; 8.246  ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 8.736  ; 8.864  ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 8.785  ; 8.926  ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 8.281  ; 8.323  ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 8.281  ; 8.323  ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 9.965  ; 10.152 ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 9.955  ; 10.142 ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 9.965  ; 10.152 ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 9.050  ; 9.095  ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 8.954  ; 8.984  ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 7.822  ; 7.878  ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 8.468  ; 8.493  ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 8.373  ; 8.445  ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 7.313  ; 7.375  ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 8.561  ; 8.595  ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 7.671  ; 7.770  ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 8.508  ; 8.535  ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 9.137  ; 9.221  ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 9.416  ; 9.499  ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 7.285  ; 7.349  ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 7.541  ; 7.624  ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 9.554  ; 9.691  ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 8.818  ; 8.865  ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 8.742  ; 8.830  ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 8.229  ; 8.266  ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 8.316  ; 8.313  ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 8.721  ; 8.865  ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 8.350  ; 8.448  ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 8.051  ; 8.124  ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 7.940  ; 8.049  ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 8.102  ; 8.182  ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 8.540  ; 8.594  ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 7.783  ; 7.844  ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 8.874  ; 8.882  ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 7.603  ; 7.663  ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 7.439  ; 7.458  ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 7.943  ; 7.979  ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 7.714  ; 7.751  ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 15.277 ; 15.322 ; Rise       ; UARTCLK         ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 7.411  ; 7.507  ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 8.301  ; 8.314  ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 8.158  ; 8.178  ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 9.238  ; 9.383  ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 9.172  ; 9.308  ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 7.610  ; 7.691  ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 8.056  ; 8.140  ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 8.803  ; 8.985  ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 7.875  ; 7.944  ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 7.411  ; 7.507  ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 8.669  ; 8.844  ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 7.880  ; 7.965  ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 8.434  ; 8.556  ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 8.529  ; 8.668  ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 8.002  ; 8.041  ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 8.002  ; 8.041  ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 7.047  ; 7.107  ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 9.606  ; 9.783  ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 9.616  ; 9.793  ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 8.737  ; 8.779  ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 8.648  ; 8.675  ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 7.562  ; 7.615  ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 8.182  ; 8.204  ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 8.091  ; 8.158  ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 7.073  ; 7.132  ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 8.271  ; 8.302  ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 7.411  ; 7.505  ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 8.220  ; 8.244  ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 8.823  ; 8.902  ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 9.087  ; 9.166  ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 7.047  ; 7.107  ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 7.291  ; 7.369  ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 9.275  ; 9.408  ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 8.515  ; 8.559  ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 8.440  ; 8.523  ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 7.948  ; 7.983  ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 8.031  ; 8.027  ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 8.420  ; 8.558  ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 8.065  ; 8.158  ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 7.777  ; 7.845  ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 7.670  ; 7.774  ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 7.830  ; 7.906  ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 8.250  ; 8.301  ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 7.519  ; 7.577  ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 8.567  ; 8.573  ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 7.347  ; 7.403  ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 7.189  ; 7.207  ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 7.673  ; 7.706  ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 7.453  ; 7.488  ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 11.774 ; 11.861 ; Rise       ; UARTCLK         ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; parity_bit_mode ; UART_TXD    ; 10.408 ;    ;    ; 10.922 ;
+-----------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; parity_bit_mode ; UART_TXD    ; 10.041 ;    ;    ; 10.543 ;
+-----------------+-------------+--------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; 206.4 MHz  ; 206.4 MHz       ; HCLK                                                                                                        ;      ;
; 241.95 MHz ; 241.95 MHz      ; UARTCLK                                                                                                     ;      ;
; 299.4 MHz  ; 299.4 MHz       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;      ;
; 344.95 MHz ; 344.95 MHz      ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; HCLK                                                                                                        ; -5.436 ; -1664.682     ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -3.589 ; -47.728       ;
; UARTCLK                                                                                                     ; -3.133 ; -558.656      ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; -2.951 ; -16.160       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -2.432 ; -24.722       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -1.257 ; -3.829        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; -0.537 ; -4.246        ;
; stop_bit_twice                                                                                              ; 0.154  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                     ; -3.273 ; -25.470       ;
; stop_bit_twice                                                                                              ; -0.697 ; -4.255        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -0.182 ; -0.576        ;
; HCLK                                                                                                        ; -0.161 ; -0.438        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.333  ; 0.000         ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0.540  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0.732  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 1.662  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; HCLK                                                                                                        ; -3.000 ; -575.000      ;
; UARTCLK                                                                                                     ; -3.000 ; -338.000      ;
; stop_bit_twice                                                                                              ; -3.000 ; -3.000        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.000 ; -14.000       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0.366  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; 0.433  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 0.441  ; 0.000         ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0.453  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'HCLK'                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.436 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.576      ;
; -5.399 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.543      ;
; -5.395 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.840     ; 3.530      ;
; -5.386 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.526      ;
; -5.355 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.836     ; 3.494      ;
; -5.344 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.481      ;
; -5.344 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.481      ;
; -5.341 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.482      ;
; -5.334 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.471      ;
; -5.332 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.469      ;
; -5.319 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.460      ;
; -5.319 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.460      ;
; -5.310 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.450      ;
; -5.302 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.446      ;
; -5.282 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.833     ; 3.424      ;
; -5.277 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.837     ; 3.415      ;
; -5.253 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.393      ;
; -5.243 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.384      ;
; -5.242 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.379      ;
; -5.239 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.837     ; 3.377      ;
; -5.214 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.836     ; 3.353      ;
; -5.214 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.351      ;
; -5.211 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.840     ; 3.346      ;
; -5.206 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.347      ;
; -5.201 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.345      ;
; -5.189 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.326      ;
; -5.187 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.836     ; 3.326      ;
; -5.183 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.324      ;
; -5.183 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.324      ;
; -5.183 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.320      ;
; -5.179 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.323      ;
; -5.179 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.323      ;
; -5.171 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.308      ;
; -5.158 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.298      ;
; -5.140 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.284      ;
; -5.140 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 3.281      ;
; -5.130 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.833     ; 3.272      ;
; -5.105 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.245      ;
; -5.105 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.249      ;
; -5.091 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.231      ;
; -5.091 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.840     ; 3.226      ;
; -5.088 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.543     ; 3.520      ;
; -5.083 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.543     ; 3.515      ;
; -5.067 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.204      ;
; -5.062 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.199      ;
; -5.052 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.486      ;
; -4.976 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.836     ; 3.115      ;
; -4.972 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 3.116      ;
; -4.968 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.836     ; 3.107      ;
; -4.953 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 3.090      ;
; -4.930 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.364      ;
; -4.928 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.362      ;
; -4.921 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 3.061      ;
; -4.843 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.277      ;
; -4.843 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 2.980      ;
; -4.797 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.836     ; 2.936      ;
; -4.687 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.121      ;
; -4.654 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.088      ;
; -4.652 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.086      ;
; -4.652 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 3.086      ;
; -4.173 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 2.314      ;
; -4.171 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.834     ; 2.312      ;
; -4.151 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.835     ; 2.291      ;
; -4.019 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 2.156      ;
; -4.015 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.838     ; 2.152      ;
; -3.873 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 2.307      ;
; -3.873 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -2.541     ; 2.307      ;
; -3.845 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11] ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.777      ;
; -3.845 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.777      ;
; -3.845 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.777      ;
; -3.845 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.777      ;
; -3.844 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -2.831     ; 1.988      ;
; -3.836 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11] ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.768      ;
; -3.836 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.768      ;
; -3.836 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.768      ;
; -3.836 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.768      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][0]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][10] ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][11] ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][8]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][6]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][2]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][1]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][3]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.832 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][4]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.764      ;
; -3.828 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 4.749      ;
; -3.828 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]  ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 4.749      ;
; -3.828 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]  ; HCLK         ; HCLK        ; 1.000        ; -0.074     ; 4.749      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][0]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][10] ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][11] ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][8]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][6]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
; -3.826 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][2]  ; HCLK         ; HCLK        ; 1.000        ; -0.063     ; 4.758      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.589 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.151      ;
; -3.589 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.151      ;
; -3.589 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.151      ;
; -3.589 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.151      ;
; -3.589 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.151      ;
; -3.589 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.151      ;
; -3.538 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.100      ;
; -3.538 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.100      ;
; -3.538 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.100      ;
; -3.538 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.100      ;
; -3.538 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.100      ;
; -3.538 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.100      ;
; -3.485 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.047      ;
; -3.485 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.047      ;
; -3.485 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.047      ;
; -3.485 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.047      ;
; -3.485 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.047      ;
; -3.485 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 4.047      ;
; -3.424 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.986      ;
; -3.424 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.986      ;
; -3.424 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.986      ;
; -3.424 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.986      ;
; -3.424 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.986      ;
; -3.424 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.986      ;
; -3.375 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.937      ;
; -3.375 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.937      ;
; -3.375 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.937      ;
; -3.375 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.937      ;
; -3.375 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.937      ;
; -3.375 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.937      ;
; -3.332 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 3.458      ;
; -3.305 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.867      ;
; -3.305 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.867      ;
; -3.305 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.867      ;
; -3.305 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.867      ;
; -3.305 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.867      ;
; -3.305 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.867      ;
; -3.281 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 3.407      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.266 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.151      ;
; -3.228 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 3.354      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.100      ;
; -3.167 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 3.293      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.162 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 4.047      ;
; -3.118 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 3.244      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.101 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.986      ;
; -3.065 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.627      ;
; -3.065 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.627      ;
; -3.065 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.627      ;
; -3.065 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.627      ;
; -3.065 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.627      ;
; -3.065 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.627      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.052 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.937      ;
; -3.048 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 3.174      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.982 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.867      ;
; -2.808 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 2.934      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.100     ; 3.627      ;
; -2.722 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[7] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.859     ; 2.848      ;
; -2.697 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[7] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.423     ; 3.259      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UARTCLK'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.133 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 2.126      ;
; -3.132 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 2.125      ;
; -2.976 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 1.969      ;
; -2.956 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 1.949      ;
; -2.884 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.169     ; 1.710      ;
; -2.884 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7       ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.169     ; 1.710      ;
; -2.883 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8       ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.169     ; 1.709      ;
; -2.879 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 1.872      ;
; -2.850 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 1.843      ;
; -2.698 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 1.691      ;
; -2.595 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.002     ; 1.588      ;
; -2.310 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.005     ; 1.300      ;
; -2.310 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.005     ; 1.300      ;
; -2.283 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 3.212      ;
; -2.218 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 3.147      ;
; -2.200 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.004     ; 1.191      ;
; -2.183 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 3.112      ;
; -2.173 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 3.103      ;
; -2.157 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.003     ; 1.149      ;
; -2.150 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 3.079      ;
; -2.119 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 3.048      ;
; -2.109 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][1]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.037      ;
; -2.109 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.037      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 3.016      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 3.016      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 3.016      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 3.016      ;
; -2.084 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 3.016      ;
; -2.083 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.011      ;
; -2.067 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.997      ;
; -2.065 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.995      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.978      ;
; -2.042 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.971      ;
; -2.035 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.966      ;
; -2.022 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.953      ;
; -2.021 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.951      ;
; -2.017 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][4]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.947      ;
; -2.013 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.106     ; 2.902      ;
; -2.011 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.940      ;
; -2.008 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 2.940      ;
; -2.007 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 2.939      ;
; -2.002 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.931      ;
; -2.000 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.930      ;
; -2.000 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.930      ;
; -2.000 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.930      ;
; -2.000 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.930      ;
; -2.000 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.930      ;
; -1.997 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.927      ;
; -1.986 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.876      ;
; -1.984 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.913      ;
; -1.979 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.910      ;
; -1.977 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][3]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 2.864      ;
; -1.975 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.904      ;
; -1.975 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.904      ;
; -1.975 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.904      ;
; -1.975 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.905      ;
; -1.975 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.905      ;
; -1.974 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.903      ;
; -1.968 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.899      ;
; -1.962 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.892      ;
; -1.962 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.892      ;
; -1.962 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.892      ;
; -1.962 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.892      ;
; -1.962 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.892      ;
; -1.959 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 2.891      ;
; -1.950 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.879      ;
; -1.948 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.878      ;
; -1.948 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.878      ;
; -1.948 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.878      ;
; -1.948 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.878      ;
; -1.947 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; UARTCLK      ; UARTCLK     ; 1.000        ; -2.003     ; 0.939      ;
; -1.946 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.875      ;
; -1.945 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.875      ;
; -1.942 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.872      ;
; -1.942 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.872      ;
; -1.942 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.872      ;
; -1.942 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.872      ;
; -1.936 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.865      ;
; -1.931 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.860      ;
; -1.929 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.859      ;
; -1.928 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.857      ;
; -1.928 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.857      ;
; -1.927 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 2.859      ;
; -1.927 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.857      ;
; -1.919 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.850      ;
; -1.919 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 2.847      ;
; -1.913 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.844      ;
; -1.910 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 2.841      ;
; -1.909 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.838      ;
; -1.908 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.838      ;
; -1.907 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 2.837      ;
; -1.905 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.834      ;
; -1.904 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 2.833      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.951 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 2.111      ;
; -2.857 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 2.019      ;
; -2.854 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 2.018      ;
; -2.831 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.903      ;
; -2.794 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.954      ;
; -2.785 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.942      ;
; -2.700 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.862      ;
; -2.698 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.862      ;
; -2.686 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.843      ;
; -2.678 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.838      ;
; -2.668 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.740      ;
; -2.646 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.718      ;
; -2.620 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.780      ;
; -2.598 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.759      ;
; -2.587 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.747      ;
; -2.586 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.746      ;
; -2.584 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.746      ;
; -2.581 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.745      ;
; -2.558 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.630      ;
; -2.530 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.602      ;
; -2.493 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.655      ;
; -2.490 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.654      ;
; -2.478 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.508     ; 1.551      ;
; -2.469 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.626      ;
; -2.467 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.539      ;
; -2.451 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.612      ;
; -2.447 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.695     ; 1.551      ;
; -2.435 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.595      ;
; -2.423 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.583      ;
; -2.398 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.698     ; 1.499      ;
; -2.384 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.695     ; 1.488      ;
; -2.364 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.509     ; 1.436      ;
; -2.314 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.476      ;
; -2.312 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.476      ;
; -2.276 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.694     ; 1.381      ;
; -2.220 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.685     ; 1.467      ;
; -2.209 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.688     ; 1.453      ;
; -2.176 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.337      ;
; -2.150 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.311      ;
; -2.113 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.688     ; 1.357      ;
; -2.057 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.221      ;
; -2.036 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.688     ; 1.280      ;
; -1.968 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.130      ;
; -1.960 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.124      ;
; -1.894 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 1.057      ;
; -1.780 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.536     ; 0.943      ;
; -1.777 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 0.942      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; -2.432 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.972     ; 0.909      ;
; -2.238 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.029     ; 0.909      ;
; -2.222 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.029     ; 0.888      ;
; -2.021 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.156     ; 0.661      ;
; -1.964 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.157     ; 0.491      ;
; -1.961 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.157     ; 0.491      ;
; -1.956 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.157     ; 0.491      ;
; -1.955 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -1.156     ; 0.491      ;
; -1.170 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.275     ; 0.699      ;
; -1.165 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.271     ; 0.704      ;
; -1.165 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.339     ; 0.635      ;
; -1.040 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.050     ; 0.700      ;
; -0.968 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.026     ; 0.648      ;
; -0.954 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.027     ; 0.637      ;
; -0.800 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.138     ; 0.603      ;
; -0.711 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.026     ; 0.633      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.257 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.864      ; 0.915      ;
; -0.415 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.820      ; 0.903      ;
; -0.414 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.809      ; 0.891      ;
; -0.406 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.812      ; 0.892      ;
; -0.404 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.821      ; 0.897      ;
; -0.400 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.819      ; 0.900      ;
; -0.203 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.693      ; 0.671      ;
; -0.191 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.699      ; 0.661      ;
; -0.065 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.879      ; 0.536      ;
; -0.028 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.834      ; 0.538      ;
; -0.028 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.835      ; 0.535      ;
; -0.018 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.836      ; 0.536      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.537 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.153      ; 0.491      ;
; -0.533 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.152      ; 0.491      ;
; -0.532 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.157      ; 0.491      ;
; -0.532 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.152      ; 0.491      ;
; -0.532 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.157      ; 0.491      ;
; -0.529 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.154      ; 0.491      ;
; -0.526 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.158      ; 0.491      ;
; -0.525 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.158      ; 0.491      ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'stop_bit_twice'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; 0.154 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.059      ; 0.699      ;
; 0.159 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.063      ; 0.704      ;
; 0.159 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.995      ; 0.635      ;
; 0.284 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.284      ; 0.700      ;
; 0.356 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.308      ; 0.648      ;
; 0.370 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.307      ; 0.637      ;
; 0.524 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.196      ; 0.603      ;
; 0.613 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 1.308      ; 0.633      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.273 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 5.541      ; 2.622      ;
; -2.706 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 5.541      ; 2.689      ;
; -2.434 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 5.540      ; 3.460      ;
; -2.427 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 5.540      ; 3.467      ;
; -2.372 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.601      ; 1.583      ;
; -2.193 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.601      ; 1.762      ;
; -2.134 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.428      ; 1.648      ;
; -2.133 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.428      ; 1.649      ;
; -2.132 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.428      ; 1.650      ;
; -1.899 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 5.540      ; 3.495      ;
; -1.892 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 5.540      ; 3.502      ;
; -1.809 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.601      ; 1.646      ;
; -1.647 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.601      ; 1.808      ;
; -1.595 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.428      ; 1.687      ;
; -1.595 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.428      ; 1.687      ;
; -1.594 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.428      ; 1.688      ;
; -0.704 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE           ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 5.542      ; 5.022      ;
; -0.586 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.133      ; 0.721      ;
; -0.576 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.138      ; 0.736      ;
; -0.571 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1         ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 5.541      ; 5.154      ;
; -0.561 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.133      ; 0.746      ;
; -0.559 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.137      ; 0.752      ;
; -0.547 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.022      ; 0.649      ;
; -0.535 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.026      ; 0.665      ;
; -0.532 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.023      ; 0.665      ;
; -0.515 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 1.049      ; 0.708      ;
; -0.473 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.836      ; 2.547      ;
; -0.384 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.833      ; 2.633      ;
; -0.361 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.835      ; 2.658      ;
; -0.337 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 5.540      ; 5.387      ;
; -0.324 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.835      ; 2.695      ;
; -0.304 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.835      ; 2.715      ;
; -0.215 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.832      ; 2.801      ;
; -0.192 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.834      ; 2.826      ;
; -0.155 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.834      ; 2.863      ;
; -0.114 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1         ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 3.601      ; 3.671      ;
; -0.107 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 2.915      ;
; -0.084 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.859      ; 2.959      ;
; -0.072 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 2.950      ;
; -0.049 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.835      ; 2.970      ;
; -0.049 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.837      ; 2.972      ;
; -0.048 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 2.974      ;
; -0.046 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.859      ; 2.997      ;
; -0.042 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.858      ; 3.000      ;
; -0.041 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 2.981      ;
; -0.039 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.839      ; 2.984      ;
; -0.030 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.831      ; 2.985      ;
; -0.030 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.831      ; 2.985      ;
; -0.014 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.834      ; 3.004      ;
; -0.014 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.834      ; 3.004      ;
; -0.011 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.859      ; 3.032      ;
; -0.007 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.015      ;
; -0.007 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.015      ;
; -0.007 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.015      ;
; -0.007 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.015      ;
; -0.004 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.790      ; 2.970      ;
; -0.003 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.019      ;
; 0.001  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.023      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.859      ; 3.059      ;
; 0.024  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.833      ; 3.041      ;
; 0.024  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.833      ; 3.041      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.834      ; 3.043      ;
; 0.030  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.837      ; 3.051      ;
; 0.040  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.062      ;
; 0.040  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.839      ; 3.063      ;
; 0.040  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.858      ; 3.082      ;
; 0.041  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.790      ; 3.015      ;
; 0.043  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.065      ;
; 0.043  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.065      ;
; 0.043  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.065      ;
; 0.043  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.065      ;
; 0.043  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.065      ;
; 0.043  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.065      ;
; 0.049  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.840      ; 3.073      ;
; 0.051  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.833      ; 3.068      ;
; 0.051  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.790      ; 3.025      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.056  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.078      ;
; 0.057  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.849      ; 3.090      ;
; 0.058  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.790      ; 3.032      ;
; 0.068  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.849      ; 3.101      ;
; 0.068  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.832      ; 3.084      ;
; 0.068  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.090      ;
; 0.075  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.850      ; 3.109      ;
; 0.076  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.850      ; 3.110      ;
; 0.076  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.833      ; 3.093      ;
; 0.076  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.833      ; 3.093      ;
; 0.077  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.859      ; 3.120      ;
; 0.079  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.834      ; 3.097      ;
; 0.079  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.849      ; 3.112      ;
; 0.080  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.850      ; 3.114      ;
; 0.082  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.850      ; 3.116      ;
; 0.082  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.849      ; 3.115      ;
; 0.085  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 2.838      ; 3.107      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'stop_bit_twice'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; -0.697 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.721      ; 0.554      ;
; -0.670 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.720      ; 0.580      ;
; -0.665 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.721      ; 0.586      ;
; -0.579 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.602      ; 0.553      ;
; -0.573 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.695      ; 0.652      ;
; -0.358 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.414      ; 0.586      ;
; -0.357 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.472      ; 0.645      ;
; -0.356 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.475      ; 0.649      ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.182 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.142      ; 0.490      ;
; -0.133 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.093      ; 0.490      ;
; -0.133 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.091      ; 0.488      ;
; -0.128 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.090      ; 0.492      ;
; 0.107  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.948      ; 0.585      ;
; 0.126  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.942      ; 0.598      ;
; 0.217  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.126      ; 0.873      ;
; 0.252  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.068      ; 0.850      ;
; 0.255  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.076      ; 0.861      ;
; 0.257  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.064      ; 0.851      ;
; 0.262  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.076      ; 0.868      ;
; 0.265  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.075      ; 0.870      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'HCLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.161 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK        ; 0.000        ; 2.862      ; 3.055      ;
; -0.088 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.806      ; 3.072      ;
; -0.078 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.806      ; 3.082      ;
; -0.074 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.806      ; 3.086      ;
; -0.037 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.806      ; 3.123      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.164  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 2.821      ; 3.339      ;
; 0.261  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.857      ; 3.472      ;
; 0.293  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.082      ; 0.519      ;
; 0.300  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3] ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.067      ; 0.511      ;
; 0.301  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]                        ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]                        ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]                        ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]                        ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.511      ;
; 0.309  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]                         ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.519      ;
; 0.326  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP                                       ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.536      ;
; 0.328  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[9]                                            ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]                                                 ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.537      ;
; 0.334  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.543      ;
; 0.337  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected                   ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.816      ; 3.507      ;
; 0.346  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.816      ; 3.516      ;
; 0.350  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK        ; -0.500       ; 0.695      ; 0.719      ;
; 0.351  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                               ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                                               ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.561      ;
; 0.353  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.563      ;
; 0.363  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                                           ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                                                 ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.573      ;
; 0.363  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out    ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK        ; -0.500       ; 2.862      ; 3.079      ;
; 0.372  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK        ; -0.500       ; 0.688      ; 0.734      ;
; 0.385  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                             ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.816      ; 3.555      ;
; 0.417  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 2.806      ; 3.077      ;
; 0.419  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                         ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 2.806      ; 3.409      ;
; 0.435  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE                             ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK        ; -0.500       ; 0.535      ; 0.644      ;
; 0.437  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 2.806      ; 3.097      ;
; 0.445  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                           ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 2.806      ; 3.105      ;
; 0.446  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]                         ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 2.806      ; 3.436      ;
; 0.448  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                           ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.658      ;
; 0.464  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; -0.500       ; 2.806      ; 3.124      ;
; 0.466  ; stop_bit_twice                                                                                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 2.810      ; 3.460      ;
; 0.477  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                                                   ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[9]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.064      ; 0.685      ;
; 0.477  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                                                   ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[10]                                           ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.064      ; 0.685      ;
; 0.481  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.691      ;
; 0.486  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.696      ;
; 0.488  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.698      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.857      ; 3.710      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.857      ; 3.710      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.857      ; 3.710      ;
; 0.499  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                            ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.857      ; 3.710      ;
; 0.500  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                          ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE                                        ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.710      ;
; 0.501  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.711      ;
; 0.508  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.717      ;
; 0.508  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.717      ;
; 0.508  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.717      ;
; 0.508  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.717      ;
; 0.508  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.717      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.718      ;
; 0.509  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.719      ;
; 0.509  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.719      ;
; 0.510  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.720      ;
; 0.511  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.720      ;
; 0.511  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.720      ;
; 0.512  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.721      ;
; 0.512  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26]                                  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26]                                  ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.721      ;
; 0.512  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                            ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                            ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.066      ; 0.722      ;
; 0.514  ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]                                   ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]                                   ; HCLK                                                                                                        ; HCLK        ; 0.000        ; 0.065      ; 0.723      ;
; 0.514  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][10]                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.805      ; 3.673      ;
; 0.514  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                            ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][11]                                 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 2.805      ; 3.673      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.333 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.034      ; 0.511      ;
; 0.418 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 0.964      ;
; 0.422 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 0.968      ;
; 0.431 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 0.977      ;
; 0.485 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.708      ;
; 0.487 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.710      ;
; 0.495 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.718      ;
; 0.496 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.719      ;
; 0.497 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.720      ;
; 0.498 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.721      ;
; 0.506 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.052      ;
; 0.507 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.053      ;
; 0.508 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.718      ;
; 0.508 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.718      ;
; 0.509 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.719      ;
; 0.509 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.719      ;
; 0.509 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.719      ;
; 0.511 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.721      ;
; 0.512 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.735      ;
; 0.512 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.058      ;
; 0.514 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.060      ;
; 0.520 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.066      ;
; 0.525 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.071      ;
; 0.527 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.073      ;
; 0.601 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.147      ;
; 0.603 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.149      ;
; 0.608 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.154      ;
; 0.610 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.156      ;
; 0.614 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.160      ;
; 0.616 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.162      ;
; 0.621 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.167      ;
; 0.621 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.167      ;
; 0.623 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.169      ;
; 0.697 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.243      ;
; 0.704 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.250      ;
; 0.705 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.251      ;
; 0.710 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.256      ;
; 0.710 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.256      ;
; 0.717 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.263      ;
; 0.717 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.263      ;
; 0.730 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.953      ;
; 0.736 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.959      ;
; 0.741 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.964      ;
; 0.743 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.966      ;
; 0.747 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.970      ;
; 0.752 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.962      ;
; 0.753 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.963      ;
; 0.754 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 0.977      ;
; 0.758 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.968      ;
; 0.760 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.970      ;
; 0.765 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.975      ;
; 0.765 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 0.975      ;
; 0.794 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.340      ;
; 0.801 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.347      ;
; 0.806 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.352      ;
; 0.813 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.359      ;
; 0.830 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.053      ;
; 0.837 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.060      ;
; 0.841 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.064      ;
; 0.841 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.051      ;
; 0.843 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.066      ;
; 0.849 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.059      ;
; 0.850 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.073      ;
; 0.854 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.064      ;
; 0.854 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.064      ;
; 0.861 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.071      ;
; 0.890 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.436      ;
; 0.897 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.402      ; 1.443      ;
; 0.932 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.155      ;
; 0.938 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.148      ;
; 0.945 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.155      ;
; 0.950 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.160      ;
; 1.021 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.244      ;
; 1.028 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.251      ;
; 1.034 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.066      ; 1.244      ;
; 1.040 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.263      ;
; 1.076 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 0.963      ;
; 1.081 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 0.968      ;
; 1.088 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 0.975      ;
; 1.117 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.340      ;
; 1.124 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.347      ;
; 1.129 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.352      ;
; 1.136 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.359      ;
; 1.165 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.052      ;
; 1.172 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.059      ;
; 1.184 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.071      ;
; 1.225 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.448      ;
; 1.232 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.455      ;
; 1.261 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.148      ;
; 1.273 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.160      ;
; 1.280 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.167      ;
; 1.369 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.257     ; 1.256      ;
; 1.547 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.770      ;
; 1.547 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.770      ;
; 1.547 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.770      ;
; 1.547 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.770      ;
; 1.558 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.781      ;
; 1.558 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.781      ;
; 1.558 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.781      ;
; 1.558 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.079      ; 1.781      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.540 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.384      ; 0.454      ;
; 0.540 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.384      ; 0.454      ;
; 0.541 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.383      ; 0.454      ;
; 0.541 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.383      ; 0.454      ;
; 0.544 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.380      ; 0.454      ;
; 0.544 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.380      ; 0.454      ;
; 0.546 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.378      ; 0.454      ;
; 0.546 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.378      ; 0.454      ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.732 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.302      ; 0.554      ;
; 0.759 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.301      ; 0.580      ;
; 0.764 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.302      ; 0.586      ;
; 0.850 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.183      ; 0.553      ;
; 0.856 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.276      ; 0.652      ;
; 1.071 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.005     ; 0.586      ;
; 1.072 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.053      ; 0.645      ;
; 1.073 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.056      ; 0.649      ;
; 1.679 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.755     ; 0.454      ;
; 1.680 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.756     ; 0.454      ;
; 1.680 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.756     ; 0.454      ;
; 1.680 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.756     ; 0.454      ;
; 1.811 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.755     ; 0.586      ;
; 1.864 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.559     ; 0.835      ;
; 1.903 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.622     ; 0.811      ;
; 1.926 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.622     ; 0.834      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.662 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 0.855      ;
; 1.662 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 0.854      ;
; 1.755 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 0.947      ;
; 1.885 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.077      ;
; 1.888 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.079      ;
; 1.947 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.139      ;
; 2.000 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.336     ; 1.194      ;
; 2.018 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.336     ; 1.212      ;
; 2.116 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.340      ;
; 2.131 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.496     ; 1.165      ;
; 2.156 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.348      ;
; 2.159 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.350      ;
; 2.177 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.401      ;
; 2.230 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.496     ; 1.264      ;
; 2.244 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.305     ; 1.469      ;
; 2.273 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.466      ;
; 2.274 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.498      ;
; 2.287 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.336     ; 1.481      ;
; 2.288 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.512      ;
; 2.297 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.504     ; 1.323      ;
; 2.308 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.501      ;
; 2.312 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.505      ;
; 2.318 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.496     ; 1.352      ;
; 2.324 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.516      ;
; 2.325 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.516      ;
; 2.327 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.494     ; 1.363      ;
; 2.351 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.544      ;
; 2.359 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.550      ;
; 2.379 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.603      ;
; 2.380 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.505     ; 1.405      ;
; 2.386 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.507     ; 1.409      ;
; 2.389 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.336     ; 1.583      ;
; 2.412 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.605      ;
; 2.421 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.613      ;
; 2.422 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.613      ;
; 2.430 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.654      ;
; 2.446 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.505     ; 1.471      ;
; 2.509 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.702      ;
; 2.547 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.738      ;
; 2.560 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.306     ; 1.784      ;
; 2.569 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.761      ;
; 2.572 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.763      ;
; 2.639 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.830      ;
; 2.661 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.854      ;
; 2.707 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.338     ; 1.899      ;
; 2.708 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.899      ;
; 2.795 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.337     ; 1.988      ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'HCLK'                                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; HCLK  ; Rise       ; HCLK                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]           ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'stop_bit_twice'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; stop_bit_twice ; Rise       ; stop_bit_twice                                                           ;
; 0.208  ; 0.208        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.208  ; 0.208        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.208  ; 0.208        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.209  ; 0.209        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.226  ; 0.226        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.228  ; 0.228        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                      ;
; 0.229  ; 0.229        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.232  ; 0.232        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.232  ; 0.232        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.232  ; 0.232        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                      ;
; 0.232  ; 0.232        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                      ;
; 0.232  ; 0.232        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                      ;
; 0.233  ; 0.233        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                      ;
; 0.234  ; 0.234        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                      ;
; 0.234  ; 0.234        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                      ;
; 0.234  ; 0.234        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                      ;
; 0.288  ; 0.288        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]          ;
; 0.288  ; 0.288        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk            ;
; 0.300  ; 0.300        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                  ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|datac                    ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|combout                  ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|datad                    ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; stop_bit_twice~input|o                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; stop_bit_twice~input|i                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; stop_bit_twice~input|i                                                   ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; stop_bit_twice~input|o                                                   ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|datad                    ;
; 0.681  ; 0.681        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|combout                  ;
; 0.682  ; 0.682        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|datac                    ;
; 0.698  ; 0.698        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                  ;
; 0.710  ; 0.710        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]          ;
; 0.710  ; 0.710        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk            ;
; 0.762  ; 0.762        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                      ;
; 0.762  ; 0.762        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                      ;
; 0.762  ; 0.762        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                      ;
; 0.763  ; 0.763        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                      ;
; 0.763  ; 0.763        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                      ;
; 0.764  ; 0.764        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.764  ; 0.764        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.764  ; 0.764        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                      ;
; 0.764  ; 0.764        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                      ;
; 0.767  ; 0.767        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.767  ; 0.767        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                      ;
; 0.769  ; 0.769        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.785  ; 0.785        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.785  ; 0.785        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.786  ; 0.786        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.786  ; 0.786        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel|clk                                   ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]|clk                           ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]|clk                           ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]|clk                           ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]|clk                           ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]|clk                           ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]|clk                           ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]|clk                           ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]|clk                          ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]|clk                           ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]|clk                           ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]|clk                           ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|inclk[0]    ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out|q                   ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|inclk[0]    ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|outclk      ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]|clk                           ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]|clk                          ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]|clk                           ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]|clk                           ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]|clk                           ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]|clk                           ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]|clk                           ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]|clk                           ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]|clk                           ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]|clk                           ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]|clk                           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel|clk                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                               ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                        ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                        ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                        ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                        ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                        ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                        ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                        ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                        ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|datab                                ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]            ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk              ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|dataa                      ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|datac                       ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|combout                              ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|combout                     ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                    ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|inclk[0]             ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|outclk               ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                      ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                      ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                      ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                      ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                      ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datab                      ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                      ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5|q                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5|q                      ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                      ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datac                      ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                      ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                      ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datab                      ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                      ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                      ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                      ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|inclk[0]             ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|outclk               ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                    ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|combout                              ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|combout                     ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|datac                       ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|dataa                      ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]            ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk              ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|datab                                ;
; 0.605 ; 0.605        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                        ;
; 0.605 ; 0.605        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                        ;
; 0.605 ; 0.605        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                        ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                        ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                        ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                        ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                        ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                        ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datad                           ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                           ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                          ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                           ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                           ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datac                          ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                           ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                           ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|dataa                           ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                           ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                           ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                           ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                  ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                 ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                  ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                    ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                           ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|dataa                           ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                           ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datac                          ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                           ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                           ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                          ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                           ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                           ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datad                           ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                              ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                     ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                     ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datab                     ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]            ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk              ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datac                     ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                      ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                           ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                      ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datac                     ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datac                      ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]            ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk              ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datab                     ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                     ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                     ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]          ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk            ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                       ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg|q                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg|q                         ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                       ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                       ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                       ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                       ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                       ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                       ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                       ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                       ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]          ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 2.747  ; 3.075  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.382  ; 2.757  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.132  ; 2.560  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.986  ; 2.380  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.382  ; 2.757  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.193  ; 2.580  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; 4.477  ; 4.910  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; 3.818  ; 4.258  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; 4.214  ; 4.693  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; 4.477  ; 4.910  ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; 3.483  ; 3.819  ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; 1.782  ; 1.769  ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; 3.655  ; 4.014  ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; 3.519  ; 3.894  ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; 3.519  ; 3.894  ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; 1.985  ; 2.360  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; 1.707  ; 2.106  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; 1.707  ; 2.076  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; 1.470  ; 1.869  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; 1.985  ; 2.360  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; 1.729  ; 2.124  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; 1.682  ; 2.071  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; 1.753  ; 2.163  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; 1.799  ; 2.180  ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; 3.207  ; 3.570  ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; 3.288  ; 3.634  ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; 2.677  ; 3.080  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; 2.677  ; 3.080  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; 2.268  ; 2.625  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; 1.758  ; 2.193  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; 1.718  ; 2.071  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; 1.515  ; 1.947  ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; 9.618  ; 10.043 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; 9.577  ; 9.998  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; 9.432  ; 9.870  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; 9.327  ; 9.773  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; 7.495  ; 7.970  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; 7.290  ; 7.783  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; 9.618  ; 10.043 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; 6.919  ; 7.337  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; 7.062  ; 7.409  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; 7.502  ; 7.875  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; 7.356  ; 7.737  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; 7.254  ; 7.656  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; 7.126  ; 7.498  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; 6.560  ; 6.990  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; 6.753  ; 7.120  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; 7.182  ; 7.552  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; 7.246  ; 7.625  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; 7.023  ; 7.383  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; 7.175  ; 7.556  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; 7.778  ; 8.256  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; 7.975  ; 8.477  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; 4.404  ; 4.780  ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; 4.404  ; 4.780  ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; 4.318  ; 4.678  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; 3.728  ; 4.151  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; 4.045  ; 4.402  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; 4.318  ; 4.678  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; 4.178  ; 4.609  ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; 3.148  ; 3.510  ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; 1.147  ; 1.313  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 1.251  ; 1.634  ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 1.251  ; 1.634  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 2.009  ; 2.381  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 1.715  ; 2.121  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.577  ; 1.976  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 2.009  ; 2.381  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 1.755  ; 2.162  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 1.139  ; 1.518  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 0.851  ; 1.306  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.694  ; 1.111  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 1.139  ; 1.518  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 1.089  ; 1.437  ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.468  ; 1.853  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; -1.189 ; -0.766 ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; -1.189 ; -0.766 ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; -1.228 ; -0.841 ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.348  ; 0.703  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.812 ; -2.181 ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.534 ; -0.919 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.669 ; -1.056 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.534 ; -0.919 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.884 ; -1.255 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.684 ; -1.077 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; -1.511 ; -1.892 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; -1.511 ; -1.892 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; -1.659 ; -2.059 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; -2.165 ; -2.565 ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; -1.422 ; -1.779 ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; -0.732 ; -0.765 ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; -1.205 ; -1.584 ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; -1.243 ; -1.610 ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; -1.243 ; -1.610 ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; -1.084 ; -1.472 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; -1.310 ; -1.699 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; -1.308 ; -1.672 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; -1.084 ; -1.472 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; -1.574 ; -1.944 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; -1.333 ; -1.718 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; -1.287 ; -1.666 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; -1.355 ; -1.755 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; -1.398 ; -1.773 ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; -1.525 ; -1.888 ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; -1.567 ; -1.897 ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; -1.082 ; -1.489 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; -1.245 ; -1.637 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; -1.657 ; -2.040 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; -1.314 ; -1.724 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; -1.281 ; -1.619 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; -1.082 ; -1.489 ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; -1.888 ; -2.281 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; -4.314 ; -4.604 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; -4.174 ; -4.482 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; -4.074 ; -4.388 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; -2.422 ; -2.819 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; -2.317 ; -2.668 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; -4.353 ; -4.647 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; -1.888 ; -2.281 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; -2.371 ; -2.712 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; -2.802 ; -3.174 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; -2.180 ; -2.535 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; -2.349 ; -2.751 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; -2.392 ; -2.762 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; -2.127 ; -2.500 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; -2.296 ; -2.661 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; -2.493 ; -2.893 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; -1.945 ; -2.371 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; -2.556 ; -2.914 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; -2.387 ; -2.775 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; -2.567 ; -2.891 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; -2.716 ; -3.081 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; -1.203 ; -1.624 ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; -1.203 ; -1.624 ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; -2.800 ; -3.183 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; -2.937 ; -3.337 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; -2.800 ; -3.183 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; -3.152 ; -3.507 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; -2.961 ; -3.355 ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; -2.220 ; -2.599 ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; -0.459 ; -0.624 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 0.462  ; 0.090  ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 0.462  ; 0.090  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 1.243  ; 0.868  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 1.111  ; 0.734  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.243  ; 0.868  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 0.822  ; 0.476  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 1.090  ; 0.676  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 0.643  ; 0.283  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 0.416  ; 0.085  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.643  ; 0.283  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 0.219  ; -0.112 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 0.301  ; -0.110 ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.590  ; 1.218  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; 1.751  ; 1.373  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; 1.723  ; 1.316  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; 1.751  ; 1.373  ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.664  ; 0.295  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 8.663  ; 8.708  ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 7.768  ; 7.703  ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 7.618  ; 7.568  ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 8.663  ; 8.708  ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 8.487  ; 8.518  ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 7.067  ; 7.112  ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 7.522  ; 7.533  ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 8.240  ; 8.317  ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 7.344  ; 7.347  ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 6.882  ; 6.935  ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 7.995  ; 8.076  ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 7.361  ; 7.368  ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 7.892  ; 7.922  ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 7.868  ; 7.910  ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 7.425  ; 7.449  ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 7.425  ; 7.449  ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 9.012  ; 9.085  ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 9.002  ; 9.075  ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 9.012  ; 9.085  ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 8.166  ; 8.138  ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 8.036  ; 8.047  ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 7.017  ; 7.047  ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 7.597  ; 7.603  ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 7.528  ; 7.551  ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 6.556  ; 6.590  ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 7.685  ; 7.695  ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 6.908  ; 6.943  ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 7.636  ; 7.644  ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 8.219  ; 8.248  ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 8.493  ; 8.500  ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 6.532  ; 6.566  ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 6.763  ; 6.806  ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 8.568  ; 8.606  ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 7.951  ; 7.936  ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 7.896  ; 7.887  ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 7.414  ; 7.383  ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 7.494  ; 7.423  ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 7.880  ; 7.924  ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 7.538  ; 7.552  ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 7.258  ; 7.257  ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 7.151  ; 7.194  ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 7.281  ; 7.314  ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 7.676  ; 7.682  ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 7.009  ; 7.009  ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 8.010  ; 7.942  ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 6.840  ; 6.848  ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 6.687  ; 6.659  ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 7.157  ; 7.127  ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 6.943  ; 6.926  ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 13.832 ; 13.792 ; Rise       ; UARTCLK         ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 6.653  ; 6.704  ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 7.505  ; 7.442  ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 7.361  ; 7.312  ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 8.365  ; 8.407  ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 8.234  ; 8.265  ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 6.831  ; 6.874  ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 7.268  ; 7.277  ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 7.958  ; 8.030  ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 7.097  ; 7.099  ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 6.653  ; 6.704  ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 7.767  ; 7.844  ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 7.115  ; 7.120  ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 7.623  ; 7.651  ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 7.642  ; 7.683  ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 7.175  ; 7.198  ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 7.175  ; 7.198  ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 6.319  ; 6.351  ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 8.690  ; 8.758  ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 8.700  ; 8.768  ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 7.887  ; 7.859  ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 7.761  ; 7.771  ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 6.783  ; 6.812  ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 7.340  ; 7.346  ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 7.274  ; 7.296  ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 6.341  ; 6.373  ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 7.425  ; 7.434  ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 6.679  ; 6.711  ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 7.378  ; 7.386  ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 7.937  ; 7.964  ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 8.200  ; 8.206  ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 6.319  ; 6.351  ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 6.539  ; 6.579  ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 8.317  ; 8.354  ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 7.682  ; 7.667  ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 7.627  ; 7.617  ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 7.165  ; 7.134  ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 7.242  ; 7.173  ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 7.612  ; 7.653  ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 7.284  ; 7.297  ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 7.014  ; 7.012  ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 6.912  ; 6.952  ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 7.036  ; 7.067  ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 7.415  ; 7.421  ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 6.775  ; 6.774  ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 7.736  ; 7.670  ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 6.613  ; 6.620  ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 6.466  ; 6.438  ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 6.917  ; 6.887  ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 6.713  ; 6.695  ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 10.655 ; 10.695 ; Rise       ; UARTCLK         ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------+
; Propagation Delay                                       ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; parity_bit_mode ; UART_TXD    ; 9.285 ;    ;    ; 9.656 ;
+-----------------+-------------+-------+----+----+-------+


+---------------------------------------------------------+
; Minimum Propagation Delay                               ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; parity_bit_mode ; UART_TXD    ; 8.956 ;    ;    ; 9.321 ;
+-----------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; HCLK                                                                                                        ; -3.041 ; -851.727      ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.878 ; -24.883       ;
; UARTCLK                                                                                                     ; -1.673 ; -231.794      ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; -1.628 ; -8.763        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -1.174 ; -11.693       ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -0.552 ; -0.552        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; -0.067 ; -0.501        ;
; stop_bit_twice                                                                                              ; 0.227  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                     ; -2.093 ; -15.747       ;
; HCLK                                                                                                        ; -0.277 ; -1.690        ;
; stop_bit_twice                                                                                              ; -0.256 ; -1.247        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -0.085 ; -0.230        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.201  ; 0.000         ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0.404  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0.662  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 1.155  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; HCLK                                                                                                        ; -3.000 ; -584.522      ;
; UARTCLK                                                                                                     ; -3.000 ; -430.038      ;
; stop_bit_twice                                                                                              ; -3.000 ; -3.000        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.000 ; -14.000       ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0.324  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; 0.359  ; 0.000         ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0.393  ; 0.000         ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 0.466  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'HCLK'                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.041 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.282      ;
; -3.010 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.731     ; 2.246      ;
; -3.006 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.731     ; 2.242      ;
; -3.004 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 2.248      ;
; -2.988 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.229      ;
; -2.972 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.213      ;
; -2.959 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 2.203      ;
; -2.957 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.728     ; 2.196      ;
; -2.952 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.732     ; 2.187      ;
; -2.945 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 2.183      ;
; -2.938 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.730     ; 2.175      ;
; -2.938 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.730     ; 2.175      ;
; -2.938 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.179      ;
; -2.935 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.725     ; 2.177      ;
; -2.935 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.725     ; 2.177      ;
; -2.932 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.173      ;
; -2.931 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.725     ; 2.173      ;
; -2.927 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.170      ;
; -2.908 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.151      ;
; -2.907 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.733     ; 2.141      ;
; -2.905 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 2.143      ;
; -2.903 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 2.147      ;
; -2.896 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.731     ; 2.132      ;
; -2.890 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.728     ; 2.129      ;
; -2.884 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.127      ;
; -2.880 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.123      ;
; -2.876 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.117      ;
; -2.865 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.108      ;
; -2.859 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.727     ; 2.099      ;
; -2.859 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 2.097      ;
; -2.854 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.725     ; 2.096      ;
; -2.851 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.727     ; 2.091      ;
; -2.848 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.091      ;
; -2.848 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.091      ;
; -2.848 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 2.086      ;
; -2.847 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 2.090      ;
; -2.833 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 2.074      ;
; -2.826 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 2.070      ;
; -2.820 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.731     ; 2.056      ;
; -2.819 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.553     ; 2.233      ;
; -2.815 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.731     ; 2.051      ;
; -2.790 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 2.034      ;
; -2.784 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.727     ; 2.024      ;
; -2.777 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.553     ; 2.191      ;
; -2.774 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 2.012      ;
; -2.765 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 2.181      ;
; -2.748 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 1.992      ;
; -2.729 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 1.967      ;
; -2.720 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 2.136      ;
; -2.719 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.727     ; 1.959      ;
; -2.713 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 1.954      ;
; -2.712 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 2.128      ;
; -2.711 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 2.127      ;
; -2.672 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.727     ; 1.912      ;
; -2.668 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 1.906      ;
; -2.631 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 2.047      ;
; -2.604 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.728     ; 1.843      ;
; -2.521 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.552     ; 1.936      ;
; -2.521 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.552     ; 1.936      ;
; -2.518 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 1.934      ;
; -2.306 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 1.549      ;
; -2.306 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.724     ; 1.549      ;
; -2.272 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.726     ; 1.513      ;
; -2.169 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 1.407      ;
; -2.165 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.729     ; 1.403      ;
; -2.107 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11] ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.053      ;
; -2.107 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.053      ;
; -2.107 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.053      ;
; -2.107 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.053      ;
; -2.098 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11] ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.044      ;
; -2.098 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]  ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.044      ;
; -2.098 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]  ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.044      ;
; -2.098 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.041     ; 3.044      ;
; -2.096 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 1.512      ;
; -2.096 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11]  ; UARTCLK      ; HCLK        ; 1.000        ; -1.551     ; 1.512      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.053     ; 3.020      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]  ; HCLK         ; HCLK        ; 1.000        ; -0.053     ; 3.020      ;
; -2.086 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]  ; HCLK         ; HCLK        ; 1.000        ; -0.053     ; 3.020      ;
; -2.077 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][9]  ; HCLK         ; HCLK        ; 1.000        ; -0.053     ; 3.011      ;
; -2.077 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]  ; HCLK         ; HCLK        ; 1.000        ; -0.053     ; 3.011      ;
; -2.077 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]  ; HCLK         ; HCLK        ; 1.000        ; -0.053     ; 3.011      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11]  ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][9]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.062 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 3.006      ;
; -2.054 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                       ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7]   ; UARTCLK      ; HCLK        ; 1.000        ; -1.723     ; 1.298      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11]  ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][9]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
; -2.053 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8] ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3]   ; HCLK         ; HCLK        ; 1.000        ; -0.043     ; 2.997      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.878 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.560      ;
; -1.878 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.560      ;
; -1.878 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.560      ;
; -1.878 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.560      ;
; -1.878 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.560      ;
; -1.878 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.560      ;
; -1.842 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.524      ;
; -1.842 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.524      ;
; -1.842 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.524      ;
; -1.842 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.524      ;
; -1.842 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.524      ;
; -1.842 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.524      ;
; -1.820 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 2.156      ;
; -1.807 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.489      ;
; -1.807 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.489      ;
; -1.807 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.489      ;
; -1.807 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.489      ;
; -1.807 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.489      ;
; -1.807 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.489      ;
; -1.784 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 2.120      ;
; -1.762 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.444      ;
; -1.762 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.444      ;
; -1.762 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.444      ;
; -1.762 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.444      ;
; -1.762 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.444      ;
; -1.762 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.444      ;
; -1.749 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 2.085      ;
; -1.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.424      ;
; -1.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.424      ;
; -1.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.424      ;
; -1.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.424      ;
; -1.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.424      ;
; -1.742 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.424      ;
; -1.704 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 2.040      ;
; -1.694 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.376      ;
; -1.694 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.376      ;
; -1.694 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.376      ;
; -1.694 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.376      ;
; -1.694 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.376      ;
; -1.694 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.376      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.685 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[1] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.560      ;
; -1.684 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 2.020      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.649 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.524      ;
; -1.636 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 1.972      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.614 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[3] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.489      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.569 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[2] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.444      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.549 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[5] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.424      ;
; -1.528 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.210      ;
; -1.528 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.210      ;
; -1.528 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.210      ;
; -1.528 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.210      ;
; -1.528 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.210      ;
; -1.528 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.295     ; 2.210      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[4] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.376      ;
; -1.470 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 1.806      ;
; -1.426 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[7] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 1.762      ;
; -1.358 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[9] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.641     ; 1.694      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
; -1.335 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[6] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.000        ; -0.102     ; 2.210      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UARTCLK'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.673 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.294      ;
; -1.669 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.290      ;
; -1.591 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.212      ;
; -1.566 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.187      ;
; -1.526 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7       ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.467     ; 1.046      ;
; -1.525 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8       ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.467     ; 1.045      ;
; -1.524 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.467     ; 1.044      ;
; -1.516 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.137      ;
; -1.491 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.112      ;
; -1.417 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 1.038      ;
; -1.337 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.366     ; 0.958      ;
; -1.163 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.368     ; 0.782      ;
; -1.163 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.368     ; 0.782      ;
; -1.136 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.368     ; 0.755      ;
; -1.079 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 2.026      ;
; -1.069 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.367     ; 0.689      ;
; -1.048 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.995      ;
; -1.026 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.973      ;
; -1.015 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.959      ;
; -1.009 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.956      ;
; -0.994 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.042     ; 1.939      ;
; -0.993 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.937      ;
; -0.970 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; UARTCLK      ; UARTCLK     ; 1.000        ; -1.367     ; 0.590      ;
; -0.958 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.042     ; 1.903      ;
; -0.951 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][1]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.897      ;
; -0.951 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.897      ;
; -0.938 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 1.847      ;
; -0.937 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.039     ; 1.885      ;
; -0.936 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.883      ;
; -0.929 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.873      ;
; -0.929 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.873      ;
; -0.929 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.873      ;
; -0.929 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.873      ;
; -0.929 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.875      ;
; -0.924 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.042     ; 1.869      ;
; -0.919 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.039     ; 1.867      ;
; -0.916 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][4]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.860      ;
; -0.913 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.857      ;
; -0.910 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.854      ;
; -0.909 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 1.819      ;
; -0.904 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.848      ;
; -0.904 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.848      ;
; -0.903 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.850      ;
; -0.902 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][3]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 1.811      ;
; -0.899 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.846      ;
; -0.897 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.844      ;
; -0.897 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.841      ;
; -0.895 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]            ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.841      ;
; -0.894 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.841      ;
; -0.883 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.827      ;
; -0.881 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.825      ;
; -0.880 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.042     ; 1.825      ;
; -0.880 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.039     ; 1.828      ;
; -0.876 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.042     ; 1.821      ;
; -0.875 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.822      ;
; -0.873 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.039     ; 1.821      ;
; -0.872 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.815      ;
; -0.872 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.815      ;
; -0.872 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.815      ;
; -0.872 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.039     ; 1.820      ;
; -0.866 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.810      ;
; -0.865 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.809      ;
; -0.865 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.812      ;
; -0.864 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.810      ;
; -0.864 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.810      ;
; -0.864 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][1]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.810      ;
; -0.864 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.810      ;
; -0.861 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.808      ;
; -0.855 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.799      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.853 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.797      ;
; -0.851 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][1]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.794      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.793      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.793      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.793      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 1.793      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.794      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.794      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.794      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.794      ;
; -0.850 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 1.794      ;
; -0.849 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]          ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.796      ;
; -0.848 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.795      ;
; -0.848 ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]             ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 1.795      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.628 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 1.297      ;
; -1.551 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 1.219      ;
; -1.541 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.321     ; 1.208      ;
; -1.539 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 1.208      ;
; -1.539 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 1.151      ;
; -1.510 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 1.179      ;
; -1.501 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 1.169      ;
; -1.492 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 1.104      ;
; -1.490 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.321     ; 1.157      ;
; -1.488 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 1.157      ;
; -1.468 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 1.080      ;
; -1.447 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 1.116      ;
; -1.436 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 1.105      ;
; -1.421 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.318     ; 1.091      ;
; -1.421 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 1.090      ;
; -1.402 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 1.014      ;
; -1.385 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 1.054      ;
; -1.381 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.298     ; 0.994      ;
; -1.367 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 0.979      ;
; -1.365 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.321     ; 1.032      ;
; -1.363 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 1.032      ;
; -1.360 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 1.028      ;
; -1.325 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.318     ; 0.995      ;
; -1.321 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 0.990      ;
; -1.309 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 0.921      ;
; -1.308 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 0.941      ;
; -1.307 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.299     ; 0.919      ;
; -1.305 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.321     ; 0.972      ;
; -1.303 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 0.972      ;
; -1.300 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 0.969      ;
; -1.298 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 0.931      ;
; -1.284 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.418     ; 0.916      ;
; -1.253 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.321     ; 0.920      ;
; -1.251 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 0.920      ;
; -1.230 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.416     ; 0.864      ;
; -1.208 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.410     ; 0.942      ;
; -1.181 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.411     ; 0.914      ;
; -1.161 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.318     ; 0.831      ;
; -1.145 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.318     ; 0.815      ;
; -1.122 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.411     ; 0.855      ;
; -1.084 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 0.753      ;
; -1.051 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.411     ; 0.784      ;
; -1.038 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.321     ; 0.705      ;
; -1.033 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 0.702      ;
; -0.980 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 0.648      ;
; -0.908 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.319     ; 0.578      ;
; -0.892 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.320     ; 0.560      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; -1.174 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.448     ; 0.551      ;
; -1.051 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.490     ; 0.550      ;
; -1.037 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.490     ; 0.535      ;
; -0.916 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.565     ; 0.401      ;
; -0.892 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.566     ; 0.300      ;
; -0.890 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.566     ; 0.300      ;
; -0.886 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.566     ; 0.300      ;
; -0.885 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.565     ; 0.300      ;
; -0.616 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.270     ; 0.406      ;
; -0.590 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.223     ; 0.426      ;
; -0.589 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.220     ; 0.430      ;
; -0.545 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.095     ; 0.449      ;
; -0.469 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.076     ; 0.392      ;
; -0.467 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.077     ; 0.389      ;
; -0.371 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.141     ; 0.383      ;
; -0.315 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; 0.500        ; -0.075     ; 0.402      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.552 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.653      ; 0.585      ;
; 0.012  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.612      ; 0.570      ;
; 0.012  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.615      ; 0.575      ;
; 0.014  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.620      ; 0.576      ;
; 0.020  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.621      ; 0.571      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.620      ; 0.572      ;
; 0.178  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.548      ; 0.407      ;
; 0.179  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.550      ; 0.401      ;
; 0.256  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.664      ; 0.329      ;
; 0.274  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.630      ; 0.332      ;
; 0.274  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.632      ; 0.328      ;
; 0.282  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.633      ; 0.329      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.067 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.181      ; 0.300      ;
; -0.067 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.179      ; 0.300      ;
; -0.066 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.179      ; 0.300      ;
; -0.062 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.182      ; 0.300      ;
; -0.061 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.185      ; 0.300      ;
; -0.061 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.185      ; 0.300      ;
; -0.059 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.186      ; 0.300      ;
; -0.058 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.186      ; 0.300      ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'stop_bit_twice'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; 0.227 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.583      ; 0.406      ;
; 0.253 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.630      ; 0.426      ;
; 0.254 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.633      ; 0.430      ;
; 0.298 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.758      ; 0.449      ;
; 0.374 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.777      ; 0.392      ;
; 0.376 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.776      ; 0.389      ;
; 0.472 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.712      ; 0.383      ;
; 0.528 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; 0.500        ; 0.778      ; 0.402      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.093 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.520      ; 1.646      ;
; -1.667 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.519      ; 2.071      ;
; -1.662 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 3.519      ; 2.076      ;
; -1.598 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.520      ; 1.641      ;
; -1.467 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 2.191      ; 0.943      ;
; -1.362 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 2.191      ; 1.048      ;
; -1.316 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 2.087      ; 0.990      ;
; -1.316 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 2.087      ; 0.990      ;
; -1.314 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 2.087      ; 0.992      ;
; -1.068 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.519      ; 2.170      ;
; -1.020 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 3.519      ; 2.218      ;
; -0.863 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 2.191      ; 1.047      ;
; -0.793 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 2.191      ; 1.117      ;
; -0.771 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 2.087      ; 1.035      ;
; -0.771 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 2.087      ; 1.035      ;
; -0.770 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; -0.500       ; 2.087      ; 1.036      ;
; -0.405 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1         ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 3.520      ; 3.239      ;
; -0.356 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE           ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 3.521      ; 3.289      ;
; -0.341 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.729      ; 1.512      ;
; -0.289 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.597      ; 0.422      ;
; -0.286 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.601      ; 0.429      ;
; -0.283 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.728      ; 1.569      ;
; -0.283 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.600      ; 0.431      ;
; -0.280 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.597      ; 0.431      ;
; -0.271 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.532      ; 0.375      ;
; -0.261 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.728      ; 1.591      ;
; -0.261 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.533      ; 0.386      ;
; -0.259 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.536      ; 0.391      ;
; -0.251 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]            ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; UARTCLK     ; 0.000        ; 0.554      ; 0.417      ;
; -0.217 ; stop_bit_twice                                                                      ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; stop_bit_twice                                                      ; UARTCLK     ; 0.000        ; 3.519      ; 3.426      ;
; -0.214 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.636      ;
; -0.203 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.727      ; 1.648      ;
; -0.193 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.728      ; 1.659      ;
; -0.134 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.725      ; 1.715      ;
; -0.113 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.727      ; 1.738      ;
; -0.083 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.772      ;
; -0.068 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.806      ;
; -0.059 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.815      ;
; -0.056 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.799      ;
; -0.055 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; UARTCLK                                                             ; UARTCLK     ; 0.000        ; 1.469      ; 1.498      ;
; -0.054 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.820      ;
; -0.053 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.727      ; 1.798      ;
; -0.053 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.727      ; 1.798      ;
; -0.049 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.728      ; 1.803      ;
; -0.043 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.691      ; 1.772      ;
; -0.041 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.730      ; 1.813      ;
; -0.039 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.835      ;
; -0.035 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.820      ;
; -0.034 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.821      ;
; -0.021 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.834      ;
; -0.021 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.834      ;
; -0.019 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.691      ; 1.796      ;
; -0.016 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.691      ; 1.799      ;
; -0.016 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.839      ;
; -0.015 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.724      ; 1.833      ;
; -0.015 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.724      ; 1.833      ;
; -0.013 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.861      ;
; -0.006 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.849      ;
; -0.006 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.849      ;
; -0.006 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.849      ;
; -0.006 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.849      ;
; -0.003 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.752      ; 1.873      ;
; -0.003 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.847      ;
; -0.003 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.847      ;
; -0.001 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.854      ;
; -0.001 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.854      ;
; -0.001 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.854      ;
; -0.001 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.854      ;
; 0.002  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.730      ; 1.856      ;
; 0.002  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.876      ;
; 0.003  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.750      ; 1.877      ;
; 0.009  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR          ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.727      ; 1.860      ;
; 0.010  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.689      ; 1.823      ;
; 0.010  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.689      ; 1.823      ;
; 0.010  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.689      ; 1.823      ;
; 0.010  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.689      ; 1.823      ;
; 0.010  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.865      ;
; 0.014  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5      ; UARTCLK                                                             ; UARTCLK     ; 0.000        ; 1.469      ; 1.567      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.016  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.726      ; 1.866      ;
; 0.019  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.743      ; 1.886      ;
; 0.020  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.743      ; 1.887      ;
; 0.023  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                 ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.691      ; 1.838      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]           ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.743      ; 1.892      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]     ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.880      ;
; 0.025  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.880      ;
; 0.026  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                    ; APB_UART:APB_UART_BLOCK|state_i[0]                                       ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.694      ; 1.844      ;
; 0.027  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.882      ;
; 0.027  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.882      ;
; 0.027  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.882      ;
; 0.027  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.882      ;
; 0.027  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.731      ; 1.882      ;
; 0.029  ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                    ; APB_UART:APB_UART_BLOCK|state_i[1]                                       ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.694      ; 1.847      ;
; 0.032  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1]            ; HCLK                                                                ; UARTCLK     ; 0.000        ; 1.743      ; 1.899      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'HCLK'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.277 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK        ; 0.000        ; 1.904      ; 1.846      ;
; -0.245 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                                      ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.860      ; 1.834      ;
; -0.214 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.860      ; 1.865      ;
; -0.210 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                                       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.860      ; 1.869      ;
; -0.203 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.860      ; 1.876      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.064 ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK        ; 0.000        ; 1.872      ; 2.027      ;
; -0.029 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.901      ; 2.091      ;
; 0.047  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                          ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.870      ; 2.136      ;
; 0.057  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][10]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.860      ; 2.136      ;
; 0.057  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][11]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.860      ; 2.136      ;
; 0.057  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][8]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.860      ; 2.136      ;
; 0.057  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][5]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.860      ; 2.136      ;
; 0.057  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][9]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.860      ; 2.136      ;
; 0.067  ; stop_bit_twice                                                                                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]                      ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 1.861      ; 2.052      ;
; 0.076  ; stop_bit_twice                                                                                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]                      ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 1.861      ; 2.061      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][10]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][8]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][5]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][7]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][6]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][9]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.078  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][4]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.162      ;
; 0.087  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.901      ; 2.207      ;
; 0.087  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.901      ; 2.207      ;
; 0.087  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.901      ; 2.207      ;
; 0.087  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.901      ; 2.207      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][0]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][10]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][11]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][8]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][5]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][7]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][6]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][9]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][2]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][1]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][3]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.088  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][4]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.170      ;
; 0.097  ; stop_bit_twice                                                                                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; stop_bit_twice                                                                                              ; HCLK        ; 0.000        ; 1.865      ; 2.086      ;
; 0.100  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][2]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.867      ; 2.186      ;
; 0.100  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][1]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.867      ; 2.186      ;
; 0.100  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][3]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.867      ; 2.186      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][0]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][10]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][11]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][8]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][5]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][7]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][6]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][9]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][2]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][1]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][3]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.102  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][4]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.863      ; 2.184      ;
; 0.103  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.870      ; 2.192      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][0]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][10]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][11]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][8]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][5]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][7]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][6]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][9]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][2]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][1]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][3]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.106  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][4]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.190      ;
; 0.107  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][2]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.867      ; 2.193      ;
; 0.107  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][1]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.867      ; 2.193      ;
; 0.107  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][3]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.867      ; 2.193      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][0]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][10]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][10]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][11]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][8]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][8]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][5]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][5]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][7]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][7]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][6]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][6]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][9]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][9]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][1]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][3]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][4]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.865      ; 2.202      ;
; 0.118  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][4]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.858      ; 2.195      ;
; 0.126  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][11]                              ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.857      ; 2.202      ;
; 0.127  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][11]                               ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.854      ; 2.200      ;
; 0.127  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][5]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.854      ; 2.200      ;
; 0.127  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][7]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.854      ; 2.200      ;
; 0.127  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][9]                                ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK        ; 0.000        ; 1.854      ; 2.200      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'stop_bit_twice'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                  ; Launch Clock                                                        ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+
; -0.256 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.052      ; 0.326      ;
; -0.240 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.050      ; 0.340      ;
; -0.234 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.051      ; 0.347      ;
; -0.184 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 0.982      ; 0.328      ;
; -0.175 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 1.032      ; 0.387      ;
; -0.053 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 0.904      ; 0.381      ;
; -0.053 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 0.907      ; 0.384      ;
; -0.052 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; stop_bit_twice ; -0.500       ; 0.861      ; 0.339      ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.085 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.842      ; 0.287      ;
; -0.050 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.807      ; 0.287      ;
; -0.050 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.806      ; 0.286      ;
; -0.045 ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.804      ; 0.289      ;
; 0.097  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.720      ; 0.347      ;
; 0.107  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.718      ; 0.355      ;
; 0.147  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.830      ; 0.507      ;
; 0.174  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.794      ; 0.498      ;
; 0.178  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.794      ; 0.502      ;
; 0.180  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.789      ; 0.499      ;
; 0.181  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.793      ; 0.504      ;
; 0.181  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; HCLK         ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.785      ; 0.496      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.201 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.022      ; 0.307      ;
; 0.250 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.578      ;
; 0.260 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.588      ;
; 0.263 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.591      ;
; 0.288 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.423      ;
; 0.290 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.425      ;
; 0.294 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.429      ;
; 0.295 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.430      ;
; 0.295 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.430      ;
; 0.296 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.431      ;
; 0.302 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.429      ;
; 0.302 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.429      ;
; 0.302 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.430      ;
; 0.305 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.440      ;
; 0.313 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.641      ;
; 0.313 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.641      ;
; 0.316 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.644      ;
; 0.316 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.644      ;
; 0.326 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.654      ;
; 0.329 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.657      ;
; 0.329 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.657      ;
; 0.379 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.707      ;
; 0.379 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.707      ;
; 0.382 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.710      ;
; 0.382 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.710      ;
; 0.392 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.720      ;
; 0.392 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.720      ;
; 0.395 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.723      ;
; 0.395 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.723      ;
; 0.395 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.723      ;
; 0.437 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.572      ;
; 0.444 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.579      ;
; 0.445 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.773      ;
; 0.448 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.583      ;
; 0.448 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.776      ;
; 0.448 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.776      ;
; 0.451 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.586      ;
; 0.454 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.589      ;
; 0.457 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.592      ;
; 0.458 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.786      ;
; 0.458 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.786      ;
; 0.461 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.789      ;
; 0.461 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.789      ;
; 0.464 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.591      ;
; 0.507 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.642      ;
; 0.510 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.645      ;
; 0.511 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.839      ;
; 0.514 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.641      ;
; 0.514 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.842      ;
; 0.517 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.644      ;
; 0.518 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.653      ;
; 0.520 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.655      ;
; 0.523 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.658      ;
; 0.524 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.852      ;
; 0.527 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.654      ;
; 0.527 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.855      ;
; 0.527 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.654      ;
; 0.530 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.657      ;
; 0.575 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.710      ;
; 0.577 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.905      ;
; 0.580 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.707      ;
; 0.580 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.244      ; 0.908      ;
; 0.583 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.710      ;
; 0.593 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.720      ;
; 0.638 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.773      ;
; 0.641 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.776      ;
; 0.644 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.578      ;
; 0.646 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.043      ; 0.773      ;
; 0.653 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.587      ;
; 0.653 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.788      ;
; 0.656 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.590      ;
; 0.704 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.839      ;
; 0.707 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.641      ;
; 0.707 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.842      ;
; 0.710 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.644      ;
; 0.716 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.851      ;
; 0.719 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.854      ;
; 0.722 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.656      ;
; 0.773 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.707      ;
; 0.782 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.917      ;
; 0.785 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.719      ;
; 0.785 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 0.920      ;
; 0.788 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.722      ;
; 0.851 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; -0.150     ; 0.785      ;
; 0.908 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.043      ;
; 0.908 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.043      ;
; 0.908 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.043      ;
; 0.908 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.043      ;
; 0.927 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.062      ;
; 0.927 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.062      ;
; 0.927 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.062      ;
; 0.927 ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 0.000        ; 0.051      ; 1.062      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                          ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.404 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.342      ; 0.276      ;
; 0.404 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.342      ; 0.276      ;
; 0.405 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.341      ; 0.276      ;
; 0.405 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.341      ; 0.276      ;
; 0.408 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.338      ; 0.276      ;
; 0.409 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.337      ; 0.276      ;
; 0.411 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.335      ; 0.276      ;
; 0.411 ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; HCLK         ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.335      ; 0.276      ;
+-------+----------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.662 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.144      ; 0.326      ;
; 0.678 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.142      ; 0.340      ;
; 0.684 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.143      ; 0.347      ;
; 0.734 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.074      ; 0.328      ;
; 0.743 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; 0.124      ; 0.387      ;
; 0.865 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.004     ; 0.381      ;
; 0.865 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.001     ; 0.384      ;
; 0.866 ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.047     ; 0.339      ;
; 1.048 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.302     ; 0.276      ;
; 1.048 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.302     ; 0.276      ;
; 1.048 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.302     ; 0.276      ;
; 1.048 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.302     ; 0.276      ;
; 1.120 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.302     ; 0.348      ;
; 1.145 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.177     ; 0.498      ;
; 1.181 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.223     ; 0.488      ;
; 1.190 ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                             ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; -0.500       ; -0.223     ; 0.497      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.155 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.503      ;
; 1.175 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.184     ; 0.521      ;
; 1.232 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.184     ; 0.578      ;
; 1.282 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.629      ;
; 1.283 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 0.628      ;
; 1.331 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.678      ;
; 1.351 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.699      ;
; 1.363 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.711      ;
; 1.418 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 0.788      ;
; 1.433 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.780      ;
; 1.435 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 0.780      ;
; 1.464 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.279     ; 0.715      ;
; 1.478 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.159     ; 0.849      ;
; 1.495 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.279     ; 0.746      ;
; 1.502 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 0.872      ;
; 1.511 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.858      ;
; 1.512 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 0.882      ;
; 1.514 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.284     ; 0.760      ;
; 1.521 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.869      ;
; 1.529 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.876      ;
; 1.541 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.279     ; 0.792      ;
; 1.549 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.896      ;
; 1.551 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.277     ; 0.804      ;
; 1.552 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 0.922      ;
; 1.556 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.903      ;
; 1.560 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 0.905      ;
; 1.568 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 0.938      ;
; 1.572 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.285     ; 0.817      ;
; 1.583 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.930      ;
; 1.585 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 0.930      ;
; 1.597 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                   ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.945      ;
; 1.603 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 0.973      ;
; 1.611 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.958      ;
; 1.611 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.287     ; 0.854      ;
; 1.633 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 0.980      ;
; 1.635 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 0.980      ;
; 1.640 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.285     ; 0.885      ;
; 1.666 ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 1.011      ;
; 1.668 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 1.015      ;
; 1.684 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 1.031      ;
; 1.686 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 1.031      ;
; 1.710 ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 1.055      ;
; 1.735 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.160     ; 1.105      ;
; 1.770 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 1.117      ;
; 1.814 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 1.161      ;
; 1.816 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 1.161      ;
; 1.832 ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; HCLK         ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.183     ; 1.179      ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'HCLK'                                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; HCLK  ; Rise       ; HCLK                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; HCLK  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]           ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|state_i[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'stop_bit_twice'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; stop_bit_twice ; Rise       ; stop_bit_twice                                                           ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|datac                    ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|combout                  ;
; 0.035  ; 0.035        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                  ;
; 0.040  ; 0.040        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|datad                    ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.110  ; 0.110        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                      ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                      ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                      ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                      ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                      ;
; 0.115  ; 0.115        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]          ;
; 0.115  ; 0.115        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk            ;
; 0.115  ; 0.115        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                      ;
; 0.115  ; 0.115        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                      ;
; 0.116  ; 0.116        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; stop_bit_twice~input|o                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; stop_bit_twice~input|i                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Rise       ; stop_bit_twice~input|i                                                   ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; stop_bit_twice~input|o                                                   ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.884  ; 0.884        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]          ;
; 0.884  ; 0.884        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk            ;
; 0.884  ; 0.884        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                      ;
; 0.884  ; 0.884        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                      ;
; 0.884  ; 0.884        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                      ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.885  ; 0.885        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                      ;
; 0.885  ; 0.885        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                      ;
; 0.885  ; 0.885        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                      ;
; 0.885  ; 0.885        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                      ;
; 0.888  ; 0.888        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                      ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.958  ; 0.958        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|datad                    ;
; 0.962  ; 0.962        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                  ;
; 0.980  ; 0.980        ; 0.000          ; Low Pulse Width  ; stop_bit_twice ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|combout                  ;
; 0.985  ; 0.985        ; 0.000          ; High Pulse Width ; stop_bit_twice ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0|datac                    ;
+--------+--------------+----------------+------------------+----------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out'                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]  ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]  ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]  ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]  ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]  ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]  ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]  ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]  ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel|clk                                   ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|inclk[0]    ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|outclk      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]|clk                           ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]|clk                          ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]|clk                          ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]|clk                          ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]|clk                           ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]|clk                           ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]|clk                           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]|clk                           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]|clk                           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]|clk                           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]|clk                           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]|clk                           ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out|q                   ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]|clk                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]|clk                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]|clk                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]|clk                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]|clk                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]|clk                           ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]|clk                           ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]|clk                          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]|clk                          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]|clk                          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]|clk                           ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]|clk                           ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]|clk                           ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|inclk[0]    ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl|outclk      ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; Rise       ; APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel|clk                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5'                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                               ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datab                      ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                      ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datac                      ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|inclk[0]             ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|outclk               ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                      ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                      ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                      ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                      ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                      ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                    ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|dataa                      ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|combout                     ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|datac                       ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|datab                                ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|combout                              ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                        ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                        ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                        ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                        ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]            ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk              ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                        ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                        ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                        ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5|q                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5|q                      ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                        ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|inclk[0]            ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl|outclk              ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                        ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                        ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datad                        ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                        ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                        ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                        ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                        ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|combout                              ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0|datab                                ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|datac                       ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3|combout                     ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|dataa                      ;
; 0.589 ; 0.589        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1|combout                    ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.655 ; 0.655        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.659 ; 0.659        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                      ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                      ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                      ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                      ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                      ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|inclk[0]             ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl|outclk               ;
; 0.666 ; 0.666        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                      ;
; 0.666 ; 0.666        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datac                      ;
; 0.669 ; 0.669        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.669 ; 0.669        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Fall       ; APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.669 ; 0.669        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 ; Rise       ; APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datab                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|dataa                           ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                           ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                           ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                  ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                           ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                           ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datac                          ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                           ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                           ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                           ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                          ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                           ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datad                           ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                 ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.624 ; 0.624        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.625 ; 0.625        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                           ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                           ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datad                           ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                          ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datac                          ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                           ;
; 0.631 ; 0.631        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                           ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                           ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                           ;
; 0.633 ; 0.633        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.633 ; 0.633        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.633 ; 0.633        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                           ;
; 0.633 ; 0.633        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                           ;
; 0.633 ; 0.633        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                  ;
; 0.633 ; 0.633        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                    ;
; 0.634 ; 0.634        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|dataa                           ;
; 0.636 ; 0.636        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                       ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                       ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                       ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                       ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                       ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                       ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                       ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                       ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]          ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk            ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.399 ; 0.399        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.399 ; 0.399        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.399 ; 0.399        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg|q                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg|q                         ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.599 ; 0.599        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]          ;
; 0.599 ; 0.599        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk            ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                       ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                       ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                       ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                       ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                       ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                       ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                       ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                              ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datac                      ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datac                     ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                      ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]            ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk              ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datab                     ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                     ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                     ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                           ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                     ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                     ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datab                     ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]            ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk              ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datac                     ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datac                      ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                      ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1.776  ; 2.428  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.339  ; 2.046  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.186  ; 1.912  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.105  ; 1.801  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.339  ; 2.046  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 1.256  ; 1.879  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; 2.753  ; 3.463  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; 2.343  ; 3.047  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; 2.592  ; 3.323  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; 2.753  ; 3.463  ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; 2.226  ; 2.791  ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; 1.089  ; 1.302  ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; 2.340  ; 2.921  ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; 2.269  ; 2.843  ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; 2.269  ; 2.843  ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; 1.218  ; 1.884  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; 1.055  ; 1.709  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; 1.037  ; 1.683  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; 0.928  ; 1.561  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; 1.218  ; 1.884  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; 1.079  ; 1.735  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; 1.034  ; 1.687  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; 1.106  ; 1.769  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; 1.106  ; 1.767  ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; 2.015  ; 2.625  ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; 2.132  ; 2.680  ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; 1.660  ; 2.414  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; 1.660  ; 2.414  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; 1.403  ; 2.121  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; 1.089  ; 1.798  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; 1.028  ; 1.709  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; 0.964  ; 1.644  ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; 6.391  ; 6.527  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; 6.375  ; 6.499  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; 6.292  ; 6.411  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; 6.231  ; 6.355  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; 4.886  ; 5.310  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; 4.778  ; 5.198  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; 6.391  ; 6.527  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; 4.409  ; 5.083  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; 4.467  ; 5.128  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; 4.788  ; 5.422  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; 4.639  ; 5.336  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; 4.650  ; 5.276  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; 4.566  ; 5.175  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; 4.258  ; 4.865  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; 4.317  ; 4.947  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; 4.579  ; 5.202  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; 4.618  ; 5.237  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; 4.485  ; 5.119  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; 4.595  ; 5.199  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; 5.061  ; 5.448  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; 5.192  ; 5.621  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; 2.661  ; 3.476  ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; 2.661  ; 3.476  ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; 2.678  ; 3.382  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; 2.370  ; 3.054  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; 2.521  ; 3.210  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; 2.678  ; 3.382  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; 2.641  ; 3.276  ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; 1.956  ; 2.589  ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; 0.591  ; 1.076  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 0.766  ; 1.543  ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 0.766  ; 1.543  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 1.422  ; 2.062  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 1.243  ; 1.897  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.167  ; 1.817  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 1.422  ; 2.062  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 1.247  ; 1.924  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 0.759  ; 1.437  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 0.639  ; 1.228  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.490  ; 1.140  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 0.759  ; 1.437  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 0.699  ; 1.356  ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.039  ; 1.688  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; -0.667 ; 0.027  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; -0.667 ; 0.027  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; -0.716 ; -0.066 ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.359  ; 0.982  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.116 ; -1.761 ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.196 ; -0.842 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.269 ; -0.920 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.196 ; -0.842 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.402 ; -1.086 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.284 ; -0.932 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; -0.915 ; -1.589 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; -0.915 ; -1.589 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; -1.029 ; -1.697 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; -1.313 ; -1.990 ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; -0.858 ; -1.508 ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; -0.455 ; -0.653 ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; -0.736 ; -1.380 ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; -0.770 ; -1.398 ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; -0.770 ; -1.398 ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; -0.679 ; -1.301 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; -0.800 ; -1.443 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; -0.783 ; -1.420 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; -0.679 ; -1.301 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; -0.955 ; -1.611 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; -0.825 ; -1.470 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; -0.780 ; -1.422 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; -0.851 ; -1.501 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; -0.850 ; -1.500 ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; -0.938 ; -1.608 ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; -0.962 ; -1.601 ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; -0.687 ; -1.345 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; -0.780 ; -1.439 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; -1.018 ; -1.692 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; -0.806 ; -1.492 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; -0.752 ; -1.414 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; -0.687 ; -1.345 ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; -1.156 ; -1.790 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; -2.900 ; -3.159 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; -2.820 ; -3.074 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; -2.762 ; -3.021 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; -1.446 ; -2.190 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; -1.420 ; -2.086 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; -2.916 ; -3.186 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; -1.156 ; -1.790 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; -1.410 ; -2.138 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; -1.695 ; -2.434 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; -1.332 ; -1.928 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; -1.425 ; -2.157 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; -1.437 ; -2.166 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; -1.279 ; -1.980 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; -1.439 ; -2.010 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; -1.584 ; -2.155 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; -1.231 ; -1.830 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; -1.599 ; -2.174 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; -1.465 ; -2.112 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; -1.631 ; -2.122 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; -1.657 ; -2.293 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; -0.751 ; -1.418 ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; -0.751 ; -1.418 ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; -1.713 ; -2.359 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; -1.793 ; -2.446 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; -1.713 ; -2.359 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; -1.916 ; -2.595 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; -1.805 ; -2.454 ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; -1.325 ; -1.962 ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; -0.107 ; -0.595 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 0.276  ; -0.352 ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 0.276  ; -0.352 ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 0.717  ; 0.088  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 0.648  ; 0.008  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 0.717  ; 0.088  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 0.470  ; -0.174 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 0.646  ; -0.021 ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 0.378  ; -0.271 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 0.227  ; -0.411 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.378  ; -0.271 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 0.119  ; -0.539 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 0.151  ; -0.478 ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 0.961  ; 0.340  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; 1.048  ; 0.410  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; 1.005  ; 0.330  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; 1.048  ; 0.410  ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.365  ; -0.197 ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 5.776 ; 6.022 ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 5.097 ; 5.284 ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 5.004 ; 5.190 ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 5.696 ; 6.022 ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 5.776 ; 6.003 ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 4.711 ; 4.872 ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 4.951 ; 5.166 ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 5.418 ; 5.704 ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 4.842 ; 5.034 ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 4.591 ; 4.741 ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 5.497 ; 5.707 ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 4.865 ; 5.059 ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 5.190 ; 5.432 ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 5.396 ; 5.574 ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 4.945 ; 5.126 ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 4.945 ; 5.126 ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 5.910 ; 6.254 ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 5.900 ; 6.244 ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 5.910 ; 6.254 ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 5.363 ; 5.606 ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 5.321 ; 5.538 ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 4.686 ; 4.833 ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 5.043 ; 5.228 ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 4.996 ; 5.180 ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 4.390 ; 4.504 ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 5.102 ; 5.297 ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 4.590 ; 4.748 ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 5.075 ; 5.262 ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 5.423 ; 5.672 ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 5.569 ; 5.860 ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 4.379 ; 4.492 ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 4.516 ; 4.652 ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 5.846 ; 6.083 ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 5.250 ; 5.471 ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 5.169 ; 5.398 ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 4.870 ; 5.051 ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 4.909 ; 5.082 ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 5.190 ; 5.440 ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 4.971 ; 5.177 ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 4.785 ; 4.976 ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 4.738 ; 4.930 ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 4.834 ; 5.009 ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 5.072 ; 5.265 ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 4.632 ; 4.811 ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 5.238 ; 5.452 ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 4.547 ; 4.702 ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 4.422 ; 4.552 ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 4.716 ; 4.877 ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 4.589 ; 4.744 ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 8.765 ; 9.024 ; Rise       ; UARTCLK         ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 4.436 ; 4.581 ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 4.922 ; 5.103 ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 4.833 ; 5.013 ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 5.498 ; 5.812 ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 5.608 ; 5.829 ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 4.552 ; 4.707 ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 4.781 ; 4.989 ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 5.230 ; 5.506 ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 4.677 ; 4.862 ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 4.436 ; 4.581 ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 5.342 ; 5.546 ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 4.701 ; 4.888 ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 5.011 ; 5.244 ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 5.245 ; 5.418 ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 4.777 ; 4.951 ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 4.777 ; 4.951 ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 4.234 ; 4.343 ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 5.693 ; 6.025 ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 5.703 ; 6.035 ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 5.178 ; 5.412 ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 5.137 ; 5.346 ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 4.529 ; 4.670 ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 4.871 ; 5.049 ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 4.826 ; 5.003 ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 4.245 ; 4.354 ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 4.927 ; 5.114 ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 4.434 ; 4.587 ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 4.901 ; 5.081 ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 5.234 ; 5.473 ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 5.375 ; 5.655 ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 4.234 ; 4.343 ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 4.365 ; 4.495 ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 5.678 ; 5.908 ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 5.071 ; 5.284 ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 4.991 ; 5.211 ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 4.705 ; 4.879 ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 4.742 ; 4.909 ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 5.012 ; 5.253 ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 4.803 ; 5.001 ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 4.623 ; 4.807 ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 4.577 ; 4.762 ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 4.670 ; 4.838 ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 4.898 ; 5.084 ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 4.475 ; 4.648 ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 5.057 ; 5.264 ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 4.394 ; 4.543 ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 4.274 ; 4.400 ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 4.556 ; 4.711 ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 4.434 ; 4.584 ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 6.852 ; 7.083 ; Rise       ; UARTCLK         ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------+
; Propagation Delay                                       ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; parity_bit_mode ; UART_TXD    ; 6.049 ;    ;    ; 6.895 ;
+-----------------+-------------+-------+----+----+-------+


+---------------------------------------------------------+
; Minimum Propagation Delay                               ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; parity_bit_mode ; UART_TXD    ; 5.836 ;    ;    ; 6.666 ;
+-----------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -6.090    ; -3.544  ; N/A      ; N/A     ; -3.000              ;
;  AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; -0.606    ; 0.404   ; N/A      ; N/A     ; 0.393               ;
;  APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -4.091    ; 0.201   ; N/A      ; N/A     ; -1.000              ;
;  APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; -3.290    ; 1.155   ; N/A      ; N/A     ; 0.441               ;
;  APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -2.597    ; 0.662   ; N/A      ; N/A     ; 0.324               ;
;  APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -1.396    ; -0.332  ; N/A      ; N/A     ; 0.359               ;
;  HCLK                                                                                                        ; -6.090    ; -0.277  ; N/A      ; N/A     ; -3.000              ;
;  UARTCLK                                                                                                     ; -3.600    ; -3.544  ; N/A      ; N/A     ; -3.000              ;
;  stop_bit_twice                                                                                              ; 0.013     ; -0.751  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                                                              ; -2685.352 ; -32.104 ; 0.0      ; 0.0     ; -1031.56            ;
;  AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; -4.798    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -54.572   ; 0.000   ; N/A      ; N/A     ; -14.000             ;
;  APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; -17.936   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -27.431   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; -4.303    ; -1.148  ; N/A      ; N/A     ; 0.000               ;
;  HCLK                                                                                                        ; -1919.774 ; -1.690  ; N/A      ; N/A     ; -584.522            ;
;  UARTCLK                                                                                                     ; -656.538  ; -25.758 ; N/A      ; N/A     ; -430.038            ;
;  stop_bit_twice                                                                                              ; 0.000     ; -4.495  ; N/A      ; N/A     ; -3.000              ;
+--------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 3.161  ; 3.616  ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.610  ; 3.136  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.351  ; 2.910  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.182  ; 2.706  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.610  ; 3.136  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 2.427  ; 2.927  ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; 5.037  ; 5.610  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; 4.304  ; 4.880  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; 4.741  ; 5.366  ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; 5.037  ; 5.610  ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; 3.953  ; 4.356  ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; 1.939  ; 1.895  ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; 4.146  ; 4.582  ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; 3.994  ; 4.438  ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; 3.994  ; 4.438  ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; 2.274  ; 2.772  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; 1.980  ; 2.483  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; 1.967  ; 2.456  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; 1.717  ; 2.214  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; 2.274  ; 2.772  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; 1.992  ; 2.504  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; 1.943  ; 2.447  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; 2.023  ; 2.534  ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; 2.059  ; 2.573  ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; 3.647  ; 4.103  ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; 3.732  ; 4.167  ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; 3.033  ; 3.605  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; 3.033  ; 3.605  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; 2.573  ; 3.088  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; 2.036  ; 2.609  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; 1.976  ; 2.482  ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; 1.774  ; 2.324  ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; 10.887 ; 11.143 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; 10.840 ; 11.091 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; 10.675 ; 10.942 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; 10.558 ; 10.836 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; 8.500  ; 8.903  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; 8.270  ; 8.684  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; 10.887 ; 11.143 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; 7.802  ; 8.233  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; 7.871  ; 8.413  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; 8.345  ; 8.932  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; 8.265  ; 8.697  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; 8.086  ; 8.679  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; 7.935  ; 8.503  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; 7.420  ; 7.807  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; 7.509  ; 8.092  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; 7.994  ; 8.575  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; 8.070  ; 8.651  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; 7.818  ; 8.387  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; 7.997  ; 8.569  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; 8.831  ; 9.209  ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; 9.040  ; 9.451  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; 4.914  ; 5.465  ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; 4.914  ; 5.465  ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; 4.849  ; 5.363  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; 4.229  ; 4.780  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; 4.556  ; 5.053  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; 4.849  ; 5.363  ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; 4.733  ; 5.269  ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; 3.588  ; 4.059  ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; 1.227  ; 1.455  ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 1.488  ; 2.039  ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 1.488  ; 2.039  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 2.379  ; 2.873  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 2.069  ; 2.574  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.905  ; 2.415  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 2.379  ; 2.873  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 2.094  ; 2.643  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 1.338  ; 1.880  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 1.118  ; 1.610  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.873  ; 1.389  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 1.338  ; 1.880  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 1.303  ; 1.800  ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.792  ; 2.294  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; -0.667 ; 0.027  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; -0.667 ; 0.027  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; -0.716 ; -0.066 ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.530  ; 0.988  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port               ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; uart_mode_clk_sel       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; -1.116 ; -1.761 ; Rise       ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ;
; number_data_receive[*]  ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.196 ; -0.842 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[0] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.269 ; -0.920 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[1] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.196 ; -0.842 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[2] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.402 ; -1.086 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
;  number_data_receive[3] ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; -0.284 ; -0.932 ; Fall       ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ;
; HBURST[*]               ; HCLK                                                                                                        ; -0.915 ; -1.589 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[0]              ; HCLK                                                                                                        ; -0.915 ; -1.589 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[1]              ; HCLK                                                                                                        ; -1.029 ; -1.697 ; Rise       ; HCLK                                                                                                        ;
;  HBURST[2]              ; HCLK                                                                                                        ; -1.313 ; -1.990 ; Rise       ; HCLK                                                                                                        ;
; HREADYin                ; HCLK                                                                                                        ; -0.858 ; -1.508 ; Rise       ; HCLK                                                                                                        ;
; HRESETn                 ; HCLK                                                                                                        ; -0.455 ; -0.653 ; Rise       ; HCLK                                                                                                        ;
; HSELABPif               ; HCLK                                                                                                        ; -0.736 ; -1.380 ; Rise       ; HCLK                                                                                                        ;
; HTRANS[*]               ; HCLK                                                                                                        ; -0.770 ; -1.398 ; Rise       ; HCLK                                                                                                        ;
;  HTRANS[1]              ; HCLK                                                                                                        ; -0.770 ; -1.398 ; Rise       ; HCLK                                                                                                        ;
; HWDATA[*]               ; HCLK                                                                                                        ; -0.679 ; -1.301 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[0]              ; HCLK                                                                                                        ; -0.800 ; -1.443 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[1]              ; HCLK                                                                                                        ; -0.783 ; -1.420 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[2]              ; HCLK                                                                                                        ; -0.679 ; -1.301 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[3]              ; HCLK                                                                                                        ; -0.955 ; -1.611 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[4]              ; HCLK                                                                                                        ; -0.825 ; -1.470 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[5]              ; HCLK                                                                                                        ; -0.780 ; -1.422 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[6]              ; HCLK                                                                                                        ; -0.851 ; -1.501 ; Rise       ; HCLK                                                                                                        ;
;  HWDATA[7]              ; HCLK                                                                                                        ; -0.850 ; -1.500 ; Rise       ; HCLK                                                                                                        ;
; HWRITE                  ; HCLK                                                                                                        ; -0.938 ; -1.608 ; Rise       ; HCLK                                                                                                        ;
; UART_RXD                ; HCLK                                                                                                        ; -0.962 ; -1.601 ; Rise       ; HCLK                                                                                                        ;
; ctrl_i[*]               ; HCLK                                                                                                        ; -0.687 ; -1.345 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[0]              ; HCLK                                                                                                        ; -0.780 ; -1.439 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[1]              ; HCLK                                                                                                        ; -1.018 ; -1.692 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[4]              ; HCLK                                                                                                        ; -0.806 ; -1.492 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[5]              ; HCLK                                                                                                        ; -0.752 ; -1.414 ; Rise       ; HCLK                                                                                                        ;
;  ctrl_i[6]              ; HCLK                                                                                                        ; -0.687 ; -1.345 ; Rise       ; HCLK                                                                                                        ;
; desired_baud_rate[*]    ; HCLK                                                                                                        ; -1.156 ; -1.790 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[0]   ; HCLK                                                                                                        ; -2.900 ; -3.159 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[1]   ; HCLK                                                                                                        ; -2.820 ; -3.074 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[2]   ; HCLK                                                                                                        ; -2.762 ; -3.021 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[3]   ; HCLK                                                                                                        ; -1.446 ; -2.190 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[4]   ; HCLK                                                                                                        ; -1.420 ; -2.086 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[5]   ; HCLK                                                                                                        ; -2.916 ; -3.186 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[6]   ; HCLK                                                                                                        ; -1.156 ; -1.790 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[7]   ; HCLK                                                                                                        ; -1.410 ; -2.138 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[8]   ; HCLK                                                                                                        ; -1.695 ; -2.434 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[9]   ; HCLK                                                                                                        ; -1.332 ; -1.928 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[10]  ; HCLK                                                                                                        ; -1.425 ; -2.157 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[11]  ; HCLK                                                                                                        ; -1.437 ; -2.166 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[12]  ; HCLK                                                                                                        ; -1.279 ; -1.980 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[13]  ; HCLK                                                                                                        ; -1.439 ; -2.010 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[14]  ; HCLK                                                                                                        ; -1.584 ; -2.155 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[15]  ; HCLK                                                                                                        ; -1.231 ; -1.830 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[16]  ; HCLK                                                                                                        ; -1.599 ; -2.174 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[17]  ; HCLK                                                                                                        ; -1.465 ; -2.112 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[18]  ; HCLK                                                                                                        ; -1.631 ; -2.122 ; Rise       ; HCLK                                                                                                        ;
;  desired_baud_rate[19]  ; HCLK                                                                                                        ; -1.657 ; -2.293 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; HCLK                                                                                                        ; -0.751 ; -1.418 ; Rise       ; HCLK                                                                                                        ;
;  fifo_en[0]             ; HCLK                                                                                                        ; -0.751 ; -1.418 ; Rise       ; HCLK                                                                                                        ;
; number_data_receive[*]  ; HCLK                                                                                                        ; -1.713 ; -2.359 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[0] ; HCLK                                                                                                        ; -1.793 ; -2.446 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[1] ; HCLK                                                                                                        ; -1.713 ; -2.359 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[2] ; HCLK                                                                                                        ; -1.916 ; -2.595 ; Rise       ; HCLK                                                                                                        ;
;  number_data_receive[3] ; HCLK                                                                                                        ; -1.805 ; -2.454 ; Rise       ; HCLK                                                                                                        ;
; parity_bit_mode         ; HCLK                                                                                                        ; -1.325 ; -1.962 ; Rise       ; HCLK                                                                                                        ;
; stop_bit_twice          ; HCLK                                                                                                        ; -0.107 ; -0.595 ; Rise       ; HCLK                                                                                                        ;
; fifo_en[*]              ; UARTCLK                                                                                                     ; 0.462  ; 0.090  ; Rise       ; UARTCLK                                                                                                     ;
;  fifo_en[1]             ; UARTCLK                                                                                                     ; 0.462  ; 0.090  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_receive[*]  ; UARTCLK                                                                                                     ; 1.243  ; 0.868  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[0] ; UARTCLK                                                                                                     ; 1.111  ; 0.734  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[1] ; UARTCLK                                                                                                     ; 1.243  ; 0.868  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[2] ; UARTCLK                                                                                                     ; 0.822  ; 0.476  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_receive[3] ; UARTCLK                                                                                                     ; 1.090  ; 0.676  ; Rise       ; UARTCLK                                                                                                     ;
; number_data_trans[*]    ; UARTCLK                                                                                                     ; 0.643  ; 0.283  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[0]   ; UARTCLK                                                                                                     ; 0.416  ; 0.085  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[1]   ; UARTCLK                                                                                                     ; 0.643  ; 0.283  ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[2]   ; UARTCLK                                                                                                     ; 0.219  ; -0.112 ; Rise       ; UARTCLK                                                                                                     ;
;  number_data_trans[3]   ; UARTCLK                                                                                                     ; 0.301  ; -0.110 ; Rise       ; UARTCLK                                                                                                     ;
; parity_bit_mode         ; UARTCLK                                                                                                     ; 1.608  ; 1.218  ; Rise       ; UARTCLK                                                                                                     ;
; state_isr[*]            ; UARTCLK                                                                                                     ; 1.805  ; 1.373  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[0]           ; UARTCLK                                                                                                     ; 1.781  ; 1.316  ; Rise       ; UARTCLK                                                                                                     ;
;  state_isr[1]           ; UARTCLK                                                                                                     ; 1.805  ; 1.373  ; Rise       ; UARTCLK                                                                                                     ;
; stop_bit_twice          ; UARTCLK                                                                                                     ; 0.664  ; 0.295  ; Rise       ; UARTCLK                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 9.572  ; 9.723  ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 8.597  ; 8.611  ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 8.448  ; 8.469  ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 9.572  ; 9.723  ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 9.456  ; 9.594  ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 7.872  ; 7.958  ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 8.342  ; 8.431  ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 9.120  ; 9.310  ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 8.154  ; 8.227  ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 7.666  ; 7.767  ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 8.923  ; 9.103  ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 8.157  ; 8.246  ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 8.736  ; 8.864  ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 8.785  ; 8.926  ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 8.281  ; 8.323  ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 8.281  ; 8.323  ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 9.965  ; 10.152 ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 9.955  ; 10.142 ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 9.965  ; 10.152 ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 9.050  ; 9.095  ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 8.954  ; 8.984  ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 7.822  ; 7.878  ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 8.468  ; 8.493  ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 8.373  ; 8.445  ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 7.313  ; 7.375  ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 8.561  ; 8.595  ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 7.671  ; 7.770  ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 8.508  ; 8.535  ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 9.137  ; 9.221  ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 9.416  ; 9.499  ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 7.285  ; 7.349  ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 7.541  ; 7.624  ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 9.554  ; 9.691  ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 8.818  ; 8.865  ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 8.742  ; 8.830  ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 8.229  ; 8.266  ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 8.316  ; 8.313  ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 8.721  ; 8.865  ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 8.350  ; 8.448  ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 8.051  ; 8.124  ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 7.940  ; 8.049  ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 8.102  ; 8.182  ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 8.540  ; 8.594  ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 7.783  ; 7.844  ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 8.874  ; 8.882  ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 7.603  ; 7.663  ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 7.439  ; 7.458  ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 7.943  ; 7.979  ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 7.714  ; 7.751  ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 15.277 ; 15.322 ; Rise       ; UARTCLK         ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; HRDATA[*]   ; HCLK       ; 4.436 ; 4.581 ; Rise       ; HCLK            ;
;  HRDATA[0]  ; HCLK       ; 4.922 ; 5.103 ; Rise       ; HCLK            ;
;  HRDATA[1]  ; HCLK       ; 4.833 ; 5.013 ; Rise       ; HCLK            ;
;  HRDATA[2]  ; HCLK       ; 5.498 ; 5.812 ; Rise       ; HCLK            ;
;  HRDATA[3]  ; HCLK       ; 5.608 ; 5.829 ; Rise       ; HCLK            ;
;  HRDATA[4]  ; HCLK       ; 4.552 ; 4.707 ; Rise       ; HCLK            ;
;  HRDATA[5]  ; HCLK       ; 4.781 ; 4.989 ; Rise       ; HCLK            ;
;  HRDATA[6]  ; HCLK       ; 5.230 ; 5.506 ; Rise       ; HCLK            ;
;  HRDATA[7]  ; HCLK       ; 4.677 ; 4.862 ; Rise       ; HCLK            ;
;  HRDATA[8]  ; HCLK       ; 4.436 ; 4.581 ; Rise       ; HCLK            ;
;  HRDATA[9]  ; HCLK       ; 5.342 ; 5.546 ; Rise       ; HCLK            ;
;  HRDATA[10] ; HCLK       ; 4.701 ; 4.888 ; Rise       ; HCLK            ;
;  HRDATA[12] ; HCLK       ; 5.011 ; 5.244 ; Rise       ; HCLK            ;
; HREADYout   ; HCLK       ; 5.245 ; 5.418 ; Rise       ; HCLK            ;
; HRESP[*]    ; HCLK       ; 4.777 ; 4.951 ; Rise       ; HCLK            ;
;  HRESP[0]   ; HCLK       ; 4.777 ; 4.951 ; Rise       ; HCLK            ;
; PADDR[*]    ; HCLK       ; 4.234 ; 4.343 ; Rise       ; HCLK            ;
;  PADDR[0]   ; HCLK       ; 5.693 ; 6.025 ; Rise       ; HCLK            ;
;  PADDR[1]   ; HCLK       ; 5.703 ; 6.035 ; Rise       ; HCLK            ;
;  PADDR[2]   ; HCLK       ; 5.178 ; 5.412 ; Rise       ; HCLK            ;
;  PADDR[3]   ; HCLK       ; 5.137 ; 5.346 ; Rise       ; HCLK            ;
;  PADDR[4]   ; HCLK       ; 4.529 ; 4.670 ; Rise       ; HCLK            ;
;  PADDR[5]   ; HCLK       ; 4.871 ; 5.049 ; Rise       ; HCLK            ;
;  PADDR[6]   ; HCLK       ; 4.826 ; 5.003 ; Rise       ; HCLK            ;
;  PADDR[7]   ; HCLK       ; 4.245 ; 4.354 ; Rise       ; HCLK            ;
;  PADDR[8]   ; HCLK       ; 4.927 ; 5.114 ; Rise       ; HCLK            ;
;  PADDR[9]   ; HCLK       ; 4.434 ; 4.587 ; Rise       ; HCLK            ;
;  PADDR[10]  ; HCLK       ; 4.901 ; 5.081 ; Rise       ; HCLK            ;
;  PADDR[11]  ; HCLK       ; 5.234 ; 5.473 ; Rise       ; HCLK            ;
;  PADDR[12]  ; HCLK       ; 5.375 ; 5.655 ; Rise       ; HCLK            ;
;  PADDR[13]  ; HCLK       ; 4.234 ; 4.343 ; Rise       ; HCLK            ;
;  PADDR[14]  ; HCLK       ; 4.365 ; 4.495 ; Rise       ; HCLK            ;
;  PADDR[15]  ; HCLK       ; 5.678 ; 5.908 ; Rise       ; HCLK            ;
;  PADDR[16]  ; HCLK       ; 5.071 ; 5.284 ; Rise       ; HCLK            ;
;  PADDR[17]  ; HCLK       ; 4.991 ; 5.211 ; Rise       ; HCLK            ;
;  PADDR[18]  ; HCLK       ; 4.705 ; 4.879 ; Rise       ; HCLK            ;
;  PADDR[19]  ; HCLK       ; 4.742 ; 4.909 ; Rise       ; HCLK            ;
;  PADDR[20]  ; HCLK       ; 5.012 ; 5.253 ; Rise       ; HCLK            ;
;  PADDR[21]  ; HCLK       ; 4.803 ; 5.001 ; Rise       ; HCLK            ;
;  PADDR[22]  ; HCLK       ; 4.623 ; 4.807 ; Rise       ; HCLK            ;
;  PADDR[23]  ; HCLK       ; 4.577 ; 4.762 ; Rise       ; HCLK            ;
;  PADDR[24]  ; HCLK       ; 4.670 ; 4.838 ; Rise       ; HCLK            ;
;  PADDR[25]  ; HCLK       ; 4.898 ; 5.084 ; Rise       ; HCLK            ;
;  PADDR[26]  ; HCLK       ; 4.475 ; 4.648 ; Rise       ; HCLK            ;
;  PADDR[27]  ; HCLK       ; 5.057 ; 5.264 ; Rise       ; HCLK            ;
;  PADDR[28]  ; HCLK       ; 4.394 ; 4.543 ; Rise       ; HCLK            ;
;  PADDR[29]  ; HCLK       ; 4.274 ; 4.400 ; Rise       ; HCLK            ;
;  PADDR[30]  ; HCLK       ; 4.556 ; 4.711 ; Rise       ; HCLK            ;
;  PADDR[31]  ; HCLK       ; 4.434 ; 4.584 ; Rise       ; HCLK            ;
; UART_TXD    ; UARTCLK    ; 6.852 ; 7.083 ; Rise       ; UARTCLK         ;
+-------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+-----------------+-------------+--------+----+----+--------+
; Input Port      ; Output Port ; RR     ; RF ; FR ; FF     ;
+-----------------+-------------+--------+----+----+--------+
; parity_bit_mode ; UART_TXD    ; 10.408 ;    ;    ; 10.922 ;
+-----------------+-------------+--------+----+----+--------+


+---------------------------------------------------------+
; Minimum Progagation Delay                               ;
+-----------------+-------------+-------+----+----+-------+
; Input Port      ; Output Port ; RR    ; RF ; FR ; FF    ;
+-----------------+-------------+-------+----+----+-------+
; parity_bit_mode ; UART_TXD    ; 5.836 ;    ;    ; 6.666 ;
+-----------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HREADYout     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRESP[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRESP[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[16]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[17]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[18]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[19]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[20]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[21]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[22]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[23]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[24]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[25]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[26]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[27]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[28]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[29]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[30]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[31]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[17]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[18]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[19]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[20]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[21]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[22]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[23]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[24]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[25]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[26]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[27]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[28]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[29]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[30]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[31]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------+
; Input Transition Times                                                    ;
+------------------------+--------------+-----------------+-----------------+
; Pin                    ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------+--------------+-----------------+-----------------+
; HTRANS[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSIZES[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSIZES[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; parity_bit_mode        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HCLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HRESETn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_trans[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_trans[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_trans[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_trans[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stop_bit_twice         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HBURST[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HBURST[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HBURST[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[13]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[8]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[17]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[10]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[15]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[9]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[18]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[14]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[16]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[11]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[12]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; desired_baud_rate[19]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWRITE                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HTRANS[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSELABPif              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREADYin               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ctrl_i[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UARTCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_mode_clk_sel      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fifo_en[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fifo_en[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_receive[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_receive[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_receive[2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; number_data_receive[3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; state_isr[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; state_isr[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HWDATA[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HREADYout     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRESP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRESP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PADDR[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.99e-09 V                   ; 2.53 V              ; -0.0412 V           ; 0.279 V                              ; 0.088 V                              ; 1.14e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.99e-09 V                  ; 2.53 V             ; -0.0412 V          ; 0.279 V                             ; 0.088 V                             ; 1.14e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.21e-09 V                   ; 2.38 V              ; -0.0507 V           ; 0.161 V                              ; 0.093 V                              ; 2.91e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.21e-09 V                  ; 2.38 V             ; -0.0507 V          ; 0.161 V                             ; 0.093 V                             ; 2.91e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HREADYout     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; HRESP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRESP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PADDR[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.99e-07 V                   ; 2.39 V              ; -0.0291 V           ; 0.081 V                              ; 0.039 V                              ; 1.9e-10 s                   ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.99e-07 V                  ; 2.39 V             ; -0.0291 V          ; 0.081 V                             ; 0.039 V                             ; 1.9e-10 s                  ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.5e-07 V                    ; 2.35 V              ; -0.0159 V           ; 0.081 V                              ; 0.032 V                              ; 4.24e-10 s                  ; 3.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 8.5e-07 V                   ; 2.35 V             ; -0.0159 V          ; 0.081 V                             ; 0.032 V                             ; 4.24e-10 s                 ; 3.5e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HREADYout     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HRESP[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRESP[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HRDATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HRDATA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HRDATA[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HRDATA[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HRDATA[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HRDATA[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PADDR[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; HCLK                                                                                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0        ; 0        ; 8        ; 0        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 274      ; 0        ; 0        ; 0        ;
; HCLK                                                                                                        ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1246     ; 0        ; 0        ; 0        ;
; HCLK                                                                                                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 0        ; 0        ; 49       ; 0        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0        ; 8        ; 0        ; 0        ;
; UARTCLK                                                                                                     ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0        ; 0        ; 8        ; 0        ;
; HCLK                                                                                                        ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; 0        ; 0        ; 12       ; 0        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK                                                                                                        ; 13       ; 21       ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK                                                                                                        ; 1        ; 1        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK                                                                                                        ; 0        ; 6        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK                                                                                                        ; 397      ; 793      ; 0        ; 0        ;
; HCLK                                                                                                        ; HCLK                                                                                                        ; 9874     ; 0        ; 0        ; 0        ;
; stop_bit_twice                                                                                              ; HCLK                                                                                                        ; 17       ; 17       ; 0        ; 0        ;
; UARTCLK                                                                                                     ; HCLK                                                                                                        ; 406      ; 0        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; stop_bit_twice                                                                                              ; 0        ; 8        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; UARTCLK                                                                                                     ; 18       ; 10       ; 0        ; 0        ;
; HCLK                                                                                                        ; UARTCLK                                                                                                     ; 1623     ; 0        ; 0        ; 0        ;
; stop_bit_twice                                                                                              ; UARTCLK                                                                                                     ; 12       ; 4        ; 0        ; 0        ;
; UARTCLK                                                                                                     ; UARTCLK                                                                                                     ; 3580     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; HCLK                                                                                                        ; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; 0        ; 0        ; 8        ; 0        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 274      ; 0        ; 0        ; 0        ;
; HCLK                                                                                                        ; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; 1246     ; 0        ; 0        ; 0        ;
; HCLK                                                                                                        ; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; 0        ; 0        ; 49       ; 0        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0        ; 8        ; 0        ; 0        ;
; UARTCLK                                                                                                     ; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; 0        ; 0        ; 8        ; 0        ;
; HCLK                                                                                                        ; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; 0        ; 0        ; 12       ; 0        ;
; AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                                                    ; HCLK                                                                                                        ; 13       ; 21       ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out ; HCLK                                                                                                        ; 1        ; 1        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                          ; HCLK                                                                                                        ; 0        ; 6        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                         ; HCLK                                                                                                        ; 397      ; 793      ; 0        ; 0        ;
; HCLK                                                                                                        ; HCLK                                                                                                        ; 9874     ; 0        ; 0        ; 0        ;
; stop_bit_twice                                                                                              ; HCLK                                                                                                        ; 17       ; 17       ; 0        ; 0        ;
; UARTCLK                                                                                                     ; HCLK                                                                                                        ; 406      ; 0        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; stop_bit_twice                                                                                              ; 0        ; 8        ; 0        ; 0        ;
; APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                         ; UARTCLK                                                                                                     ; 18       ; 10       ; 0        ; 0        ;
; HCLK                                                                                                        ; UARTCLK                                                                                                     ; 1623     ; 0        ; 0        ; 0        ;
; stop_bit_twice                                                                                              ; UARTCLK                                                                                                     ; 12       ; 4        ; 0        ; 0        ;
; UARTCLK                                                                                                     ; UARTCLK                                                                                                     ; 3580     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 56    ; 56   ;
; Unconstrained Input Port Paths  ; 2260  ; 2260 ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 01:39:41 2024
Info: Command: quartus_sta Thesis_Project -c Thesis_Project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name UARTCLK UARTCLK
    Info (332105): create_clock -period 1.000 -name HCLK HCLK
    Info (332105): create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out
    Info (332105): create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT
    Info (332105): create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag
    Info (332105): create_clock -period 1.000 -name AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg
    Info (332105): create_clock -period 1.000 -name stop_bit_twice stop_bit_twice
    Info (332105): create_clock -period 1.000 -name APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.090     -1919.774 HCLK 
    Info (332119):    -4.091       -54.572 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):    -3.600      -656.538 UARTCLK 
    Info (332119):    -3.290       -17.936 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):    -2.597       -27.431 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):    -1.396        -4.303 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.606        -4.798 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.013         0.000 stop_bit_twice 
Info (332146): Worst-case hold slack is -3.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.544       -25.758 UARTCLK 
    Info (332119):    -0.751        -4.495 stop_bit_twice 
    Info (332119):    -0.332        -1.148 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.164        -0.703 HCLK 
    Info (332119):     0.382         0.000 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):     0.497         0.000 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.789         0.000 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):     1.723         0.000 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -575.000 HCLK 
    Info (332119):    -3.000      -338.000 UARTCLK 
    Info (332119):    -3.000        -3.000 stop_bit_twice 
    Info (332119):    -1.000       -14.000 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):     0.374         0.000 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):     0.413         0.000 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.418         0.000 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.462         0.000 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.436     -1664.682 HCLK 
    Info (332119):    -3.589       -47.728 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):    -3.133      -558.656 UARTCLK 
    Info (332119):    -2.951       -16.160 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):    -2.432       -24.722 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):    -1.257        -3.829 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.537        -4.246 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.154         0.000 stop_bit_twice 
Info (332146): Worst-case hold slack is -3.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.273       -25.470 UARTCLK 
    Info (332119):    -0.697        -4.255 stop_bit_twice 
    Info (332119):    -0.182        -0.576 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.161        -0.438 HCLK 
    Info (332119):     0.333         0.000 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):     0.540         0.000 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.732         0.000 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):     1.662         0.000 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -575.000 HCLK 
    Info (332119):    -3.000      -338.000 UARTCLK 
    Info (332119):    -3.000        -3.000 stop_bit_twice 
    Info (332119):    -1.000       -14.000 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):     0.366         0.000 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):     0.433         0.000 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.441         0.000 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):     0.453         0.000 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.041
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.041      -851.727 HCLK 
    Info (332119):    -1.878       -24.883 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):    -1.673      -231.794 UARTCLK 
    Info (332119):    -1.628        -8.763 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):    -1.174       -11.693 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):    -0.552        -0.552 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.067        -0.501 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.227         0.000 stop_bit_twice 
Info (332146): Worst-case hold slack is -2.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.093       -15.747 UARTCLK 
    Info (332119):    -0.277        -1.690 HCLK 
    Info (332119):    -0.256        -1.247 stop_bit_twice 
    Info (332119):    -0.085        -0.230 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.201         0.000 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):     0.404         0.000 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.662         0.000 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):     1.155         0.000 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -584.522 HCLK 
    Info (332119):    -3.000      -430.038 UARTCLK 
    Info (332119):    -3.000        -3.000 stop_bit_twice 
    Info (332119):    -1.000       -14.000 APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out 
    Info (332119):     0.324         0.000 APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5 
    Info (332119):     0.359         0.000 APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.393         0.000 AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.466         0.000 APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Thu Dec 05 01:39:45 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


