// Seed: 1509993310
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_18, id_19;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input wor id_7,
    input uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input logic id_11,
    input tri id_12,
    output tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    output wire id_16,
    output wor id_17,
    input tri1 id_18,
    output supply0 id_19,
    output tri1 id_20,
    input tri1 void id_21,
    input wor id_22,
    input supply1 id_23,
    id_35,
    input wor id_24,
    input wire id_25,
    output uwire id_26,
    output logic id_27,
    input supply0 id_28,
    output logic id_29,
    input logic id_30,
    output tri0 id_31,
    input tri0 id_32,
    input wire id_33
);
  wire id_36;
  initial id_27 <= id_30;
  assign id_4 = 1'b0;
  wire id_37, id_38;
  module_0 modCall_1 (
      id_35,
      id_38,
      id_36,
      id_37,
      id_37,
      id_37,
      id_38,
      id_38,
      id_36,
      id_36,
      id_38,
      id_37,
      id_35,
      id_38,
      id_38,
      id_36,
      id_35
  );
  assign id_20 = id_21;
  tranif0 (1, 1, -1 == 1);
  wire id_39;
  always id_29 <= id_11;
endmodule
