Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 13:38:31 2022
| Host         : LAPTOP-INGD5AP4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     71          
TIMING-16  Warning           Large setup violation           8           
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (253)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line53/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line53/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.912      -59.075                      8                  292        0.103        0.000                      0                  292        4.500        0.000                       0                   171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.912      -59.075                      8                  292        0.103        0.000                      0                  292        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack      -12.912ns,  Total Violation      -59.075ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.912ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.867ns  (logic 14.411ns (63.020%)  route 8.456ns (36.980%))
  Logic Levels:           41  (CARRY4=26 LUT3=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.518    18.213    ALU/B_reg_reg[1][5]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.526 r  ALU/ALU_Result0__195_carry_i_4/O
                         net (fo=1, routed)           0.000    18.526    ALU/ALU_Result0__195_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.059 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.059    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.288 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.506    19.794    ALU/B_reg_reg[1][4]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    20.104 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.104    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.637 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    20.637    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.866 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.487    21.353    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    21.663 r  ALU/ALU_Result0__249_carry_i_4/O
                         net (fo=1, routed)           0.000    21.663    ALU/ALU_Result0__249_carry_i_4_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.213 r  ALU/ALU_Result0__249_carry/CO[3]
                         net (fo=1, routed)           0.000    22.213    ALU/ALU_Result0__249_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.441 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.681    23.122    ALU/B_reg_reg[1][2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.313    23.435 r  ALU/ALU_Result0__276_carry_i_4/O
                         net (fo=1, routed)           0.000    23.435    ALU/ALU_Result0__276_carry_i_4_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.968 r  ALU/ALU_Result0__276_carry/CO[3]
                         net (fo=1, routed)           0.000    23.968    ALU/ALU_Result0__276_carry_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.197 r  ALU/ALU_Result0__276_carry__0/CO[2]
                         net (fo=10, routed)          0.505    24.702    ALU/B_reg_reg[1][1]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.310    25.012 r  ALU/ALU_Result0__303_carry_i_4/O
                         net (fo=1, routed)           0.000    25.012    ALU/ALU_Result0__303_carry_i_4_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.545 r  ALU/ALU_Result0__303_carry/CO[3]
                         net (fo=1, routed)           0.000    25.545    ALU/ALU_Result0__303_carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.774 r  ALU/ALU_Result0__303_carry__0/CO[2]
                         net (fo=10, routed)          0.506    26.280    ALU/B_reg_reg[1][0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.310    26.590 r  ALU/ALU_Result0__329_carry_i_4/O
                         net (fo=1, routed)           0.000    26.590    ALU/ALU_Result0__329_carry_i_4_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.123 r  ALU/ALU_Result0__329_carry/CO[3]
                         net (fo=1, routed)           0.000    27.123    ALU/ALU_Result0__329_carry_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.352 r  ALU/ALU_Result0__329_carry__0/CO[2]
                         net (fo=1, routed)           0.296    27.648    ALU/ALU_Result0__0[0]
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.310    27.958 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    27.958    ALU/ALU_Result[0]_i_1_n_0
    SLICE_X55Y24         FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.435    14.776    ALU/CLK
    SLICE_X55Y24         FDRE                                         r  ALU/ALU_Result_reg[0]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.031    15.046    ALU/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -27.958    
  -------------------------------------------------------------------
                         slack                                -12.912    

Slack (VIOLATED) :        -11.396ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.342ns  (logic 13.339ns (62.502%)  route 8.003ns (37.498%))
  Logic Levels:           38  (CARRY4=24 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.518    18.213    ALU/B_reg_reg[1][5]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.526 r  ALU/ALU_Result0__195_carry_i_4/O
                         net (fo=1, routed)           0.000    18.526    ALU/ALU_Result0__195_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.059 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.059    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.288 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.506    19.794    ALU/B_reg_reg[1][4]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    20.104 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.104    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.637 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    20.637    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.866 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.487    21.353    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    21.663 r  ALU/ALU_Result0__249_carry_i_4/O
                         net (fo=1, routed)           0.000    21.663    ALU/ALU_Result0__249_carry_i_4_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.213 r  ALU/ALU_Result0__249_carry/CO[3]
                         net (fo=1, routed)           0.000    22.213    ALU/ALU_Result0__249_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.441 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.681    23.122    ALU/B_reg_reg[1][2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.313    23.435 r  ALU/ALU_Result0__276_carry_i_4/O
                         net (fo=1, routed)           0.000    23.435    ALU/ALU_Result0__276_carry_i_4_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.968 r  ALU/ALU_Result0__276_carry/CO[3]
                         net (fo=1, routed)           0.000    23.968    ALU/ALU_Result0__276_carry_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.197 r  ALU/ALU_Result0__276_carry__0/CO[2]
                         net (fo=10, routed)          0.505    24.702    ALU/B_reg_reg[1][1]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.310    25.012 r  ALU/ALU_Result0__303_carry_i_4/O
                         net (fo=1, routed)           0.000    25.012    ALU/ALU_Result0__303_carry_i_4_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.545 r  ALU/ALU_Result0__303_carry/CO[3]
                         net (fo=1, routed)           0.000    25.545    ALU/ALU_Result0__303_carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.774 r  ALU/ALU_Result0__303_carry__0/CO[2]
                         net (fo=10, routed)          0.348    26.122    ALU/B_reg_reg[1][0]
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.310    26.432 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    26.432    ALU/ALU_Result[1]_i_1_n_0
    SLICE_X57Y22         FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.439    14.780    ALU/CLK
    SLICE_X57Y22         FDRE                                         r  ALU/ALU_Result_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.031    15.036    ALU/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -26.432    
  -------------------------------------------------------------------
                         slack                                -11.396    

Slack (VIOLATED) :        -10.003ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.965ns  (logic 12.267ns (61.443%)  route 7.698ns (38.557%))
  Logic Levels:           35  (CARRY4=22 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.518    18.213    ALU/B_reg_reg[1][5]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.526 r  ALU/ALU_Result0__195_carry_i_4/O
                         net (fo=1, routed)           0.000    18.526    ALU/ALU_Result0__195_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.059 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.059    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.288 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.506    19.794    ALU/B_reg_reg[1][4]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    20.104 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.104    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.637 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    20.637    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.866 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.487    21.353    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    21.663 r  ALU/ALU_Result0__249_carry_i_4/O
                         net (fo=1, routed)           0.000    21.663    ALU/ALU_Result0__249_carry_i_4_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.213 r  ALU/ALU_Result0__249_carry/CO[3]
                         net (fo=1, routed)           0.000    22.213    ALU/ALU_Result0__249_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.441 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.681    23.122    ALU/B_reg_reg[1][2]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.313    23.435 r  ALU/ALU_Result0__276_carry_i_4/O
                         net (fo=1, routed)           0.000    23.435    ALU/ALU_Result0__276_carry_i_4_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.968 r  ALU/ALU_Result0__276_carry/CO[3]
                         net (fo=1, routed)           0.000    23.968    ALU/ALU_Result0__276_carry_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.197 r  ALU/ALU_Result0__276_carry__0/CO[2]
                         net (fo=10, routed)          0.548    24.745    ALU/B_reg_reg[1][1]
    SLICE_X55Y20         LUT5 (Prop_lut5_I0_O)        0.310    25.055 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    25.055    ALU/ALU_Result[2]_i_1_n_0
    SLICE_X55Y20         FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.441    14.782    ALU/CLK
    SLICE_X55Y20         FDRE                                         r  ALU/ALU_Result_reg[2]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y20         FDRE (Setup_fdre_C_D)        0.031    15.052    ALU/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -25.055    
  -------------------------------------------------------------------
                         slack                                -10.003    

Slack (VIOLATED) :        -8.177ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.126ns  (logic 11.195ns (61.763%)  route 6.931ns (38.237%))
  Logic Levels:           32  (CARRY4=20 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.518    18.213    ALU/B_reg_reg[1][5]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.526 r  ALU/ALU_Result0__195_carry_i_4/O
                         net (fo=1, routed)           0.000    18.526    ALU/ALU_Result0__195_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.059 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.059    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.288 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.506    19.794    ALU/B_reg_reg[1][4]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    20.104 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.104    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.637 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    20.637    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.866 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.487    21.353    ALU/B_reg_reg[1][3]
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.310    21.663 r  ALU/ALU_Result0__249_carry_i_4/O
                         net (fo=1, routed)           0.000    21.663    ALU/ALU_Result0__249_carry_i_4_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.213 r  ALU/ALU_Result0__249_carry/CO[3]
                         net (fo=1, routed)           0.000    22.213    ALU/ALU_Result0__249_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.441 r  ALU/ALU_Result0__249_carry__0/CO[2]
                         net (fo=10, routed)          0.462    22.903    ALU/B_reg_reg[1][2]
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.313    23.216 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    23.216    ALU/ALU_Result[3]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.441    14.782    ALU/CLK
    SLICE_X51Y20         FDRE                                         r  ALU/ALU_Result_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.032    15.039    ALU/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -23.216    
  -------------------------------------------------------------------
                         slack                                 -8.177    

Slack (VIOLATED) :        -6.633ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.579ns  (logic 10.104ns (60.945%)  route 6.475ns (39.055%))
  Logic Levels:           29  (CARRY4=18 LUT3=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.518    18.213    ALU/B_reg_reg[1][5]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.526 r  ALU/ALU_Result0__195_carry_i_4/O
                         net (fo=1, routed)           0.000    18.526    ALU/ALU_Result0__195_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.059 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.059    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.288 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.506    19.794    ALU/B_reg_reg[1][4]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.310    20.104 r  ALU/ALU_Result0__222_carry_i_4/O
                         net (fo=1, routed)           0.000    20.104    ALU/ALU_Result0__222_carry_i_4_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.637 r  ALU/ALU_Result0__222_carry/CO[3]
                         net (fo=1, routed)           0.000    20.637    ALU/ALU_Result0__222_carry_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.866 r  ALU/ALU_Result0__222_carry__0/CO[2]
                         net (fo=10, routed)          0.493    21.359    ALU/B_reg_reg[1][3]
    SLICE_X51Y22         LUT5 (Prop_lut5_I0_O)        0.310    21.669 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    21.669    ALU/ALU_Result[4]_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    ALU/CLK
    SLICE_X51Y22         FDRE                                         r  ALU/ALU_Result_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)        0.032    15.036    ALU/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -21.669    
  -------------------------------------------------------------------
                         slack                                 -6.633    

Slack (VIOLATED) :        -5.039ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.990ns  (logic 9.032ns (60.255%)  route 5.958ns (39.745%))
  Logic Levels:           26  (CARRY4=16 LUT3=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.518    18.213    ALU/B_reg_reg[1][5]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.313    18.526 r  ALU/ALU_Result0__195_carry_i_4/O
                         net (fo=1, routed)           0.000    18.526    ALU/ALU_Result0__195_carry_i_4_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.059 r  ALU/ALU_Result0__195_carry/CO[3]
                         net (fo=1, routed)           0.000    19.059    ALU/ALU_Result0__195_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.288 r  ALU/ALU_Result0__195_carry__0/CO[2]
                         net (fo=10, routed)          0.482    19.770    ALU/B_reg_reg[1][4]
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.310    20.080 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    20.080    ALU/ALU_Result[5]_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.444    14.785    ALU/CLK
    SLICE_X53Y17         FDRE                                         r  ALU/ALU_Result_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.031    15.041    ALU/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                 -5.039    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.284ns  (logic 7.960ns (59.924%)  route 5.324ns (40.076%))
  Logic Levels:           23  (CARRY4=14 LUT3=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.806    16.755    ALU/B_reg_reg[1][6]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.310    17.065 r  ALU/ALU_Result0__168_carry_i_2/O
                         net (fo=1, routed)           0.000    17.065    ALU/ALU_Result0__168_carry_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.466 r  ALU/ALU_Result0__168_carry/CO[3]
                         net (fo=1, routed)           0.000    17.466    ALU/ALU_Result0__168_carry_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.694 r  ALU/ALU_Result0__168_carry__0/CO[2]
                         net (fo=10, routed)          0.366    18.061    ALU/B_reg_reg[1][5]
    SLICE_X49Y19         LUT5 (Prop_lut5_I0_O)        0.313    18.374 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    18.374    ALU/ALU_Result[6]_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.440    14.781    ALU/CLK
    SLICE_X49Y19         FDRE                                         r  ALU/ALU_Result_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.031    15.037    ALU/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -18.374    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 7.018ns (60.877%)  route 4.510ns (39.123%))
  Logic Levels:           20  (CARRY4=12 LUT3=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.613    14.874    ALU/B_reg_reg[1][7]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.313    15.187 r  ALU/ALU_Result0__141_carry_i_4/O
                         net (fo=1, routed)           0.000    15.187    ALU/ALU_Result0__141_carry_i_4_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.720 r  ALU/ALU_Result0__141_carry/CO[3]
                         net (fo=1, routed)           0.000    15.720    ALU/ALU_Result0__141_carry_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.949 r  ALU/ALU_Result0__141_carry__0/CO[2]
                         net (fo=10, routed)          0.359    16.308    ALU/B_reg_reg[1][6]
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.310    16.618 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    16.618    ALU/ALU_Result[7]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.444    14.785    ALU/CLK
    SLICE_X51Y17         FDRE                                         r  ALU/ALU_Result_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)        0.031    15.041    ALU/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 5.946ns (60.175%)  route 3.935ns (39.825%))
  Logic Levels:           17  (CARRY4=10 LUT3=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.648    13.174    ALU/B_reg_reg[1][8]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.310    13.484 r  ALU/ALU_Result0__114_carry_i_4/O
                         net (fo=1, routed)           0.000    13.484    ALU/ALU_Result0__114_carry_i_4_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.034 r  ALU/ALU_Result0__114_carry/CO[3]
                         net (fo=1, routed)           0.000    14.034    ALU/ALU_Result0__114_carry_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.262 r  ALU/ALU_Result0__114_carry__0/CO[2]
                         net (fo=10, routed)          0.397    14.658    ALU/B_reg_reg[1][7]
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.313    14.971 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    14.971    ALU/ALU_Result[8]_i_1_n_0
    SLICE_X52Y15         FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.446    14.787    ALU/CLK
    SLICE_X52Y15         FDRE                                         r  ALU/ALU_Result_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.081    15.093    ALU/ALU_Result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 4.855ns (58.913%)  route 3.386ns (41.087%))
  Logic Levels:           14  (CARRY4=8 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.417     6.962    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  inputControl/ALU_Result0__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.086    ALU/S[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.618 r  ALU/ALU_Result0__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.618    ALU/ALU_Result0__6_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.846 r  ALU/ALU_Result0__6_carry__0/CO[2]
                         net (fo=10, routed)          0.454     8.300    ALU/B_reg_reg[1][11]
    SLICE_X55Y13         LUT3 (Prop_lut3_I0_O)        0.313     8.613 r  ALU/ALU_Result0__33_carry_i_4/O
                         net (fo=1, routed)           0.000     8.613    ALU/ALU_Result0__33_carry_i_4_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.163 r  ALU/ALU_Result0__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.163    ALU/ALU_Result0__33_carry_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.391 r  ALU/ALU_Result0__33_carry__0/CO[2]
                         net (fo=10, routed)          0.508     9.899    ALU/B_reg_reg[1][10]
    SLICE_X54Y13         LUT3 (Prop_lut3_I0_O)        0.313    10.212 r  ALU/ALU_Result0__60_carry_i_4/O
                         net (fo=1, routed)           0.000    10.212    ALU/ALU_Result0__60_carry_i_4_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.745 r  ALU/ALU_Result0__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.745    ALU/ALU_Result0__60_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.974 r  ALU/ALU_Result0__60_carry__0/CO[2]
                         net (fo=10, routed)          0.637    11.611    ALU/B_reg_reg[1][9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.310    11.921 r  ALU/ALU_Result0__87_carry_i_2/O
                         net (fo=1, routed)           0.000    11.921    ALU/ALU_Result0__87_carry_i_2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.297 r  ALU/ALU_Result0__87_carry/CO[3]
                         net (fo=1, routed)           0.000    12.297    ALU/ALU_Result0__87_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.526 r  ALU/ALU_Result0__87_carry__0/CO[2]
                         net (fo=10, routed)          0.495    13.021    ALU/B_reg_reg[1][8]
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.310    13.331 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    13.331    ALU/ALU_Result[9]_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.444    14.785    ALU/CLK
    SLICE_X53Y17         FDRE                                         r  ALU/ALU_Result_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.031    15.041    ALU/ALU_Result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.829     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.829     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.829     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.446    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.829     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.560     1.443    ALU/CLK
    SLICE_X53Y17         FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ALU/ALU_Result_reg[5]/Q
                         net (fo=1, routed)           0.110     1.695    inputControl/data_reg[15][5]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.740 r  inputControl/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.740    binary2DIG/D[5]
    SLICE_X53Y19         FDSE                                         r  binary2DIG/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.827     1.954    binary2DIG/CLK
    SLICE_X53Y19         FDSE                                         r  binary2DIG/data_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y19         FDSE (Hold_fdse_C_D)         0.092     1.547    binary2DIG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=8, routed)           0.131     1.740    binary2DIG/numberCounter/Q[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.048     1.788 r  binary2DIG/numberCounter/ones[3]_i_3/O
                         net (fo=1, routed)           0.000     1.788    binary2DIG/numberCounter/ones[3]_i_3_n_0
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.107     1.588    binary2DIG/numberCounter/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.141%)  route 0.151ns (44.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.582     1.465    vga_sync/hsync_reg_reg_0
    SLICE_X61Y26         FDCE                                         r  vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  vga_sync/h_count_reg_reg[6]/Q
                         net (fo=13, routed)          0.151     1.757    vga_sync/x[6]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga_sync/hsync_next
    SLICE_X60Y25         FDCE                                         r  vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.848     1.975    vga_sync/hsync_reg_reg_0
    SLICE_X60Y25         FDCE                                         r  vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.120     1.597    vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ALU/ALU_Result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.103%)  route 0.107ns (33.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.559     1.442    ALU/CLK
    SLICE_X54Y18         FDRE                                         r  ALU/ALU_Result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ALU/ALU_Result_reg[10]/Q
                         net (fo=1, routed)           0.107     1.713    inputControl/data_reg[15][10]
    SLICE_X55Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  inputControl/data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.758    binary2DIG/D[10]
    SLICE_X55Y19         FDRE                                         r  binary2DIG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.827     1.954    binary2DIG/CLK
    SLICE_X55Y19         FDRE                                         r  binary2DIG/data_reg[10]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.091     1.546    binary2DIG/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/ones_reg[1]/Q
                         net (fo=7, routed)           0.143     1.752    binary2DIG/numberCounter/Q[1]
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.048     1.800 r  binary2DIG/numberCounter/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    binary2DIG/numberCounter/ones[2]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.107     1.588    binary2DIG/numberCounter/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=8, routed)           0.131     1.740    binary2DIG/numberCounter/Q[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  binary2DIG/numberCounter/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    binary2DIG/numberCounter/ones[1]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.854     1.981    binary2DIG/numberCounter/CLK
    SLICE_X63Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.091     1.572    binary2DIG/numberCounter/ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y24   ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y18   ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y18   ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y18   ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y20   ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y18   ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y20   ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y22   ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18   ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y20   ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y20   ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24   ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y18   ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18   ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18   ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y20   ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y20   ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.926ns  (logic 4.607ns (42.169%)  route 6.319ns (57.831%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.831     1.660    vga_control/cdr/Q[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.784 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.453    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.577 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.819     7.396    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.926 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.926    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 4.606ns (44.093%)  route 5.840ns (55.907%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.831     1.660    vga_control/cdr/Q[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.784 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.453    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.577 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.340     6.917    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.446 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.446    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.290ns  (logic 4.601ns (44.714%)  route 5.689ns (55.286%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.831     1.660    vga_control/cdr/Q[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.784 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.453    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.577 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.189     6.766    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.290 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.290    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 4.602ns (45.385%)  route 5.538ns (54.615%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.831     1.660    vga_control/cdr/Q[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.784 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.453    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.577 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.038     6.615    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.139 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.139    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.982ns  (logic 4.596ns (46.041%)  route 5.386ns (53.959%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.831     1.660    vga_control/cdr/Q[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.784 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.453    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.577 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.886     6.463    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     9.982 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.982    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/bit_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.814ns  (logic 4.579ns (46.661%)  route 5.235ns (53.339%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/bit_addr_reg[0]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  vga_control/bit_addr_reg[0]/Q
                         net (fo=2, routed)           0.831     1.660    vga_control/cdr/Q[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     1.784 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     2.453    vga_control/cdr/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.577 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.735     6.312    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.814 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.814    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 3.974ns (43.038%)  route 5.259ns (56.962%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.259     5.715    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.233 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.983ns  (logic 4.522ns (50.339%)  route 4.461ns (49.661%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.638     2.156    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.280 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.965     3.246    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.153     3.399 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.857     5.256    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727     8.983 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.983    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 4.297ns (48.513%)  route 4.561ns (51.487%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.638     2.156    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.280 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.859     3.140    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.264 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     5.327    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.858 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.858    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 4.302ns (49.287%)  route 4.426ns (50.713%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.638     2.156    binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.280 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.965     3.246    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     3.370 r  binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.822     5.192    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.728 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.728    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[4]/C
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    uart/data_out__0[4]
    SLICE_X58Y16         FDRE                                         r  uart/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.394%)  route 0.118ns (45.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[2]/Q
                         net (fo=24, routed)          0.118     0.259    uart/transmitter/Q[2]
    SLICE_X59Y17         FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.161     0.302    uart/data_out__0[1]
    SLICE_X58Y16         FDRE                                         r  uart/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.093     0.257    singlePulser/p_0_in[0]
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.302 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.302    singlePulser/d_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.170%)  route 0.139ns (45.830%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/received_reg/Q
                         net (fo=3, routed)           0.139     0.303    uart/received_w
    SLICE_X60Y17         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.715%)  route 0.167ns (54.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.167     0.308    uart/data_out__0[3]
    SLICE_X58Y16         FDRE                                         r  uart/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=1, routed)           0.169     0.310    uart/data_out__0[6]
    SLICE_X58Y16         FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.450%)  route 0.184ns (56.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[3]/Q
                         net (fo=18, routed)          0.184     0.325    uart/transmitter/Q[3]
    SLICE_X59Y17         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.445%)  route 0.161ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=1, routed)           0.161     0.325    uart/data_out__0[5]
    SLICE_X58Y16         FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.357%)  route 0.184ns (56.643%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[1]/Q
                         net (fo=25, routed)          0.184     0.325    uart/transmitter/Q[1]
    SLICE_X59Y17         FDRE                                         r  uart/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.126ns  (logic 5.000ns (38.096%)  route 8.126ns (61.904%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.144    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.744     6.406    vga_sync/v_count_reg_reg[5]_0[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.556 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.980     7.535    vga_sync/vsync_reg_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.861 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.816     8.677    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.148     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.768     9.593    vga_control/cdr/E[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328     9.921 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.819    14.740    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.270 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.270    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.646ns  (logic 4.999ns (39.531%)  route 7.647ns (60.469%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.144    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.744     6.406    vga_sync/v_count_reg_reg[5]_0[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.556 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.980     7.535    vga_sync/vsync_reg_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.861 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.816     8.677    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.148     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.768     9.593    vga_control/cdr/E[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328     9.921 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.340    14.261    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.790 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.790    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.490ns  (logic 4.994ns (39.985%)  route 7.496ns (60.015%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.144    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.744     6.406    vga_sync/v_count_reg_reg[5]_0[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.556 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.980     7.535    vga_sync/vsync_reg_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.861 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.816     8.677    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.148     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.768     9.593    vga_control/cdr/E[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328     9.921 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.189    14.110    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.634 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.634    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 4.995ns (40.479%)  route 7.344ns (59.521%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.144    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.744     6.406    vga_sync/v_count_reg_reg[5]_0[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.556 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.980     7.535    vga_sync/vsync_reg_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.861 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.816     8.677    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.148     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.768     9.593    vga_control/cdr/E[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328     9.921 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           4.038    13.959    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.483 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.483    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.182ns  (logic 4.989ns (40.953%)  route 7.193ns (59.047%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.144    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.744     6.406    vga_sync/v_count_reg_reg[5]_0[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.556 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.980     7.535    vga_sync/vsync_reg_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.861 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.816     8.677    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.148     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.768     9.593    vga_control/cdr/E[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328     9.921 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.886    13.807    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.326 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.326    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.014ns  (logic 4.972ns (41.389%)  route 7.042ns (58.611%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.144    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.744     6.406    vga_sync/v_count_reg_reg[5]_0[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.150     6.556 f  vga_sync/vsync_reg_i_3/O
                         net (fo=3, routed)           0.980     7.535    vga_sync/vsync_reg_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.326     7.861 r  vga_sync/bit_addr_reg[2]_i_2/O
                         net (fo=6, routed)           0.816     8.677    vga_sync/bit_addr_reg[2]_i_2_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.148     8.825 r  vga_sync/bit_addr_reg[2]_i_1/O
                         net (fo=12, routed)          0.768     9.593    vga_control/cdr/E[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328     9.921 r  vga_control/cdr/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.735    13.656    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.158 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.158    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.234ns (44.014%)  route 5.385ns (55.986%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    inputControl/CLK
    SLICE_X55Y10         FDRE                                         r  inputControl/B_reg_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  inputControl/B_reg_reg[5]_replica/Q
                         net (fo=15, routed)          0.875     6.421    inputControl/Q[4]_repN
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.850     7.395    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.519 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.660    11.179    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.709 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.709    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.598ns (53.455%)  route 4.004ns (46.545%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  binary2DIG/numberCounter/ones_reg[2]/Q
                         net (fo=7, routed)           1.105     6.670    binary2DIG/numberCounter/Q[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.041     8.010    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.153     8.163 r  binary2DIG/numberCounter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.020    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    13.747 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.747    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.572ns (53.298%)  route 4.006ns (46.702%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  binary2DIG/numberCounter/ones_reg[2]/Q
                         net (fo=7, routed)           1.105     6.670    binary2DIG/numberCounter/Q[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.032     8.001    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.146     8.147 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.869    10.016    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.724 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.724    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.629ns (54.040%)  route 3.937ns (45.960%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  binary2DIG/numberCounter/ones_reg[2]/Q
                         net (fo=7, routed)           1.105     6.670    binary2DIG/numberCounter/Q[2]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.024     7.993    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.145 r  binary2DIG/numberCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.952    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.759    13.711 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.711    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.581     1.464    vga_sync/hsync_reg_reg_0
    SLICE_X61Y24         FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  vga_sync/h_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.126     1.731    vga_control/Q[0]
    SLICE_X60Y22         LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.005%)  route 0.134ns (44.995%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.134     1.765    vga_control/addr_reg_reg_rep_0[3]
    SLICE_X58Y21         LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.641%)  route 0.148ns (47.359%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.582     1.465    vga_sync/hsync_reg_reg_0
    SLICE_X60Y23         FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.148     1.777    vga_control/Q[2]
    SLICE_X59Y23         LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.164ns (46.426%)  route 0.189ns (53.574%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.581     1.464    vga_sync/hsync_reg_reg_0
    SLICE_X60Y24         FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.189     1.817    vga_control/Q[1]
    SLICE_X59Y23         LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.248     1.880    vga_control/addr_reg_reg_rep_0[1]
    SLICE_X59Y23         LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.682%)  route 0.260ns (58.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X63Y23         FDRE                                         r  binary2DIG/numberCounter/tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/tens_reg[2]/Q
                         net (fo=6, routed)           0.144     1.751    vga_sync/addr_reg_reg[7][2]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.796 r  vga_sync/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.117     1.912    vga_control/D[2]
    SLICE_X60Y22         LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.136%)  route 0.302ns (61.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.583     1.466    binary2DIG/numberCounter/CLK
    SLICE_X63Y23         FDRE                                         r  binary2DIG/numberCounter/tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  binary2DIG/numberCounter/tens_reg[1]/Q
                         net (fo=6, routed)           0.131     1.738    vga_sync/addr_reg_reg[7][1]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.783 r  vga_sync/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.171     1.954    vga_control/D[1]
    SLICE_X60Y22         LDCE                                         r  vga_control/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.141ns (26.938%)  route 0.382ns (73.062%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    vga_sync/hsync_reg_reg_0
    SLICE_X59Y22         FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.382     1.991    vga_control/addr_reg_reg_rep_0[0]
    SLICE_X58Y21         LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.164ns (29.669%)  route 0.389ns (70.331%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.389     2.020    vga_control/addr_reg_reg_rep_0[2]
    SLICE_X58Y21         LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.386%)  route 0.371ns (66.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.585     1.468    binary2DIG/numberCounter/CLK
    SLICE_X62Y21         FDRE                                         r  binary2DIG/numberCounter/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  binary2DIG/numberCounter/ones_reg[0]/Q
                         net (fo=8, routed)           0.207     1.816    vga_sync/Q[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.861 r  vga_sync/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.164     2.025    vga_control/D[0]
    SLICE_X58Y21         LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.927ns  (logic 0.840ns (17.050%)  route 4.087ns (82.950%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.314     4.927    inputControl/E[0]
    SLICE_X50Y18         FDRE                                         r  inputControl/A_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.442     4.783    inputControl/CLK
    SLICE_X50Y18         FDRE                                         r  inputControl/A_reg_reg[6]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.927ns  (logic 0.840ns (17.050%)  route 4.087ns (82.950%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.314     4.927    inputControl/E[0]
    SLICE_X50Y18         FDRE                                         r  inputControl/A_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.442     4.783    inputControl/CLK
    SLICE_X50Y18         FDRE                                         r  inputControl/A_reg_reg[7]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 0.840ns (17.530%)  route 3.952ns (82.470%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.179     4.792    inputControl/E[0]
    SLICE_X57Y12         FDRE                                         r  inputControl/B_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.449     4.790    inputControl/CLK
    SLICE_X57Y12         FDRE                                         r  inputControl/B_reg_reg[6]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 0.840ns (17.645%)  route 3.921ns (82.355%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.148     4.761    ALU/E[0]
    DSP48_X1Y6           DSP48E1                                      r  ALU/ALU_Result0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.535     4.876    ALU/CLK
    DSP48_X1Y6           DSP48E1                                      r  ALU/ALU_Result0/CLK

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 0.840ns (17.645%)  route 3.921ns (82.355%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.148     4.761    ALU/E[0]
    DSP48_X1Y6           DSP48E1                                      r  ALU/ALU_Result0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.535     4.876    ALU/CLK
    DSP48_X1Y6           DSP48E1                                      r  ALU/ALU_Result0/CLK

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 0.840ns (18.061%)  route 3.811ns (81.939%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.038     4.651    inputControl/E[0]
    SLICE_X57Y11         FDRE                                         r  inputControl/B_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.450     4.791    inputControl/CLK
    SLICE_X57Y11         FDRE                                         r  inputControl/B_reg_reg[5]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.644ns  (logic 0.840ns (18.089%)  route 3.804ns (81.911%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.031     4.644    inputControl/E[0]
    SLICE_X51Y15         FDRE                                         r  inputControl/A_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.446     4.787    inputControl/CLK
    SLICE_X51Y15         FDRE                                         r  inputControl/A_reg_reg[9]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[5]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.644ns  (logic 0.840ns (18.089%)  route 3.804ns (81.911%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.031     4.644    inputControl/E[0]
    SLICE_X51Y15         FDRE                                         r  inputControl/B_reg_reg[5]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.446     4.787    inputControl/CLK
    SLICE_X51Y15         FDRE                                         r  inputControl/B_reg_reg[5]_replica_1/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/A_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 0.840ns (18.123%)  route 3.795ns (81.877%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.022     4.635    inputControl/E[0]
    SLICE_X53Y16         FDRE                                         r  inputControl/A_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.445     4.786    inputControl/CLK
    SLICE_X53Y16         FDRE                                         r  inputControl/A_reg_reg[8]/C

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inputControl/B_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 0.840ns (18.138%)  route 3.791ns (81.862%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  uart/data_in_reg[6]/Q
                         net (fo=5, routed)           1.357     1.776    uart/transmitter/Q[6]
    SLICE_X57Y17         LUT4 (Prop_lut4_I2_O)        0.297     2.073 r  uart/transmitter/B_reg[6]_i_3/O
                         net (fo=14, routed)          1.416     3.489    uart/transmitter/B_reg[6]_i_3_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.613 r  uart/transmitter/B_reg[6]_i_1/O
                         net (fo=23, routed)          1.018     4.631    inputControl/E[0]
    SLICE_X54Y10         FDRE                                         r  inputControl/B_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.450     4.791    inputControl/CLK
    SLICE_X54Y10         FDRE                                         r  inputControl/B_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/char_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.224ns (62.930%)  route 0.132ns (37.070%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[0]/G
    SLICE_X58Y21         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  vga_control/char_addr_reg[0]/Q
                         net (fo=2, routed)           0.132     0.356    vga_control/cdr/ADDRARDADDR[4]
    SLICE_X59Y19         FDRE                                         r  vga_control/cdr/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.854     1.981    vga_control/cdr/addr_reg_reg_rep_0
    SLICE_X59Y19         FDRE                                         r  vga_control/cdr/addr_reg_reg[4]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.410%)  route 0.257ns (64.590%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.257     0.398    vga_sync/reset
    SLICE_X60Y20         FDCE                                         f  vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    vga_sync/hsync_reg_reg_0
    SLICE_X60Y20         FDCE                                         r  vga_sync/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.410%)  route 0.257ns (64.590%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.257     0.398    vga_sync/reset
    SLICE_X60Y20         FDCE                                         f  vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    vga_sync/hsync_reg_reg_0
    SLICE_X60Y20         FDCE                                         r  vga_sync/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.410%)  route 0.257ns (64.590%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.257     0.398    vga_sync/reset
    SLICE_X60Y20         FDCE                                         f  vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    vga_sync/hsync_reg_reg_0
    SLICE_X60Y20         FDCE                                         r  vga_sync/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.244ns (58.866%)  route 0.171ns (41.134%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.171     0.415    vga_control/cdr/ADDRARDADDR[6]
    SLICE_X59Y19         FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.854     1.981    vga_control/cdr/addr_reg_reg_rep_0
    SLICE_X59Y19         FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.244ns (58.715%)  route 0.172ns (41.285%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         LDCE                         0.000     0.000 r  vga_control/char_addr_reg[1]/G
    SLICE_X60Y22         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  vga_control/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.172     0.416    vga_control/cdr/ADDRARDADDR[5]
    SLICE_X59Y19         FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.854     1.981    vga_control/cdr/addr_reg_reg_rep_0
    SLICE_X59Y19         FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.302     0.443    vga_sync/reset
    SLICE_X60Y21         FDCE                                         f  vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.852     1.979    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.302     0.443    vga_sync/reset
    SLICE_X60Y21         FDCE                                         f  vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.852     1.979    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.302     0.443    vga_sync/reset
    SLICE_X60Y21         FDCE                                         f  vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.852     1.979    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 singlePulser/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  singlePulser/d_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/d_reg/Q
                         net (fo=29, routed)          0.302     0.443    vga_sync/reset
    SLICE_X60Y21         FDCE                                         f  vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.852     1.979    vga_sync/hsync_reg_reg_0
    SLICE_X60Y21         FDCE                                         r  vga_sync/v_count_reg_reg[5]/C





