{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605922584090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605922584104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 20:36:23 2020 " "Processing started: Fri Nov 20 20:36:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605922584104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922584104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_divider_Nov19 -c mejia_divider_Nov19 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_divider_Nov19 -c mejia_divider_Nov19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922584104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605922584764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605922584764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fs_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fs_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_FS_Nov19-arch " "Found design unit 1: mejia_FS_Nov19-arch" {  } { { "mejia_FS_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_FS_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600449 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_FS_Nov19 " "Found entity 1: mejia_FS_Nov19" {  } { { "mejia_FS_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_FS_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux2to1_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux2to1_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux2to1_nov19-SYN " "Found design unit 1: mejia_mux2to1_nov19-SYN" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux2to1_Nov19.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600449 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux2to1_Nov19 " "Found entity 1: mejia_mux2to1_Nov19" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux2to1_Nov19.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div_Nov19-arch " "Found design unit 1: mejia_div_Nov19-arch" {  } { { "mejia_div_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_div_Nov19.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600453 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div_Nov19 " "Found entity 1: mejia_div_Nov19" {  } { { "mejia_div_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_div_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_not_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_not_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_not_Nov19-arch " "Found design unit 1: mejia_not_Nov19-arch" {  } { { "mejia_not_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_not_Nov19.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600455 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_not_Nov19 " "Found entity 1: mejia_not_Nov19" {  } { { "mejia_not_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_not_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div32_Nov19-arch " "Found design unit 1: mejia_div32_Nov19-arch" {  } { { "mejia_div32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_div32_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600457 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div32_Nov19 " "Found entity 1: mejia_div32_Nov19" {  } { { "mejia_div32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_div32_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov16-arch " "Found design unit 1: mejia_register32_Nov16-arch" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_register32_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600459 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov16 " "Found entity 1: mejia_register32_Nov16" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_register32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider_Nov19-arch " "Found design unit 1: mejia_divider_Nov19-arch" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider_Nov19.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600461 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider_Nov19 " "Found entity 1: mejia_divider_Nov19" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fullsub_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fullsub_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_fullsub_Nov19-arch " "Found design unit 1: mejia_fullsub_Nov19-arch" {  } { { "mejia_fullsub_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_fullsub_Nov19.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600463 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_fullsub_Nov19 " "Found entity 1: mejia_fullsub_Nov19" {  } { { "mejia_fullsub_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_fullsub_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fullsub32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fullsub32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_fullsub32_Nov19-arch " "Found design unit 1: mejia_fullsub32_Nov19-arch" {  } { { "mejia_fullsub32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_fullsub32_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600463 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_fullsub32_Nov19 " "Found entity 1: mejia_fullsub32_Nov19" {  } { { "mejia_fullsub32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_fullsub32_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux_Nov19-arch " "Found design unit 1: mejia_mux_Nov19-arch" {  } { { "mejia_mux_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600468 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux_Nov19 " "Found entity 1: mejia_mux_Nov19" {  } { { "mejia_mux_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux32_Nov19-arch " "Found design unit 1: mejia_mux32_Nov19-arch" {  } { { "mejia_mux32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux32_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600470 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux32_Nov19 " "Found entity 1: mejia_mux32_Nov19" {  } { { "mejia_mux32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux32_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider2_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider2_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider2_Nov19-arch " "Found design unit 1: mejia_divider2_Nov19-arch" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600474 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider2_Nov19 " "Found entity 1: mejia_divider2_Nov19" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605922600474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922600474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_divider2_Nov19 " "Elaborating entity \"mejia_divider2_Nov19\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605922600539 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1 mejia_divider2_Nov19.vhd(41) " "VHDL Signal Declaration warning at mejia_divider2_Nov19.vhd(41): used explicit default value for signal \"o1\" because signal was never assigned a value" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605922600556 "|mejia_divider2_Nov19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o2 mejia_divider2_Nov19.vhd(42) " "VHDL Signal Declaration warning at mejia_divider2_Nov19.vhd(42): used explicit default value for signal \"o2\" because signal was never assigned a value" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605922600556 "|mejia_divider2_Nov19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t32 mejia_divider2_Nov19.vhd(50) " "Verilog HDL or VHDL warning at mejia_divider2_Nov19.vhd(50): object \"t32\" assigned a value but never read" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605922600556 "|mejia_divider2_Nov19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Nov16 mejia_register32_Nov16:REG_A " "Elaborating entity \"mejia_register32_Nov16\" for hierarchy \"mejia_register32_Nov16:REG_A\"" {  } { { "mejia_divider2_Nov19.vhd" "REG_A" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922600558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_fullsub32_Nov19 mejia_fullsub32_Nov19:sub1 " "Elaborating entity \"mejia_fullsub32_Nov19\" for hierarchy \"mejia_fullsub32_Nov19:sub1\"" {  } { { "mejia_divider2_Nov19.vhd" "sub1" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922600560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_fullsub_Nov19 mejia_fullsub32_Nov19:sub1\|mejia_fullsub_Nov19:fs1 " "Elaborating entity \"mejia_fullsub_Nov19\" for hierarchy \"mejia_fullsub32_Nov19:sub1\|mejia_fullsub_Nov19:fs1\"" {  } { { "mejia_fullsub32_Nov19.vhd" "fs1" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_fullsub32_Nov19.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922600560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_not_Nov19 mejia_not_Nov19:not1 " "Elaborating entity \"mejia_not_Nov19\" for hierarchy \"mejia_not_Nov19:not1\"" {  } { { "mejia_divider2_Nov19.vhd" "not1" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922600575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux32_Nov19 mejia_mux32_Nov19:mux1 " "Elaborating entity \"mejia_mux32_Nov19\" for hierarchy \"mejia_mux32_Nov19:mux1\"" {  } { { "mejia_divider2_Nov19.vhd" "mux1" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_divider2_Nov19.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922600576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux_Nov19 mejia_mux32_Nov19:mux1\|mejia_mux_Nov19:mux1 " "Elaborating entity \"mejia_mux_Nov19\" for hierarchy \"mejia_mux32_Nov19:mux1\|mejia_mux_Nov19:mux1\"" {  } { { "mejia_mux32_Nov19.vhd" "mux1" { Text "D:/Documents/Quartus Projects/Assignment 6/6 - Divider/mejia_mux32_Nov19.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922600576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605922630201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605922648945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605922648945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2318 " "Implemented 2318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605922649315 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605922649315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2187 " "Implemented 2187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605922649315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605922649315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605922649424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 20:37:29 2020 " "Processing ended: Fri Nov 20 20:37:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605922649424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605922649424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605922649424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605922649424 ""}
