#define CONFIG_SYS_FSL_DDR2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR2_OFFSET)
#define CONFIG_SYS_FSL_SRIO_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SRIO_OFFSET)
#define CONFIG_CMD_FAT 1
#define CONFIG_BOOTM_NETBSD 1
#define CONFIG_SYS_SFP_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_SFP_OFFSET)
#define CONFIG_BOARD_EARLY_INIT_F 1
#define CONFIG_SATA 1
#define CONFIG_BOARD_EARLY_INIT_R 
#define CONFIG_SYS_CLK_FREQ 100000000
#define CONFIG_CMD_ITEST 1
#define CONFIG_BOOTM_VXWORKS 1
#define CONFIG_SYS_I2C 
#define CONFIG_CMD_SETEXPR 1
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
#define CONFIG_LMB 
#define CONFIG_SYS_MPC85xx_ESPI_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESPI_OFFSET)
#define CONFIG_SYS_DDR_RCW_1 0x00000000
#define CONFIG_SYS_DDR_RCW_2 0x00000000
#define CONFIG_IS_MODULE(option) config_enabled(CONFIG_VAL(option ##_MODULE))
#define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI1_OFFSET)
#define CONFIG_SYS_LOAD_ADDR 0x2000000
#define CONFIG_HASH 1
#define CONFIG_IDENT_STRING ""
#define CONFIG_DISPLAY_BOARDINFO 1
#define CONFIG_AUTOBOOT 1
#define CONFIG_EXPERT 1
#define CONFIG_CMDLINE 1
#define CONFIG_SYS_NUM_ADDR_MAP 16
#define CONFIG_SYS_SATA_MAX_DEVICE 2
#define CONFIG_SYS_HELP_CMD_WIDTH 8
#define CONFIG_SYS_MPC85xx_GUTS_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GUTS_OFFSET)
#define CONFIG_FSL_LAW 1
#define CONFIG_FSL_LBC 
#define CONFIG_SYS_FSL_ERRATUM_A004477 1
#define CONFIG_MD5 1
#define CONFIG_BOOTM_LINUX 1
#define CONFIG_SYS_I2C_RTC_ADDR 0x68
#define CONFIG_SYS_VSC7385_OR_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD)
#define CONFIG_CREATE_ARCH_SYMLINK 1
#define CONFIG_CMD_CONSOLE 1
#define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
#define CONFIG_SYS_PAMU_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_PAMU_OFFSET)
#define CONFIG_MII 
#define CONFIG_SYS_MPC85xx_SERDES1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES1_OFFSET)
#define CONFIG_CMD_REGINFO 1
#define CONFIG_MMC 1
#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
#define CONFIG_SYS_CCSRBAR_PHYS ((CONFIG_SYS_CCSRBAR_PHYS_HIGH * 1ull) << 32 | CONFIG_SYS_CCSRBAR_PHYS_LOW)
#define CONFIG_SYS_DDR_CLK_CTRL 0x02800000
#define CONFIG_SYS_DDR_INIT_EXT_ADDR 0x00000000
#define CONFIG_SYS_FSL_SEC_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SEC_OFFSET)
#define CONFIG_SYS_MPC85xx_USB1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_OFFSET)
#define CONFIG_SYS_CPLD_BASE 0xffa00000
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
#define CONFIG_SYS_MPC85xx_PCIX_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX_OFFSET)
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9
#define CONFIG_PHY_GIGE 1
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
#define CONFIG_ENV_OVERWRITE 
#define CONFIG_CMD_NET 1
#define CONFIG_PMC_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_PMC_BASE_PHYS) | BR_PS_8 | BR_V)
#define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_VSC7385_BR_PRELIM
#define CONFIG_CMD_NFS 1
#define CONFIG_HAS_FSL_DR_USB 
#define CONFIG_DDR_SPD 
#define CONFIG_FSL_ESPI 1
#define CONFIG_ENV_SIZE 0x2000
#define CONFIG_SYS_CCSRBAR 0xffe00000
#define CONFIG_FIT 1
#define CONFIG_SYS_FLASH_QUIET_TEST 
#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000
#define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR
#define CONFIG_CMD_PING 1
#define CONFIG_SYS_MPC85xx_PCI2_OFFSET 0x9000
#define CONFIG_FSL_ELBC 1
#define CONFIG_BOOKE 1
#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
#define CONFIG_SYS_MPC85xx_GPIO_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GPIO_OFFSET)
#define CONFIG_SYS_OR3_PRELIM CONFIG_CPLD_OR_PRELIM
#define CONFIG_SYS_DDR_SR_CNTR 0x00000000
#define CONFIG_SYS_MPC85xx_SCFG (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SCFG_OFFSET)
#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
#define CONFIG_CC_OPTIMIZE_FOR_SIZE 1
#define CONFIG_BOARDNAME "P2020RDB-PC"
#define CONFIG_CMD_FLASH 1
#define CONFIG_TARGET_P2020RDB 1
#define CONFIG_SYS_FSL_RMU 
#define CONFIG_CMD_SAVEENV 1
#define CONFIG_SYS_I2C_PCA9557_ADDR 0x18
#define CONFIG_SYS_FSL_IFC_BE 
#define CONFIG_IS_BUILTIN(option) config_enabled(CONFIG_VAL(option))
#define CONFIG_NET_RANDOM_ETHADDR 1
#define CONFIG_SYS_FSL_CORENET_CCM_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CCM_OFFSET)
#define CONFIG_SYS_PMC_BASE 0xff980000
#define CONFIG_SYS_FSL_DDR_BE 1
#define CONFIG_SYS_MPC85xx_SCFG_OFFSET 0xfc000
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
#define CONFIG_DM_DEV_READ_INLINE 1
#define CONFIG_SYS_FSL_JR0_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_JR0_OFFSET)
#define CONFIG_SYS_FSL_ERRATUM_A004508 1
#define CONFIG_SYS_BAUDRATE_TABLE {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
#define CONFIG_CMD_FDT 1
#define CONFIG_EXTRA_ENV_SETTINGS "netdev=eth0\0" "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" "loadaddr=1000000\0" "bootfile=uImage\0" "tftpflash=tftpboot $loadaddr $uboot; " "protect off " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " "erase " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize; " "protect on " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize\0" "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0" "consoledev=ttyS0\0" "ramdiskaddr=2000000\0" "ramdiskfile=rootfs.ext2.gz.uboot\0" "fdtaddr=1e00000\0" "bdev=sda1\0" "jffs2nor=mtdblock3\0" "norbootaddr=ef080000\0" "norfdtaddr=ef040000\0" "jffs2nand=mtdblock9\0" "nandbootaddr=100000\0" "nandfdtaddr=80000\0" "ramdisk_size=120000\0" "map_lowernorbank=i2c dev 1; i2c mw 18 1 02 1; i2c mw 18 3 fd 1\0" "map_uppernorbank=i2c dev 1; i2c mw 18 1 00 1; i2c mw 18 3 fd 1\0" __stringify(__NOR_RST_CMD)"\0" __stringify(__SPI_RST_CMD)"\0" __stringify(__SD_RST_CMD)"\0" __stringify(__NAND_RST_CMD)"\0" __stringify(__PCIE_RST_CMD)"\0"
#define CONFIG_SUPPORT_SPL 1
#define CONFIG_SYS_MPC85xx_ECM_OFFSET 0x0000
#define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000
#define CONFIG_CHIP_SELECTS_PER_CTRL 1
#define CONFIG_SYS_FSL_SEC_COMPAT_2 1
#define CONFIG_USB 1
#define CONFIG_SYS_FSL_FM1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_OFFSET)
#define CONFIG_SYS_VSC7385_BASE_PHYS 0xfffb00000ull
#define CONFIG_USB_EHCI_HCD 1
#define CONFIG_PPC_SPINTABLE_COMPATIBLE 
#define CONFIG_SPL_BOOTSTAGE_RECORD_COUNT 5
#define CONFIG_CRC32 
#define CONFIG_NET 1
#define CONFIG_SYS_FSL_FM1_RX0_1G_OFFSET 0x188000
#define CONFIG_SYS_FSL_FM1_RX1_1G_OFFSET 0x189000
#define CONFIG_USB_EXT2_BOOT "setenv bootargs root=/dev/ram rw " "console=$consoledev,$baudrate $othbootargs " "ramdisk_size=$ramdisk_size;" "usb start;" "ext2load usb 0:4 $loadaddr $bootfile;" "ext2load usb 0:4 $fdtaddr $fdtfile;" "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" "bootm $loadaddr $ramdiskaddr $fdtaddr"
#define CONFIG_SYS_DDR_MODE_1 0x00421272
#define CONFIG_SYS_DDR_MODE_2 0x04000000
#define CONFIG_SYS_DDR_RAW_TIMING 
#define CONFIG_SYS_FSL_QMAN_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_QMAN_OFFSET)
#define CONFIG_PHY_MARVELL 1
#define CONFIG_PHYLIB 1
#define CONFIG_FSL_PCIE_RESET 
#define CONFIG_SYS_FSL_DDR 1
#define CONFIG_USB_FAT_BOOT "setenv bootargs root=/dev/ram rw " "console=$consoledev,$baudrate $othbootargs " "ramdisk_size=$ramdisk_size;" "usb start;" "fatload usb 0:2 $loadaddr $bootfile;" "fatload usb 0:2 $fdtaddr $fdtfile;" "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" "bootm $loadaddr $ramdiskaddr $fdtaddr"
#define CONFIG_SYS_MPC85xx_USB2_OFFSET 0x23000
#define CONFIG_FLASH_CFI_DRIVER 
#define CONFIG_SYS_NUM_DDR_CTLRS 1
#define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
#define CONFIG_SYS_NAND_BASE_PHYS 0xfff800000ull
#define CONFIG_CMD_EXT2 1
#define CONFIG_FSL_PCI_INIT 
#define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302
#define CONFIG_SYS_NAND_OR_PRELIM (OR_AM_32KB | OR_FCM_CSCT | OR_FCM_CST | OR_FCM_CHT | OR_FCM_SCY_1 | OR_FCM_TRLX | OR_FCM_EHTR)
#define CONFIG_FLASH_SHOW_PROGRESS 45
#define CONFIG_TSEC1_NAME "eTSEC1"
#define CONFIG_SYS_MALLOC_CLEAR_ON_INIT 1
#define CONFIG_CMD_EEPROM 1
#define CONFIG_SYS_BOOT_RAMDISK_HIGH 
#define CONFIG_HUSH_PARSER 1
#define CONFIG_SYS_SFP_OFFSET 0xE7000
#define CONFIG_SYS_FSL_CORENET_CLK_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CLK_OFFSET)
#define CONFIG_SYS_MPC85xx_LBC_OFFSET 0x5000
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
#define CONFIG_ETHPRIME "eTSEC1"
#define CONFIG_SYS_CCSRBAR_PHYS_HIGH 0xf
#define CONFIG_USB_HOST 1
#define CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET 0xE5100
#define CONFIG_SYS_MPC85xx_CPM_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_CPM_OFFSET)
#define CONFIG_SYS_FSL_DDR3 1
#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
#define CONFIG_MAX_MEM_MAPPED ((phys_size_t)2 << 30)
#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
#define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM
#define CONFIG_SYS_MPC85xx_PCIE3_OFFSET 0x8000
#define CONFIG_SYS_VENDOR "freescale"
#define CONFIG_SYS_DDR_TIMING_1 0xbcb5c644
#define CONFIG_SYS_SDRAM_SIZE_LAW LAW_SIZE_2G
#define CONFIG_SYS_FSL_RAID_ENGINE_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_RAID_ENGINE_OFFSET)
#define CONFIG_ADDR_MAP 1
#define CONFIG_FLASH_CFI_MTD 
#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
#define CONFIG_CMD_FPGA 1
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
#define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
#define CONFIG_SYS_MPC8xxx_DDR_OFFSET 0x2000
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
#define CONFIG_PCI_INDIRECT_BRIDGE 
#define CONFIG_SYS_VSC7385_BASE 0xffb00000
#define CONFIG_TSEC3 
#define CONFIG_HDBOOT "setenv bootargs root=/dev/$bdev rw rootdelay=30 " "console=$consoledev,$baudrate $othbootargs;" "usb start;" "ext2load usb 0:1 $loadaddr /boot/$bootfile;" "ext2load usb 0:1 $fdtaddr /boot/$fdtfile;" "bootm $loadaddr - $fdtaddr"
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
#define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE1_OFFSET)
#define CONFIG_VAL(option) config_val(option)
#define CONFIG_PCI_SCAN_SHOW 
#define CONFIG_SYS_FSL_BMAN_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_BMAN_OFFSET)
#define CONFIG_ENV_IS_IN_FLASH 1
#define CONFIG_SYS_INIT_RAM_LOCK 
#define CONFIG_SYS_MPC85xx_USB1_OFFSET 0x22000
#define CONFIG_MMC_VERBOSE 1
#define CONFIG_SYS_PPC_E500_USE_DEBUG_TLB 1
#define CONFIG_SYS_MPC85xx_PCIX2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX2_OFFSET)
#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
#define CONFIG_SYS_PCI_64BIT 
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR
#define CONFIG_MKIMAGE_DTC_PATH "dtc"
#define CONFIG_SYS_MPC85xx_USB1_PHY_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET)
#define CONFIG_FSL_ESDHC 
#define CONFIG_CMD_ECHO 1
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
#define CONFIG_SUPPORT_TPL 1
#define CONFIG_SYS_MPC85xx_GPIO_OFFSET 0xF000
#define CONFIG_HOSTNAME unknown
#define CONFIG_TSEC3_NAME "eTSEC3"
#define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001 1
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
#define CONFIG_SYS_MPC85xx_PIC_OFFSET 0x40000
#define CONFIG_SYS_FSL_CORENET_RMAN_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RMAN_OFFSET)
#define CONFIG_BOOTFILE "uImage"
#define CONFIG_SYS_FSL_SFP_BE 
#define CONFIG_BOOTSTAGE_STASH_SIZE 0x1000
#define CONFIG_SYS_ARCH "powerpc"
#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
#define CONFIG_E1000 1
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
#define CONFIG_SYS_MPC85xx_PCIE2_OFFSET 0x9000
#define CONFIG_HWCONFIG 
#define CONFIG_MMC_QUIRKS 1
#define CONFIG_SYS_MPC85xx_SERDES2_OFFSET 0xE3100
#define CONFIG_HAVE_PRIVATE_LIBGCC 1
#define CONFIG_SYS_FSL_LBC_CLK_DIV 1
#define CONFIG_SYS_PPC_E500_DEBUG_TLB 2
#define CONFIG_SYS_FLASH_CFI 
#define CONFIG_CMD_IMI 1
#define CONFIG_CMD_PCI 1
#define CONFIG_SYS_MEMTEST_END 0x1fffffff
#define CONFIG_FIT_VERBOSE 1
#define CONFIG_SYS_PCIE3_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE3_OFFSET)
#define CONFIG_SYS_MPC8xxx_DDR2_OFFSET 0x6000
#define CONFIG_LIBATA 1
#define CONFIG_FS_EXT4 1
#define CONFIG_TSEC_ENET 
#define CONFIG_SYS_FLASH_BASE 0xe8000000
#define CONFIG_SYS_DDR_TIMING_0 0x00660804
#define CONFIG_SYS_DDR_TIMING_2 0x0fa888d4
#define CONFIG_SYS_DDR_TIMING_3 0x010b1000
#define CONFIG_SYS_DDR_TIMING_4 0x00220001
#define CONFIG_SYS_DDR_TIMING_5 0x03402400
#define CONFIG_SPI_FLASH_USE_4K_SECTORS 1
#define CONFIG_SYS_FSL_SEC_MON_BE 
#define CONFIG_BOOTSTAGE_STASH_ADDR 0x0
#define CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET 0x1e0000
#define CONFIG_CMD_IMLS 1
#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000
#define CONFIG_CMD_SOURCE 1
#define CONFIG_SYS_I2C_FSL 
#define CONFIG_MTD_NOR_FLASH 1
#define CONFIG_PCIE2 
#define CONFIG_SYS_MEMTEST_START 0x00200000
#define CONFIG_CMD_LOADB 1
#define CONFIG_CMD_LOADS 1
#define CONFIG_FS_FAT_MAX_CLUSTSIZE 65536
#define CONFIG_HARD_SPI 
#define CONFIG_SYS_MPC85xx_IFC_OFFSET 0x1e000
#define CONFIG_NFSBOOTCOMMAND "setenv bootargs root=/dev/nfs rw " "nfsroot=$serverip:$rootpath " "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " "console=$consoledev,$baudrate $othbootargs;" "tftp $loadaddr $bootfile;" "tftp $fdtaddr $fdtfile;" "bootm $loadaddr - $fdtaddr"
#define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull
#define CONFIG_SYS_PCIE2_MEM_BUS 0xc0000000
#define CONFIG_SYS_DDR_CONTROL_2 0x24401010
#define CONFIG_CMD_IRQ 1
#define CONFIG_SYS_MPC85xx_PCIE1_OFFSET 0xa000
#define CONFIG_SYS_SEC_MON_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_SEC_MON_OFFSET)
#define CONFIG_SYS_MAX_FLASH_SECT 1024
#define CONFIG_SYS_FSL_HAS_DDR3 1
#define CONFIG_VSC7385_IMAGE_SIZE 8192
#define CONFIG_CMD_BDI 1
#define CONFIG_NAND_FSL_ELBC 
#define CONFIG_SYS_DDR_CS0_BNDS 0x0000007f
#define CONFIG_GZIP 1
#define CONFIG_SYS_MPC85xx_SERDES1_OFFSET 0xE3000
#define CONFIG_LBA48 
#define CONFIG_PCI 1
#define CONFIG_NETDEVICES 1
#define CONFIG_UBOOTPATH u-boot.bin
#define CONFIG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
#define CONFIG_HAS_ETH0 
#define CONFIG_HAS_ETH1 
#define CONFIG_SYS_MPC85xx_ESDHC_OFFSET 0x2e000
#define CONFIG_LIB_RAND 1
#define CONFIG_SYS_MPC85xx_L2_OFFSET 0x20000
#define CONFIG_SYS_SDRAM_SIZE (1u << (CONFIG_SYS_SDRAM_SIZE_LAW - 19))
#define CONFIG_SYS_FSL_CORENET_SERDES3_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES3_OFFSET)
#define CONFIG_SYS_MDIO1_OFFSET 0x24000
#define CONFIG_SYS_FSL_QMAN_OFFSET 0x88000
#define CONFIG_PPC 1
#define CONFIG_L2_CACHE 
#define CONFIG_SYS_BOOT_GET_CMDLINE 
#define CONFIG_PCI_PNP 1
#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
#define CONFIG_CPLD_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) | BR_PS_8 | BR_V)
#define CONFIG_SYS_BOOTM_LEN (64 << 20)
#define CONFIG_MTDPARTS_DEFAULT "mtdparts=fef000000.nor:256k(vsc7385-firmware),256k(dtb),4608k(kernel),9984k(fs),1280k(u-boot)"
#define CONFIG_SYS_PROMPT "=> "
#define CONFIG_CMD_EDITENV 1
#define CONFIG_CMD_MTDPARTS 1
#define CONFIG_SPL_LOGLEVEL 4
#define CONFIG_CMD_ENV_EXISTS 1
#define CONFIG_SYS_FSL_I2C2_SPEED 400000
#define CONFIG_CMD_CRC32 1
#define CONFIG_SYS_LONGHELP 
#define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} }
#define CONFIG_SYS_LBC_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_LBC_OFFSET)
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
#define CONFIG_SYS_FSL_NUM_LAWS 12
#define CONFIG_SYS_FSL_MAX_NUM_OF_SEC 1
#define CONFIG_CMD_XIMG 1
#define CONFIG_BOOTDELAY 10
#define CONFIG_SYS_NAND_BASE 0xff800000
#define CONFIG_SYS_MPC85xx_ESPI_OFFSET 0x7000
#define CONFIG_SYS_FSL_DDR3_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR3_OFFSET)
#define CONFIG_SPI_FLASH 1
#define CONFIG_SYS_FSL_DDRC_GEN3 1
#define CONFIG_SYS_FSL_BMAN_OFFSET 0x8a000
#define CONFIG_SYS_MPC85xx_DMA_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_DMA_OFFSET)
#define CONFIG_FS_FAT 1
#define CONFIG_BOOTM_RTEMS 1
#define CONFIG_SYS_CBSIZE 256
#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
#define CONFIG_DEFAULT_FDT_FILE ""
#define CONFIG_SYS_L2_SIZE (512 << 10)
#define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc00000ull
#define CONFIG_SUPPORT_OF_CONTROL 1
#define CONFIG_CMD_SATA 1
#define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
#define CONFIG_SYS_NUM_TLBCAMS 16
#define CONFIG_SYS_CPU "mpc85xx"
#define CONFIG_SYS_SPD_BUS_NUM 1
#define CONFIG_SYS_MPC85xx_DMA_OFFSET 0x21000
#define CONFIG_SYS_DDR_ZQ_CONTROL 0x00000000
#define CONFIG_DDR_CLK_FREQ 66666666
#define CONFIG_SYS_CACHELINE_SIZE L1_CACHE_BYTES
#define CONFIG_MTD_PARTITIONS 
#define CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET 0xE5000
#define CONFIG_ROOTPATH "/opt/nfsroot"
#define CONFIG_BTB 
#define CONFIG_CMD_MISC 1
#define CONFIG_SYS_MPC85xx_ECM_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ECM_OFFSET)
#define CONFIG_BPTR_VIRT_ADDR 0xfffff000
#define CONFIG_SYS_NAND_BLOCK_SIZE (16 * 1024)
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 
#define CONFIG_NET_TFTP_VARS 1
#define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM
#define CONFIG_SYS_CPLD_BASE_PHYS 0xfffa00000ull
#define CONFIG_SYS_MPC85xx_L2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_L2_OFFSET)
#define CONFIG_SYS_MPC85xx_SERDES2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES2_OFFSET)
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
#define CONFIG_SATA_SIL 1
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2
#define CONFIG_PCIE1 
#define CONFIG_SPI_FLASH_SPANSION 1
#define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
#define CONFIG_LOCALVERSION ""
#define CONFIG_SYS_FSL_FM1_DTSEC1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET)
#define CONFIG_SYS_BR3_PRELIM CONFIG_CPLD_BR_PRELIM
#define CONFIG_SYS_TEXT_BASE 0xeff40000
#define CONFIG_HAS_ETH2 
#define CONFIG_CPLD_OR_PRELIM (0xfff009f7)
#define CONFIG_REGEX 1
#define CONFIG_SYS_CONFIG_NAME "p1_p2_rdb_pc"
#define CONFIG_SYS_MPC85xx_PCIX_OFFSET 0x8000
#define CONFIG_BOOTSTAGE_RECORD_COUNT 30
#define CONFIG_ENV_SECT_SIZE 0x20000
#define CONFIG_BOOTM_PLAN9 1
#define CONFIG_SYS_NS16550_SERIAL 
#define CONFIG_IDE_SWAP_IO 
#define CONFIG_SYS_MPC85xx_CPM_OFFSET 0x80000
#define CONFIG_CMD_NAND 1
#define CONFIG_FIT_ENABLE_SHA256_SUPPORT 1
#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
#define CONFIG_MMC_WRITE 1
#define CONFIG_SYS_FSL_SEC_BE 1
#define CONFIG_CMD_MEMORY 1
#define CONFIG_SYS_MAXARGS 16
#define CONFIG_MMC_HW_PARTITIONING 1
#define CONFIG_CMD_RUN 1
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
#define CONFIG_SYS_FSL_SEC_COMPAT 2
#define CONFIG_BOARDDIR board/freescale/p1_p2_rdb_pc
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET 
#define CONFIG_CMD_IMPORTENV 1
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5
#define CONFIG_RTC_PT7C4338 
#define CONFIG_OF_LIBFDT 1
#define CONFIG_SYS_FSL_CORENET_PME_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_PME_OFFSET)
#define CONFIG_SYS_MPC85xx_GUTS_OFFSET 0xE0000
#define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_VSC7385_OR_PRELIM
#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
#define CONFIG_LOADS_ECHO 
#define CONFIG_CMD_USB 1
#define CONFIG_SYS_MAX_FLASH_BANKS 1
#define CONFIG_SYS_DDR_WRLVL_CONTROL 0x00000000
#define CONFIG_SYS_MPC85xx_SATA2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA2_OFFSET)
#define CONFIG_OF_BOARD_SETUP 1
#define CONFIG_BOOTCOMMAND CONFIG_HDBOOT
#define CONFIG_ARCH_FIXUP_FDT_MEMORY 1
#define CONFIG_OF_STDOUT_VIA_ALIAS 1
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2
#define CONFIG_MP 
#define CONFIG_SYS_VSC7385_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_VSC7385_BASE_PHYS) | BR_PS_8 | BR_V)
#define CONFIG_PHYS_64BIT 1
#define CONFIG_SYS_EXTRA_OPTIONS ""
#define CONFIG_BOOTP_VCI_STRING "U-Boot"
#define CONFIG_ZLIB 1
#define CONFIG_LOADADDR 1000000
#define CONFIG_SYS_MPC85xx_PCIX2_OFFSET 0x9000
#define CONFIG_SYS_MPC85xx_USB2_PHY_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET)
#define CONFIG_SYS_MPC85xx_SATA2_OFFSET 0x19000
#define CONFIG_CMD_GO 1
#define CONFIG_SYS_FLASH_WRITE_TOUT 500
#define CONFIG_SYS_FSL_CPC_ADDR (CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_CPC_OFFSET)
#define CONFIG_CMD_BOOTD 1
#define CONFIG_CMD_BOOTM 1
#define CONFIG_SYS_NS16550 1
#define CONFIG_SYS_FSL_SCFG_ADDR (CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_SCFG_OFFSET)
#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000
#define CONFIG_SYS_PMC_BASE_PHYS CONFIG_SYS_PMC_BASE
#define CONFIG_MTDIDS_DEFAULT "nor0=fef000000.nor"
#define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
#define CONFIG_SYS_HZ 1000
#define CONFIG_SYS_PCIE2_NAME "PCIe SLOT"
#define CONFIG_SYS_FSL_SEC_OFFSET 0x30000
#define CONFIG_SYS_FSL_I2C_SPEED 400000
#define CONFIG_SYS_LOADS_BAUD_CHANGE 
#define CONFIG_SYS_FSL_SCFG_PIXCLK_ADDR (CONFIG_SYS_FSL_SCFG_ADDR + CONFIG_SYS_FSL_SCFG_PIXCLKCR_OFFSET)
#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
#define CONFIG_TSEC2_NAME "eTSEC2"
#define CONFIG_E500 1
#define CONFIG_SYS_FSL_FM1_OFFSET 0x100000
#define CONFIG_TSEC1 
#define CONFIG_TSEC2 
#define CONFIG_LOCALVERSION_AUTO 1
#define CONFIG_SYS_IFC_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_IFC_OFFSET)
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
#define CONFIG_CMD_EXPORTENV 1
#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
#define CONFIG_IMAGE_FORMAT_LEGACY 
#define CONFIG_SYS_FSL_HAS_SEC 1
#define CONFIG_RAMBOOTCOMMAND "setenv bootargs root=/dev/ram rw " "console=$consoledev,$baudrate $othbootargs " "ramdisk_size=$ramdisk_size;" "tftp $ramdiskaddr $ramdiskfile;" "tftp $loadaddr $bootfile;" "tftp $fdtaddr $fdtfile;" "bootm $loadaddr $ramdiskaddr $fdtaddr"
#define CONFIG_FLASH_OR_PRELIM 0xf0000ff7
#define CONFIG_SYS_FSL_ERRATUM_A005125 1
#define CONFIG_SF_DEFAULT_MODE 0
#define CONFIG_SYS_FLASH_EMPTY_INFO 
#define CONFIG_SYS_DDR_INTERVAL 0x0a280100
#define CONFIG_VSC7385_ENET 
#define CONFIG_RGMII 1
#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000
#define CONFIG_SYS_PCIE2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE2_OFFSET)
#define CONFIG_SYS_SEC_MON_OFFSET 0xE6000
#define CONFIG_PMC_OR_PRELIM (OR_AM_64KB | OR_GPCM_CSNT | OR_GPCM_XACS | OR_GPCM_SCY | OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD)
#define CONFIG_SYS_TSEC1_OFFSET 0x24000
#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
#define CONFIG_BAUDRATE 115200
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
#define CONFIG_SYS_BOARD "p1_p2_rdb_pc"
#define CONFIG_DOS_PARTITION 1
#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
#define CONFIG_SYS_FSL_CORENET_SERDES2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES2_OFFSET)
#define CONFIG_NORBOOT "setenv bootargs root=/dev/$jffs2nor rw " "console=$consoledev,$baudrate rootfstype=jffs2 $othbootargs;" "bootm $norbootaddr - $norfdtaddr"
#define CONFIG_SYS_NS16550_REG_SIZE 1
#define CONFIG_ARCH_P2020 1
#define CONFIG_PARTITIONS 1
#define CONFIG_SYS_MPC85xx_PCI1_OFFSET 0x8000
#define CONFIG_SYS_FSL_CORENET_RCPM_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RCPM_OFFSET)
#define CONFIG_MAX_CPUS 2
#define CONFIG_CMDLINE_EDITING 
#define CONFIG_CMD_ELF 1
#define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) | (2<<BR_DECC_SHIFT) | BR_PS_8 | BR_MS_FCM | BR_V)
#define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM
#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
#define CONFIG_CMD_DATE 1
#define CONFIG_SYS_DEF_EEPROM_ADDR CONFIG_SYS_I2C_EEPROM_ADDR
#define CONFIG_SYS_BOOT_GET_KBD 
#define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000
#define CONFIG_CMD_I2C 1
#define CONFIG_SYS_PCI2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI2_OFFSET)
#define CONFIG_MTD_DEVICE 
#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
#define CONFIG_SYS_DDR_CONTROL 0xc7000000
#define CONFIG_SYS_FSL_FM2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM2_OFFSET)
#define CONFIG_SYS_DCSR_DCFG_OFFSET 0X20000
#define CONFIG_USB_STORAGE 1
#define CONFIG_CMD_SF 1
#define CONFIG_SYS_DDR_INIT_ADDR 0x00000000
#define CONFIG_LOGLEVEL 4
#define CONFIG_SYS_MPC8xxx_PIC_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PIC_OFFSET)
#define CONFIG_SYS_FSL_SCFG_IODSECR1_ADDR (CONFIG_SYS_FSL_SCFG_ADDR + CONFIG_SYS_FSL_SCFG_IODSECR1_OFFSET)
#define CONFIG_SHA1 1
#define CONFIG_SYS_PCIE4_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE4_OFFSET)
#define CONFIG_SYS_PCIE1_NAME "mini PCIe SLOT"
#define CONFIG_SYS_MPC85xx_USB2_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_OFFSET)
#define CONFIG_SF_DEFAULT_SPEED 10000000
#define CONFIG_CONS_INDEX 1
#define CONFIG_SYS_FSL_DDR_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR_OFFSET)
#define CONFIG_USB_EHCI_FSL 
#define CONFIG_MPC85xx 1
#define CONFIG_IS_ENABLED(option) (config_enabled(CONFIG_VAL(option)) || config_enabled(CONFIG_VAL(option ##_MODULE)))
#define CONFIG_SYS_FSL_CORENET_SERDES_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES_OFFSET)
#define CONFIG_SYS_FSL_CORENET_SERDES4_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES4_OFFSET)
#define CONFIG_SYS_FSL_THREADS_PER_CORE 1
#define CONFIG_EHCI_DESC_BIG_ENDIAN 
#define CONFIG_SYS_MPC85xx_SATA1_OFFSET 0x18000
#define CONFIG_SYS_FSL_SRIO_OFFSET 0xC0000
#define CONFIG_SYS_FSL_JR0_OFFSET 0x31000
#define CONFIG_SHA256 1
#define CONFIG_SYS_MPC85xx_SATA1_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA1_OFFSET)
#define CONFIG_SYS_MPC85xx_ESDHC_ADDR (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESDHC_OFFSET)
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
#define CONFIG_ENABLE_36BIT_PHYS 
#define CONFIG_CMD_MII 1
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111 1
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
#define CONFIG_CMD_MMC 1
