# icdesign-homework-3-solved
**TO GET THIS SOLUTION VISIT:** [ICDesign Homework 3 Solved](https://www.ankitcodinghub.com/product/icdesign-homework-3-solved/)


---

ğŸ“© **If you need this solution or have special requests:** **Email:** ankitcoding@gmail.com  
ğŸ“± **WhatsApp:** +1 419 877 7882  
ğŸ“„ **Get a quote instantly using this form:** [Ask Homework Questions](https://www.ankitcodinghub.com/services/ask-homework-questions/)

*We deliver fast, professional, and affordable academic help.*

---

<h2>Description</h2>



<div class="kk-star-ratings kksr-auto kksr-align-center kksr-valign-top" data-payload="{&quot;align&quot;:&quot;center&quot;,&quot;id&quot;:&quot;93484&quot;,&quot;slug&quot;:&quot;default&quot;,&quot;valign&quot;:&quot;top&quot;,&quot;ignore&quot;:&quot;&quot;,&quot;reference&quot;:&quot;auto&quot;,&quot;class&quot;:&quot;&quot;,&quot;count&quot;:&quot;1&quot;,&quot;legendonly&quot;:&quot;&quot;,&quot;readonly&quot;:&quot;&quot;,&quot;score&quot;:&quot;5&quot;,&quot;starsonly&quot;:&quot;&quot;,&quot;best&quot;:&quot;5&quot;,&quot;gap&quot;:&quot;4&quot;,&quot;greet&quot;:&quot;Rate this product&quot;,&quot;legend&quot;:&quot;5\/5 - (1 vote)&quot;,&quot;size&quot;:&quot;24&quot;,&quot;title&quot;:&quot;ICDesign Homework 3 Solved&quot;,&quot;width&quot;:&quot;138&quot;,&quot;_legend&quot;:&quot;{score}\/{best} - ({count} {votes})&quot;,&quot;font_factor&quot;:&quot;1.25&quot;}">

<div class="kksr-stars">

<div class="kksr-stars-inactive">
            <div class="kksr-star" data-star="1" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="2" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="3" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="4" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="5" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>

<div class="kksr-stars-active" style="width: 138px;">
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>
</div>


<div class="kksr-legend" style="font-size: 19.2px;">
            5/5 - (1 vote)    </div>
    </div>
<div class="page" title="Page 1">
<div class="layoutArea">
<div class="column">
In this homework, you are asked to design a gate-level combinational circuit

that sorts five given numbers. The inputs of this circuit are five 6-bit unsigned digital values, denoted as i0, i1, i2, i3, i4. The outputs of the circuit, denoted as rank0(biggest), rank1, rank2, rank3, rank4(smallest), are all 6-bit unsigned numbers.

</div>
</div>
<div class="layoutArea">
<div class="column">
Below are some examples of the I/O:

[HINT] Bubble sort may not be fast enough, so try to use other sorting methods that are more hardware friendly.

There are some important things that you should notice:

<ul>
<li>ïƒ˜ &nbsp;Your design should base on the standard cells in the lib.v. All logic operations
in your design MUST consist of the standard cells instead of using the operands such as â€œ+â€, â€-â€, â€œ&amp;â€, â€œ|â€, â€œ&gt;â€, and â€œ&lt;â€. Note that the score of HW3 will be 0 if you use any of them.
</li>
<li>ïƒ˜ &nbsp;Design your homework in the given â€œsorting.vâ€ file. You are NOT ALLOWED to change the filename and the header of the top module (i.e. the module name and the I/O ports).</li>
<li>ïƒ˜ &nbsp;If your design contains more than one module, donâ€™t create new file for them, just put those modules in â€œsorting.v.â€</li>
<li>ïƒ˜ &nbsp;The output waveform will be dumped to file â€œsorting.fsdb.â€ You can use nWave to examine it.</li>
<li>ïƒ˜ &nbsp;For each set of input data, the test bench will allow your circuit to calculate the sorter outputs within 20ns. Once exceeding 20ns or detecting the correct</li>
</ul>
</div>
</div>
<table>
<tbody>
<tr>
<td colspan="5" rowspan="1">
<div class="layoutArea">
<div class="column">
Input

</div>
</div>
</td>
<td colspan="5" rowspan="1">
<div class="layoutArea">
<div class="column">
Output

</div>
</div>
</td>
</tr>
<tr>
<td>
<div class="layoutArea">
<div class="column">
i0

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
i1

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
i2

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
i3

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
i4

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
Rank0

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
Rank1

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
Rank2

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
Rank3

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
Rank4

</div>
</div>
</td>
</tr>
</tbody>
</table>
<div class="layoutArea">
<div class="column">
0x09 0x1c 0x1d 0x26 0x2f 0x07 0x0a 0x35 0x2c 0x37

</div>
<div class="column">
0x1d 0x1c 0x09 0x2c 0x0a 0x07 0x26 0x24 0x1d

</div>
</div>
<div class="layoutArea">
<div class="column">
0x2f 0x26 0x37 0x35 0x26 0x3a 0x36

</div>
</div>
<table>
<tbody>
<tr>
<td>
<div class="layoutArea">
<div class="column">
0x1d

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
0x24

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
0x3a

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
0x36

</div>
</div>
</td>
</tr>
</tbody>
</table>
</div>
<div class="page" title="Page 2">
<div class="layoutArea">
<div class="column">
answer from your circuit, the test bench will soon provide the new data set to your design until all 10000 data sets have been simulated.

Grading

1. Gate-level design using Verilog (80%)

Your score will depend on both the correctness and performance of your design. We provide a â€œpublicâ€ test bench with 10000 datasets. What follows is the grading policy:

</div>
</div>
<table>
<tbody>
<tr>
<td>
<div class="layoutArea">
<div class="column">
Correctness &amp; Performance

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
Score

</div>
</div>
</td>
</tr>
</tbody>
</table>
<div class="layoutArea">
<div class="column">
Fail to pass the test bench. Functionally correct Critical Path &lt; 8ns Critical Path &lt; 7ns Critical Path &lt; 6ns Critical Path &lt; 5ns Critical Path &lt; 4ns Critical Path &lt; 3ns

</div>
<div class="column">
40 * (1-err #/10000) 40

45

50

55

60

70

80

</div>
</div>
<table>
<tbody>
<tr>
<td>
<div class="layoutArea">
<div class="column">
Using operands, not standard cell logic

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
0

</div>
</div>
</td>
</tr>
<tr>
<td>
<div class="layoutArea">
<div class="column">
Plagiarism

</div>
</div>
</td>
<td>
<div class="layoutArea">
<div class="column">
0

</div>
</div>
</td>
</tr>
</tbody>
</table>
<div class="layoutArea">
<div class="column">
Testbench will provide related information for grading:

2. Report (20%)

You should also describe and discuss your design. Below are required items in your report.

<ul>
<li>ïƒ˜ &nbsp;Circuit diagram (10%)

Plot the circuit diagram of your design. You are encouraged to plot it hierarchically so that the reader can understand your design easily.</li>
<li>ïƒ˜ &nbsp;Discussion (10%)

Discuss about your design. For example, how do you sort these numbers, how do you improve your critical path.</li>
</ul>
</div>
</div>
</div>
<div class="page" title="Page 3">
<div class="layoutArea">
<div class="column">
Notification

ïƒ˜ Following are the files you will need (available on the class website) HW3.zip includes

<ul>
<li>ï¬ &nbsp;HW3_2020.pdf : this document.</li>
<li>ï¬ &nbsp;HW3_tutorial Verilog introduction</li>
<li>ï¬ &nbsp;sorting.v:

Dummy design file. Program the design in this file.

The header of the top module and the declaration of the I/O ports are predefined in this file and you cannot change them.</li>
<li>ï¬ &nbsp;lib.v: standard cells.</li>
<li>ï¬ &nbsp;tb_ sorting.v:

Testbench for your design.</li>
<li>ï¬ &nbsp;tb_ sorting_pattern.v: Testbench for debugging.</li>
<li>ï¬ &nbsp;i0.dat, i1.dat, i2.dat, i3.dat, i4.dat:

Input patterns for test bench. Put these files in the folder that contains tb_ sorting.v when doing simulation.</li>
<li>ï¬ &nbsp;golden0.dat, golden1.dat, golden2.dat, golden3.dat, golden4.dat: Output patterns of correct answers for test bench. Put these files in the folder that contains tb_ sorting.v when doing simulation.
ïƒ˜ The following files should be compressed and uploaded to CEIBA by due time. ï¬ Report (PDF format)

ï¬ sorting.v
</li>
</ul>
ïƒ˜ File name rule : HW3_(student id)_v# Ex. HW3_b03901301_v1.zip

Ex. HW3_b03901311_v2.zip

</div>
</div>
</div>
