0.7
2020.2
Nov 18 2020
09:47:47
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.sim/sim_2/synth/timing/xsim/tb_full_addr_clk_time_synth.v,1709825236,verilog,,,,full_addr_clk;glbl,,,,,,,,
D:/MyProjects/FPGA/Lab2/full_addr/full_addr.srcs/sim_2/new/tb_full_addr_clk.vhd,1709825100,vhdl,,,,tb_full_addr_clk,,,,,,,,
