
---------- Begin Simulation Statistics ----------
final_tick                               151766366500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 446618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684356                       # Number of bytes of host memory used
host_op_rate                                   731247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   176.61                       # Real time elapsed on the host
host_tick_rate                              859318660                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78878233                       # Number of instructions simulated
sim_ops                                     129147366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.151766                       # Number of seconds simulated
sim_ticks                                151766366500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                          10868238                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    78878233                       # Number of instructions committed
system.cpu.committedOps                     129147366                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12185.577713                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12185.577713                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  46403606036                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  46403606036                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3808076                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3808076                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13697.730608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13697.730608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12759.351816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12759.351816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21714473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21714473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9538469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9538469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       696354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        696354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8817592500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8817592500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       691069                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       691069                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18754.656259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18754.656259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17764.233865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17764.233865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10017216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10017216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5614806500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5614806500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       299382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5303174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5303174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       298531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       298531                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15218.166261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15218.166261                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14269.166330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14269.166330                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31731689                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31731689                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  15153276000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15153276000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030425                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       995736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         995736                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         6136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14120767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14120767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       989600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       989600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15218.166261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15218.166261                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14269.166330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12185.577713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12615.352316                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31731689                       # number of overall hits
system.cpu.dcache.overall_hits::total        31731689                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  15153276000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15153276000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030425                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       995736                       # number of overall misses
system.cpu.dcache.overall_misses::total        995736                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         6136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14120767000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  46403606036                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60524373036                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.146595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       989600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3808076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4797676                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued    127442647                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      1635790                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified    129129429                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull        17770                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       1780271                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                4796652                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              7.613971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         70252526                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   182.303998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   841.289956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.178031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.821572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          895                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.874023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.125977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           4797676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          70252526                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.593954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36529365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches           3460436                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      4695272                       # number of writebacks
system.cpu.dcache.writebacks::total           4695272                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    22410827                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        103411                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    10316598                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        209620                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87161.995516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87161.995516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86161.995516                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86161.995516                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153713000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1784                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87161.995516                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87161.995516                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86161.995516                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86161.995516                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    155497000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155497000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1784                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87161.995516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87161.995516                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86161.995516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86161.995516                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    104724348                       # number of overall hits
system.cpu.icache.overall_hits::total       104724348                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    155497000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155497000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1784                       # number of overall misses
system.cpu.icache.overall_misses::total          1784                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153713000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153713000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1784                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1784                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1272                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.988789                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        209454048                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.226038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1784                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         209454048                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           504.226038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104726132                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1272                       # number of writebacks
system.cpu.icache.writebacks::total              1272                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   104726132                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        303532733                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               303532732.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             64196642                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58760935                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      9964203                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   9671                       # Number of float alu accesses
system.cpu.num_fp_insts                          9671                       # number of float instructions
system.cpu.num_fp_register_reads                12733                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                6438                       # number of times the floating registers were written
system.cpu.num_func_calls                       32962                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             129068458                       # Number of integer alu accesses
system.cpu.num_int_insts                    129068458                       # number of integer instructions
system.cpu.num_int_register_reads           268967106                       # number of times the integer registers were read
system.cpu.num_int_register_writes          107920199                       # number of times the integer registers were written
system.cpu.num_load_insts                    22410819                       # Number of load instructions
system.cpu.num_mem_refs                      32727410                       # number of memory refs
system.cpu.num_store_insts                   10316591                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 74869      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                  96338142     74.60%     74.65% # Class of executed instruction
system.cpu.op_class::IntMult                       81      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::IntDiv                      1647      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                     289      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                     480      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                      618      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1021      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1434      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMisc                     983      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShift                    392      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::MemRead                 22408407     17.35%     92.01% # Class of executed instruction
system.cpu.op_class::MemWrite                10314639      7.99%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2412      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1952      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129147366                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    151766366500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95064.578005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95064.578005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85064.578005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85064.578005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.876682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.876682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.876682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.876682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1564                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        298531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            298531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91085.233415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91085.233415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81085.233415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81085.233415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            278181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                278181                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1853584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1853584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.068167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           20350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20350                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1650084500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1650084500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.068167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.068167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        20350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20350                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       691069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3808076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4499145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95115.606936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 92024.708232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92121.825100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85115.606936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 82024.708232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82121.825100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        690723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      3797410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4488133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     32910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    981535538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1014445538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.002801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        10666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29450000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    874875538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    904325538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.002801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        10666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11012                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1267                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1267                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      4695272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4695272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      4695272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4695272                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           989600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      3808076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4799460                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95064.578005                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91152.614032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 92024.708232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91620.939015                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85064.578005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81152.614032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 82024.708232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81620.939015                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               968904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      3797410                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4766534                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    148681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1886494500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    981535538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3016711038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.876682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020914                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.002801                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006860                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              20696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        10666                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32926                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1679534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    874875538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2687451038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.876682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.002801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         20696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        10666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32926                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          989600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      3808076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4799460                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 95064.578005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91152.614032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 92024.708232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91620.939015                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85064.578005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81152.614032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 82024.708232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81620.939015                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 220                       # number of overall hits
system.l2.overall_hits::.cpu.data              968904                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      3797410                       # number of overall hits
system.l2.overall_hits::total                 4766534                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    148681000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1886494500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    981535538                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3016711038                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.876682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020914                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.002801                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006860                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1564                       # number of overall misses
system.l2.overall_misses::.cpu.data             20696                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        10666                       # number of overall misses
system.l2.overall_misses::total                 32926                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    133041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1679534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    874875538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2687451038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.876682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.002801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        20696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        10666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32926                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           1832                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20841                       # Occupied blocks per task id
system.l2.tags.avg_refs                    289.617961                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 76812018                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      41.422147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       739.058733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     17569.703914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  8813.742195                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.536185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.268974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.828977                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         10014                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         21292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.305603                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.649780                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     33138                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  76812018                       # Number of tag accesses
system.l2.tags.tagsinuse                 27163.926988                       # Cycle average of tags in use
system.l2.tags.total_refs                     9597360                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 682                       # number of writebacks
system.l2.writebacks::total                       682                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    4515778.58                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40320.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     20680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples     10646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21570.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        13.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      20.30                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       659540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           659540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            659540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8727520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      4497861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13884921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         287600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           659540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8727520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      4497861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14172521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         287600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               287600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.612829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.419942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.762074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9661     69.17%     69.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2333     16.70%     85.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          582      4.17%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          239      1.71%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          101      0.72%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      1.43%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          499      3.57%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      0.22%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          322      2.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13968                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2104960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2107264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   42048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                43648                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       100096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         100096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1324544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       682624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2107264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        43648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           43648                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        20696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher        10666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44224.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40132.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     39977.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       100096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1323520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       681344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 659540.070098469383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8720772.793885132298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 4489426.845440092497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     69166906                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    830589261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    426396951                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 3954435960.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        42048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 277057.433538807149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 2696925325224                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               71114                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                629                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           20696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        10666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                682                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    58.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              100                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.152051826752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     843.076923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.682143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4130.025636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           37     94.87%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      2.56%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   29770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     32926                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32926                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       32926                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 58.04                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    19091                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  164450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  151766286500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1326153118                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    709465618                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.846154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.810064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.136441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     61.54%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     33.33%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.56%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  682                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        682                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.38                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     480                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            514441530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 48780480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6276949440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            276.687418                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     38452500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     636740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 132667014500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4098173744                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     560867248                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13765118508                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             41184000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 25904670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1573712640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               116731860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1505253360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31887694140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            41991844080                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         150530263002                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                 970920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            536958810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 51008160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6387302580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            277.355416                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     44657500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     645840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 132390148250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4076596129                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     602100483                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14007024138                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             43741920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 27103890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1565542560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               118102740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1526765760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31833971460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            42093223710                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         150473539767                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2458620                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        67436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        67436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2150912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2150912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2150912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            42278736                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          176616015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32926                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              12576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          682                       # Transaction distribution
system.membus.trans_dist::CleanEvict              902                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20350                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12576                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14392004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14396844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    607548672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              607744256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 151766366500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10677425549                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2676000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7196514000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     43648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4801292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007527                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4801020     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    272      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4801292                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4797924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9597384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            248                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            1832                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4500929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4695954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1272                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          102530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           298531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          298531                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1784                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4499145                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
