// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="peaks,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.100000,HLS_SYN_LAT=113,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=284,HLS_SYN_LUT=774}" *)

module peaks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        samples_V_dout,
        samples_V_empty_n,
        samples_V_read,
        amplitude_V_din,
        amplitude_V_full_n,
        amplitude_V_write,
        locations_V_din,
        locations_V_full_n,
        locations_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st11_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv7_64 = 7'b1100100;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] samples_V_dout;
input   samples_V_empty_n;
output   samples_V_read;
output  [31:0] amplitude_V_din;
input   amplitude_V_full_n;
output   amplitude_V_write;
output  [31:0] locations_V_din;
input   locations_V_full_n;
output   locations_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg samples_V_read;
reg amplitude_V_write;
reg locations_V_write;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm = 5'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
reg   [6:0] tmp_6_reg_111;
reg   [6:0] ap_reg_ppstg_tmp_6_reg_111_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_bdd_48;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond_reg_364;
reg    ap_sig_bdd_57;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] or_cond_reg_406;
reg    ap_sig_bdd_77;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [6:0] ap_reg_ppstg_tmp_6_reg_111_pp0_it2;
reg   [6:0] ap_reg_ppstg_tmp_6_reg_111_pp0_it3;
reg   [6:0] ap_reg_ppstg_tmp_6_reg_111_pp0_it4;
reg   [6:0] ap_reg_ppstg_tmp_6_reg_111_pp0_it5;
reg   [31:0] shift_buf_1_2_reg_123;
reg   [31:0] shift_buf_1_9_reg_133;
reg   [31:0] ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it2;
reg   [31:0] ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it3;
reg   [31:0] ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it4;
reg   [31:0] ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it5;
wire   [1:0] indvarinc_fu_157_p2;
reg   [1:0] indvarinc_reg_345;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_105;
wire   [0:0] tmp_1_fu_173_p2;
reg   [0:0] tmp_1_reg_350;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_116;
wire   [0:0] exitcond_fu_185_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_364_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_364_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_364_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_364_pp0_it4;
wire   [6:0] i_fu_191_p2;
reg   [6:0] i_reg_368;
reg   [31:0] tmp_20_reg_373;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_373_pp0_it2;
wire   [0:0] tmp_2_fu_227_p2;
reg   [0:0] tmp_2_reg_380;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_380_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_2_reg_380_pp0_it3;
wire   [0:0] tmp_7_fu_263_p2;
reg   [0:0] tmp_7_reg_385;
wire   [0:0] tmp_14_fu_298_p2;
reg   [0:0] tmp_14_reg_391;
wire   [0:0] tmp_11_fu_308_p2;
reg   [0:0] tmp_11_reg_396;
wire   [0:0] tmp_17_fu_318_p2;
reg   [0:0] tmp_17_reg_401;
wire   [0:0] or_cond_fu_324_p2;
wire   [1:0] invdar_phi_fu_104_p4;
reg   [1:0] invdar_reg_100;
reg   [6:0] tmp_6_phi_fu_115_p4;
reg   [31:0] shift_buf_1_2_phi_fu_126_p4;
reg   [31:0] shift_buf_1_9_phi_fu_138_p4;
wire   [31:0] shift_buf_fu_72;
wire   [31:0] shift_buf_1_fu_76;
wire   [31:0] shift_buf_1_2_to_int_fu_197_p1;
wire   [7:0] tmp_3_fu_201_p4;
wire   [22:0] tmp_4_fu_211_p1;
wire   [0:0] notrhs_fu_221_p2;
wire   [0:0] notlhs_fu_215_p2;
wire   [31:0] shift_buf_1_to_int_fu_233_p1;
wire   [7:0] tmp_8_fu_237_p4;
wire   [22:0] tmp_5_fu_247_p1;
wire   [0:0] notrhs5_fu_257_p2;
wire   [0:0] notlhs4_fu_251_p2;
wire   [31:0] shift_buf_0_to_int_fu_269_p1;
wire   [7:0] tmp_12_fu_272_p4;
wire   [22:0] tmp_13_fu_282_p1;
wire   [0:0] notrhs9_fu_292_p2;
wire   [0:0] notlhs8_fu_286_p2;
wire   [0:0] tmp_9_fu_304_p2;
wire   [0:0] grp_fu_145_p2;
wire   [0:0] tmp_15_fu_314_p2;
wire   [0:0] grp_fu_151_p2;
reg    grp_fu_145_ce;
wire   [4:0] grp_fu_145_opcode;
reg    grp_fu_151_ce;
wire   [4:0] grp_fu_151_opcode;
reg    ap_sig_cseq_ST_st11_fsm_4;
reg    ap_sig_bdd_331;
reg   [4:0] ap_NS_fsm;


peaks_fcmp_32ns_32ns_1_4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
peaks_fcmp_32ns_32ns_1_4_U0(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( shift_buf_1_2_phi_fu_126_p4 ),
    .din1( shift_buf_1_9_phi_fu_138_p4 ),
    .ce( grp_fu_145_ce ),
    .opcode( grp_fu_145_opcode ),
    .dout( grp_fu_145_p2 )
);

peaks_fcmp_32ns_32ns_1_4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
peaks_fcmp_32ns_32ns_1_4_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( shift_buf_1_9_phi_fu_138_p4 ),
    .din1( samples_V_dout ),
    .ce( grp_fu_151_ce ),
    .opcode( grp_fu_151_opcode ),
    .dout( grp_fu_151_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond_fu_185_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_reg_350))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_reg_350))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_reg_350))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_reg_350))) begin
        invdar_reg_100 <= indvarinc_reg_345;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        invdar_reg_100 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_reg_350))) begin
        shift_buf_1_2_reg_123 <= shift_buf_1_fu_76;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it1))) begin
        shift_buf_1_2_reg_123 <= shift_buf_1_9_reg_133;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_reg_350))) begin
        shift_buf_1_9_reg_133 <= shift_buf_fu_72;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it1))) begin
        shift_buf_1_9_reg_133 <= tmp_20_reg_373;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_reg_350))) begin
        tmp_6_reg_111 <= ap_const_lv7_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (exitcond_reg_364 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        tmp_6_reg_111 <= i_reg_368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_exitcond_reg_364_pp0_it1 <= exitcond_reg_364;
        ap_reg_ppstg_tmp_6_reg_111_pp0_it1 <= tmp_6_reg_111;
        exitcond_reg_364 <= exitcond_fu_185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
        ap_reg_ppstg_exitcond_reg_364_pp0_it2 <= ap_reg_ppstg_exitcond_reg_364_pp0_it1;
        ap_reg_ppstg_exitcond_reg_364_pp0_it3 <= ap_reg_ppstg_exitcond_reg_364_pp0_it2;
        ap_reg_ppstg_exitcond_reg_364_pp0_it4 <= ap_reg_ppstg_exitcond_reg_364_pp0_it3;
        ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it2 <= shift_buf_1_9_reg_133;
        ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it3 <= ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it2;
        ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it4 <= ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it3;
        ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it5 <= ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it4;
        ap_reg_ppstg_tmp_20_reg_373_pp0_it2 <= tmp_20_reg_373;
        ap_reg_ppstg_tmp_2_reg_380_pp0_it2 <= tmp_2_reg_380;
        ap_reg_ppstg_tmp_2_reg_380_pp0_it3 <= ap_reg_ppstg_tmp_2_reg_380_pp0_it2;
        ap_reg_ppstg_tmp_6_reg_111_pp0_it2 <= ap_reg_ppstg_tmp_6_reg_111_pp0_it1;
        ap_reg_ppstg_tmp_6_reg_111_pp0_it3 <= ap_reg_ppstg_tmp_6_reg_111_pp0_it2;
        ap_reg_ppstg_tmp_6_reg_111_pp0_it4 <= ap_reg_ppstg_tmp_6_reg_111_pp0_it3;
        ap_reg_ppstg_tmp_6_reg_111_pp0_it5 <= ap_reg_ppstg_tmp_6_reg_111_pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        i_reg_368 <= i_fu_191_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        indvarinc_reg_345 <= indvarinc_fu_157_p2;
        tmp_1_reg_350 <= tmp_1_fu_173_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it4))) begin
        or_cond_reg_406 <= or_cond_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it3))) begin
        tmp_11_reg_396 <= tmp_11_fu_308_p2;
        tmp_17_reg_401 <= tmp_17_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it2))) begin
        tmp_14_reg_391 <= tmp_14_fu_298_p2;
        tmp_7_reg_385 <= tmp_7_fu_263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (exitcond_reg_364 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        tmp_20_reg_373 <= samples_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (exitcond_reg_364 == ap_const_lv1_0) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        tmp_2_reg_380 <= tmp_2_fu_227_p2;
    end
end

always @ (ap_sig_bdd_57 or ap_reg_ppiten_pp0_it1 or or_cond_reg_406 or ap_sig_bdd_77 or ap_reg_ppiten_pp0_it6) begin
    if ((~(ap_const_lv1_0 == or_cond_reg_406) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        amplitude_V_write = ap_const_logic_1;
    end else begin
        amplitude_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st11_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_4)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st11_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_4)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_48) begin
    if (ap_sig_bdd_48) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_331) begin
    if (ap_sig_bdd_331) begin
        ap_sig_cseq_ST_st11_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_21) begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_105) begin
    if (ap_sig_bdd_105) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_116) begin
    if (ap_sig_bdd_116) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_sig_bdd_57 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_77 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        grp_fu_145_ce = ap_const_logic_1;
    end else begin
        grp_fu_145_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_sig_bdd_57 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_77 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        grp_fu_151_ce = ap_const_logic_1;
    end else begin
        grp_fu_151_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_57 or ap_reg_ppiten_pp0_it1 or or_cond_reg_406 or ap_sig_bdd_77 or ap_reg_ppiten_pp0_it6) begin
    if ((~(ap_const_lv1_0 == or_cond_reg_406) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        locations_V_write = ap_const_logic_1;
    end else begin
        locations_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or exitcond_reg_364 or ap_sig_bdd_57 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_77 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (exitcond_reg_364 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        samples_V_read = ap_const_logic_1;
    end else begin
        samples_V_read = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or shift_buf_1_2_reg_123 or shift_buf_1_9_reg_133 or ap_reg_ppstg_exitcond_reg_364_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it1))) begin
        shift_buf_1_2_phi_fu_126_p4 = shift_buf_1_9_reg_133;
    end else begin
        shift_buf_1_2_phi_fu_126_p4 = shift_buf_1_2_reg_123;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or shift_buf_1_9_reg_133 or ap_reg_ppstg_exitcond_reg_364_pp0_it1 or tmp_20_reg_373) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_364_pp0_it1))) begin
        shift_buf_1_9_phi_fu_138_p4 = tmp_20_reg_373;
    end else begin
        shift_buf_1_9_phi_fu_138_p4 = shift_buf_1_9_reg_133;
    end
end

always @ (tmp_6_reg_111 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or exitcond_reg_364 or ap_reg_ppiten_pp0_it1 or i_reg_368) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (exitcond_reg_364 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        tmp_6_phi_fu_115_p4 = i_reg_368;
    end else begin
        tmp_6_phi_fu_115_p4 = tmp_6_reg_111;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_57 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_77 or ap_reg_ppiten_pp0_it6 or tmp_1_reg_350) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_1_reg_350)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) & ~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_57 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_77 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st11_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign amplitude_V_din = ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it5;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_105 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_116 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_331 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_48 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (samples_V_empty_n or exitcond_reg_364) begin
    ap_sig_bdd_57 = ((samples_V_empty_n == ap_const_logic_0) & (exitcond_reg_364 == ap_const_lv1_0));
end


always @ (amplitude_V_full_n or locations_V_full_n or or_cond_reg_406) begin
    ap_sig_bdd_77 = (((locations_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond_reg_406)) | (~(ap_const_lv1_0 == or_cond_reg_406) & (amplitude_V_full_n == ap_const_logic_0)));
end

assign exitcond_fu_185_p2 = (tmp_6_phi_fu_115_p4 == ap_const_lv7_64? 1'b1: 1'b0);

assign grp_fu_145_opcode = ap_const_lv5_4;

assign grp_fu_151_opcode = ap_const_lv5_2;

assign i_fu_191_p2 = (tmp_6_phi_fu_115_p4 + ap_const_lv7_1);

assign indvarinc_fu_157_p2 = (invdar_reg_100 + ap_const_lv2_1);

assign invdar_phi_fu_104_p4 = invdar_reg_100;

assign locations_V_din = ap_reg_ppstg_tmp_6_reg_111_pp0_it5;

assign notlhs4_fu_251_p2 = (tmp_8_fu_237_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notlhs8_fu_286_p2 = (tmp_12_fu_272_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notlhs_fu_215_p2 = (tmp_3_fu_201_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notrhs5_fu_257_p2 = (tmp_5_fu_247_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign notrhs9_fu_292_p2 = (tmp_13_fu_282_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign notrhs_fu_221_p2 = (tmp_4_fu_211_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign or_cond_fu_324_p2 = (tmp_11_reg_396 & tmp_17_reg_401);

assign shift_buf_0_to_int_fu_269_p1 = ap_reg_ppstg_tmp_20_reg_373_pp0_it2;

assign shift_buf_1_2_to_int_fu_197_p1 = shift_buf_1_2_phi_fu_126_p4;

assign shift_buf_1_fu_76 = ap_const_lv32_0;

assign shift_buf_1_to_int_fu_233_p1 = ap_reg_ppstg_shift_buf_1_9_reg_133_pp0_it2;

assign shift_buf_fu_72 = ap_const_lv32_0;

assign tmp_11_fu_308_p2 = (tmp_9_fu_304_p2 & grp_fu_145_p2);

assign tmp_12_fu_272_p4 = {{shift_buf_0_to_int_fu_269_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_13_fu_282_p1 = shift_buf_0_to_int_fu_269_p1[22:0];

assign tmp_14_fu_298_p2 = (notrhs9_fu_292_p2 | notlhs8_fu_286_p2);

assign tmp_15_fu_314_p2 = (tmp_7_reg_385 & tmp_14_reg_391);

assign tmp_17_fu_318_p2 = (tmp_15_fu_314_p2 & grp_fu_151_p2);

assign tmp_1_fu_173_p2 = (invdar_reg_100 == ap_const_lv2_2? 1'b1: 1'b0);

assign tmp_2_fu_227_p2 = (notrhs_fu_221_p2 | notlhs_fu_215_p2);

assign tmp_3_fu_201_p4 = {{shift_buf_1_2_to_int_fu_197_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_4_fu_211_p1 = shift_buf_1_2_to_int_fu_197_p1[22:0];

assign tmp_5_fu_247_p1 = shift_buf_1_to_int_fu_233_p1[22:0];

assign tmp_7_fu_263_p2 = (notrhs5_fu_257_p2 | notlhs4_fu_251_p2);

assign tmp_8_fu_237_p4 = {{shift_buf_1_to_int_fu_233_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_9_fu_304_p2 = (ap_reg_ppstg_tmp_2_reg_380_pp0_it3 & tmp_7_reg_385);


endmodule //peaks

