Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., and Zafalon, R.2002. A framework for modeling and estimating the energy dissipation of VLIW-based embedded systems.Des. Autom. Embed. Sys. 7, 3, 183--203.
Anne Bracy , Prashant Prahlad , Amir Roth, Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.18-29, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.15]
Anupam Chattopadhyay , Rainer Leupers , Heinrich Meyr , Gerd Ascheid, Language-driven Exploration and Implementation of Partially Re-configurable ASIPs, Springer Publishing Company, Incorporated, 2008
Henk Corporaal, Microprocessor Architectures: From VLIW to Tta, John Wiley & Sons, Inc., New York, NY, 1997
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., Naveh, A., Saeed, A., Sperber, Z., and Valentine, R. C.2003. The Intel® Pentium M® processor: Microarchitecture and performance.Intel Technol. J. 7, 2, 21--59.
Ann Gordon-Ross , Frank Vahid, Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware, IEEE Transactions on Computers, v.54 n.10, p.1203-1215, October 2005[doi>10.1109/TC.2005.165]
Heinrich, J.1993.MIPS R4000 Microprocessor User’s Manual. Prentice-Hall PTR, Upper Saddle River, NJ.
M. S. Hrishikesh , Doug Burger , Norman P. Jouppi , Stephen W. Keckler , Keith I. Farkas , Premkishore Shivakumar, The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Hu, S., Kim, I., Lipasti, M. H., and Smith, J. E.2006. An approach for implementing efficient superscalar cisc processors. Inthe 12th International Symposium on High-Performance Computer Architecture. 41--52.
Shiliang Hu , James E. Smith, Using Dynamic Binary Translation to Fuse Dependent Instructions, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.213, March 20-24, 2004, Palo Alto, California
William Kreahling , Stephen Hines , David Whalley , Gary Tyson, Reducing the cost of conditional transfers of control by using comparison specifications, ACM SIGPLAN Notices, v.41 n.7, July 2006[doi>10.1145/1159974.1134661]
Arvind Krishnaswamy , Rajiv Gupta, Dynamic coalescing for 16-bit instructions, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.1, p.3-37, February 2005[doi>10.1145/1053271.1053273]
Rixner, S., Dally, W., Khailany, B., Mattson, P., Kapasi, U., and Owens, J.2000. Register organization for media processing. InProceedings of the International Symposium on High-Performance Computer Architecture (HPCA).
Peter G. Sassone , D. Scott Wills, Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.7-17, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.16]
Martino Sykora , Giovanni Agosta , Cristina Silvano, Dynamic configuration of application-specific implicit instructions for embedded pipelined processors, Proceedings of the 2008 ACM symposium on Applied computing, March 16-20, 2008, Fortaleza, Ceara, Brazil[doi>10.1145/1363686.1364040]
Zivojnovic, V., Velarde, J. M., Schläger, C., and Meyr, H.1994. DSPstone--A DSP-oriented benchmarking methodology. InProceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT).
