
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:39 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



architecture rtl of mux_dm_addr is

begin

  p_mux_dm_addr : process(ohe_selector_ID,
                          ocd_ld_DMbEX_r_in,
                          ocd_st_DMbEX_r_in,
                          aguR_in,
                          ocd_addr_r_in)

  begin
    dm_addr_out <= (others => '0');

    -- (dm_addr_copy0_ocd_addr_r___ocd_ld_DMbEX_r_EX_alw, dm_addr_copy0_ocd_addr_r___ocd_st_DMbEX_r_EX_alw)
    if ocd_ld_DMbEX_r_in then
      -- [ocd.n:73]
      dm_addr_out <= ocd_addr_r_in;
    end if;
    if ocd_st_DMbEX_r_in then
      -- [ocd.n:80]
      dm_addr_out <= ocd_addr_r_in;
    end if;

    if ohe_selector_ID = '1' then -- (dm_addr_copy0_aguR_ID)
                                  -- [ldst.n:58][ldst.n:95]
      dm_addr_out <= unsigned(resize(aguR_in, t_addr'length));
    end if;

  end process p_mux_dm_addr;

end rtl;
