Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/monitor.qsys --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/monitor --family="Arria 10" --part=10AX066K3F40E2SG
Progress: Loading monitor/monitor.qsys
Progress: Reading input file
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_nios2 [altera_generic_component 1.0]
Progress: Parameterizing module cpu_nios2
Progress: Adding cpu_onchip_memory [altera_generic_component 1.0]
Progress: Parameterizing module cpu_onchip_memory
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_generic_component 1.0]
Progress: Parameterizing module led
Progress: Adding pio_in [altera_generic_component 1.0]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_generic_component 1.0]
Progress: Parameterizing module pio_out
Progress: Adding power_temp_scl [altera_generic_component 1.0]
Progress: Parameterizing module power_temp_scl
Progress: Adding power_temp_sda [altera_generic_component 1.0]
Progress: Parameterizing module power_temp_sda
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/monitor.qsys --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/monitor --family="Arria 10" --part=10AX066K3F40E2SG
Progress: Loading monitor/monitor.qsys
Progress: Reading input file
Progress: Adding clk_0 [altera_generic_component 1.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_nios2 [altera_generic_component 1.0]
Progress: Parameterizing module cpu_nios2
Progress: Adding cpu_onchip_memory [altera_generic_component 1.0]
Progress: Parameterizing module cpu_onchip_memory
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_generic_component 1.0]
Progress: Parameterizing module led
Progress: Adding pio_in [altera_generic_component 1.0]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_generic_component 1.0]
Progress: Parameterizing module pio_out
Progress: Adding power_temp_scl [altera_generic_component 1.0]
Progress: Parameterizing module power_temp_scl
Progress: Adding power_temp_sda [altera_generic_component 1.0]
Progress: Parameterizing module power_temp_sda
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: monitor: "Transforming system: monitor"
Info: monitor: "Naming system components in system: monitor"
Info: monitor: "Processing generation queue"
Info: monitor: "Generating: monitor"
Info: monitor: "Generating: monitor_clk_0"
Info: monitor: "Generating: monitor_cpu_nios2"
Info: monitor: "Generating: monitor_cpu_onchip_memory"
Info: monitor: "Generating: monitor_jtag_uart_0"
Info: monitor: "Generating: monitor_led"
Info: monitor: "Generating: monitor_pio_in"
Info: monitor: "Generating: monitor_pio_out"
Info: monitor: "Generating: monitor_power_temp_scl"
Info: monitor: "Generating: monitor_power_temp_sda"
Info: monitor: "Generating: monitor_sysid_qsys_0"
Info: monitor: "Generating: monitor_altera_mm_interconnect_181_qntooey"
Info: monitor: "Generating: monitor_altera_irq_mapper_181_ayrpisy"
Info: monitor: "Generating: altera_reset_controller"
Info: monitor: "Generating: monitor_altera_merlin_master_translator_181_mhudjri"
Info: monitor: "Generating: monitor_altera_merlin_slave_translator_181_5aswt6a"
Info: monitor: "Generating: monitor_altera_merlin_master_agent_181_t5eyqrq"
Info: monitor: "Generating: monitor_altera_merlin_slave_agent_181_a7g37xa"
Info: monitor: "Generating: monitor_altera_avalon_sc_fifo_181_hseo73i"
Info: monitor: "Generating: monitor_altera_merlin_router_181_6vwu4zy"
Info: monitor: "Generating: monitor_altera_merlin_router_181_22apfra"
Info: monitor: "Generating: monitor_altera_merlin_router_181_sc3zhbi"
Info: monitor: "Generating: monitor_altera_merlin_router_181_ygpgyvi"
Info: monitor: "Generating: monitor_altera_merlin_demultiplexer_181_wcwblji"
Info: monitor: "Generating: monitor_altera_merlin_demultiplexer_181_zuchasy"
Info: monitor: "Generating: monitor_altera_merlin_multiplexer_181_zml3pxq"
Info: monitor: "Generating: monitor_altera_merlin_multiplexer_181_s3yksmi"
Info: monitor: "Generating: monitor_altera_merlin_demultiplexer_181_qqjp3iy"
Info: monitor: "Generating: monitor_altera_merlin_multiplexer_181_pwas3gq"
Info: monitor: "Generating: monitor_altera_merlin_multiplexer_181_clwxkgy"
Info: monitor: Done "monitor" with 30 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in monitor. No files generated.
Info: Finished: Generate IP Core Documentation
