

================================================================
== Vivado HLS Report for 'gonzomain'
================================================================
* Date:           Fri Mar 11 01:28:03 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        VivadoTest
* Solution:       gonzosolution
* Product family: zynq
* Target device:  xc7z010iclg225-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|      2.39|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   40|   40|         5|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %output_M_instance), !map !7

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %input_M_instance), !map !13

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @gonzomain_str) nounwind

ST_1: stg_10 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.88ns
:1  %exitcond = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_1 [1/1] 0.80ns
:3  %i_1 = add i4 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: p_n_assign [1/1] 0.00ns
:0  %p_n_assign = zext i4 %i to i64

ST_2: input_M_instance_addr [1/1] 0.00ns
:1  %input_M_instance_addr = getelementptr [8 x i32]* %input_M_instance, i64 0, i64 %p_n_assign

ST_2: input_M_instance_load [2/2] 2.39ns
:2  %input_M_instance_load = load i32* %input_M_instance_addr, align 4

ST_2: stg_19 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: input_M_instance_load [1/2] 2.39ns
:2  %input_M_instance_load = load i32* %input_M_instance_addr, align 4


 <State 4>: 2.01ns
ST_4: tmp [2/2] 2.01ns
:3  %tmp = add nsw i32 %input_M_instance_load, 3


 <State 5>: 2.01ns
ST_5: tmp [1/2] 2.01ns
:3  %tmp = add nsw i32 %input_M_instance_load, 3


 <State 6>: 2.39ns
ST_6: output_M_instance_addr [1/1] 0.00ns
:4  %output_M_instance_addr = getelementptr [8 x i32]* %output_M_instance, i64 0, i64 %p_n_assign

ST_6: stg_24 [1/1] 2.39ns
:5  store i32 %tmp, i32* %output_M_instance_addr, align 4

ST_6: stg_25 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_M_instance]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x106a908a5e0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_M_instance]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x106a908a940; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7                  (specbitsmap      ) [ 0000000]
stg_8                  (specbitsmap      ) [ 0000000]
stg_9                  (spectopmodule    ) [ 0000000]
stg_10                 (br               ) [ 0111111]
i                      (phi              ) [ 0010000]
exitcond               (icmp             ) [ 0011111]
empty                  (speclooptripcount) [ 0000000]
i_1                    (add              ) [ 0111111]
stg_15                 (br               ) [ 0000000]
p_n_assign             (zext             ) [ 0001111]
input_M_instance_addr  (getelementptr    ) [ 0001000]
stg_19                 (ret              ) [ 0000000]
input_M_instance_load  (load             ) [ 0000110]
tmp                    (add              ) [ 0000001]
output_M_instance_addr (getelementptr    ) [ 0000000]
stg_24                 (store            ) [ 0000000]
stg_25                 (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_M_instance">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_M_instance"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_M_instance">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_M_instance"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gonzomain_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="input_M_instance_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="4" slack="0"/>
<pin id="28" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_M_instance_addr/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="3" slack="0"/>
<pin id="33" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="34" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_M_instance_load/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="output_M_instance_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="4" slack="4"/>
<pin id="40" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_M_instance_addr/6 "/>
</bind>
</comp>

<comp id="43" class="1004" name="stg_24_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="3" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="1"/>
<pin id="46" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/6 "/>
</bind>
</comp>

<comp id="48" class="1005" name="i_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="1"/>
<pin id="50" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="1"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="exitcond_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="4" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="i_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_n_assign_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_n_assign/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_1_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="p_n_assign_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="4"/>
<pin id="91" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_n_assign "/>
</bind>
</comp>

<comp id="94" class="1005" name="input_M_instance_addr_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_M_instance_addr "/>
</bind>
</comp>

<comp id="99" class="1005" name="input_M_instance_load_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_M_instance_load "/>
</bind>
</comp>

<comp id="104" class="1005" name="tmp_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="20" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="20" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="52" pin="4"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="52" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="52" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="65" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="92"><net_src comp="71" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="97"><net_src comp="24" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="102"><net_src comp="31" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="107"><net_src comp="76" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="43" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_15 : 2
		p_n_assign : 1
		input_M_instance_addr : 2
		input_M_instance_load : 3
	State 3
	State 4
	State 5
	State 6
		stg_24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |     i_1_fu_65    |    0    |    4    |
|          |     grp_fu_76    |    96   |    32   |
|----------|------------------|---------|---------|
|   icmp   |  exitcond_fu_59  |    0    |    2    |
|----------|------------------|---------|---------|
|   zext   | p_n_assign_fu_71 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    96   |    38   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_1_reg_84         |    4   |
|          i_reg_48          |    4   |
|input_M_instance_addr_reg_94|    3   |
|input_M_instance_load_reg_99|   32   |
|      p_n_assign_reg_89     |   64   |
|         tmp_reg_104        |   32   |
+----------------------------+--------+
|            Total           |   139  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   2  |   3  |    6   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.571  ||    3    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   96   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    3   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   235  |   41   |
+-----------+--------+--------+--------+
