#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 21:19:33 2019
# Process ID: 6564
# Current directory: C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.runs/synth_1/Top.vds
# Journal file: C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.820 ; gain = 96.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:46]
INFO: [Synth 8-3491] module 'State_machine' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/State Machine.vhd:21' bound to instance 'Inst_ss' of component 'State_machine' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:309]
INFO: [Synth 8-638] synthesizing module 'State_machine' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/State Machine.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/State Machine.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'State_machine' (1#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/State Machine.vhd:36]
INFO: [Synth 8-3491] module 'Coin_manager' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Coin_manager.vhd:25' bound to instance 'Inst_cm' of component 'Coin_manager' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:327]
INFO: [Synth 8-638] synthesizing module 'Coin_manager' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Coin_manager.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Coin_manager' (2#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Coin_manager.vhd:37]
INFO: [Synth 8-3491] module 'Output' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:34' bound to instance 'Inst_op' of component 'Output' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:342]
INFO: [Synth 8-638] synthesizing module 'Output' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Output' (3#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:51]
INFO: [Synth 8-3491] module 'Standby' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:34' bound to instance 'Inst_sb' of component 'Standby' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:360]
INFO: [Synth 8-638] synthesizing module 'Standby' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:48]
WARNING: [Synth 8-614] signal 'salida0' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida4' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida5' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
WARNING: [Synth 8-614] signal 'salida7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'Standby' (4#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:48]
INFO: [Synth 8-3491] module 'Show' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:25' bound to instance 'Inst_sh' of component 'Show' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:377]
INFO: [Synth 8-638] synthesizing module 'Show' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:43]
WARNING: [Synth 8-614] signal 'r1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:68]
WARNING: [Synth 8-614] signal 'r2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:68]
WARNING: [Synth 8-614] signal 'r3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:68]
WARNING: [Synth 8-614] signal 'show_en' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:134]
WARNING: [Synth 8-614] signal 'ssi6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:134]
WARNING: [Synth 8-614] signal 'ssi7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:134]
WARNING: [Synth 8-614] signal 'ssi8' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Show' (5#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:43]
	Parameter frec bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'Returns' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:24' bound to instance 'Inst_Rt' of component 'Returns' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:395]
INFO: [Synth 8-638] synthesizing module 'Returns' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:43]
	Parameter frec bound to: 50000000 - type: integer 
WARNING: [Synth 8-614] signal 'ss1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss4' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss5' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
WARNING: [Synth 8-614] signal 'ss8' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Returns' (6#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:43]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec1' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:416]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (7#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec2' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:421]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec3' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:426]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec4' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:431]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec5' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:436]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec6' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:441]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec7' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:446]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'Inst_dec8' of component 'Decoder' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:451]
	Parameter frec bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Display.vhd:34' bound to instance 'Inst_Dis' of component 'Display' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:459]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Display.vhd:52]
	Parameter frec bound to: 100000 - type: integer 
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Display.vhd:81]
WARNING: [Synth 8-614] signal 'segment_0' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Display.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Display' (8#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Display.vhd:52]
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:23' bound to instance 'Inst_mult' of component 'Multiplexor' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:479]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:79]
WARNING: [Synth 8-614] signal 'sb0' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb4' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb5' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sb7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh0' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh4' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh5' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'sh7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou0' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou4' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou5' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 'ou7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're0' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're1' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're2' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're3' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're4' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're5' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're6' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
WARNING: [Synth 8-614] signal 're7' is read in the process but is not in the sensitivity list [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (9#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:79]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Debouncer.vhd:24' bound to instance 'Inst_d1' of component 'Debouncer' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:530]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Debouncer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (10#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Debouncer.vhd:33]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Debouncer.vhd:24' bound to instance 'Inst_d2' of component 'Debouncer' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:537]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Debouncer.vhd:24' bound to instance 'Inst_d3' of component 'Debouncer' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:544]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Debouncer.vhd:24' bound to instance 'Inst_d4' of component 'Debouncer' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'Top' (11#1) [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/imports/Desktop/Top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 482.480 ; gain = 152.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 482.480 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 482.480 ; gain = 152.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 837.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.801 ; gain = 507.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.801 ; gain = 507.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 837.801 ; gain = 507.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'State_machine'
INFO: [Synth 8-5544] ROM "returns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "standby" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "overflow" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correcto" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "overflow" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correcto" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'Mens4_reg[7:0]' into 'Mens2_reg[7:0]' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element Mens4_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:102]
INFO: [Synth 8-5545] ROM "ssi7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ssi8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 's5_reg[7:0]' into 's1_reg[7:0]' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:72]
INFO: [Synth 8-4471] merging register 's8_reg[7:0]' into 's6_reg[7:0]' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element s5_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element s8_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:75]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_selection" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_returns |                               00 |                               11
               s_standby |                               01 |                               00
                  s_show |                               10 |                               01
                s_output |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'State_machine'
WARNING: [Synth 8-327] inferring latch for variable 'smens0_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'smens1_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'smens2_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'smens3_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'smens4_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'smens5_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'smens6_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'smens7_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Output.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'salida0_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'salida1_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'salida2_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'salida3_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'salida5_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'salida6_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'salida7_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Standby.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'si1_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'si2_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'si3_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'si4_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'si5_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'si6_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:125]
WARNING: [Synth 8-327] inferring latch for variable 'si7_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'si8_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Show.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'ss1_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'ss2_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'ss3_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'ss4_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'ss6_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'ss7_reg' [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Returns.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 837.801 ; gain = 507.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 34    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     31 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module State_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module Coin_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Output 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module Standby 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 1     
Module Show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module Returns 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexor 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Inst_cm/overflow" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_cm/correcto" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Rt/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Rt/clk2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Dis/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Dis/clk2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Inst_Dis/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss0_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss1_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss2_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss3_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss4_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss5_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss6_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element Inst_mult/ss7_reg was removed.  [C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.srcs/sources_1/new/Multiplexor.vhd:102]
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[0]' (LD) to 'Inst_op/smens0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[0]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[0]' (LD) to 'Inst_sb/salida0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[1]' (LD) to 'Inst_op/smens0_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[1]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[1]' (LD) to 'Inst_sb/salida0_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[2]' (LD) to 'Inst_op/smens0_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[2]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[2]' (LD) to 'Inst_sb/salida0_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[3]' (LD) to 'Inst_op/smens0_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[3]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[3]' (LD) to 'Inst_sb/salida0_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[4]' (LD) to 'Inst_op/smens0_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[4]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[4]' (LD) to 'Inst_sb/salida0_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[5]' (LD) to 'Inst_op/smens0_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[5]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[5]' (LD) to 'Inst_sb/salida0_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[6]' (LD) to 'Inst_op/smens1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[6]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[6]' (LD) to 'Inst_sb/salida1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens0_reg[7]' (LD) to 'Inst_op/smens1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si1_reg[7]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida0_reg[7]' (LD) to 'Inst_sb/salida1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[0]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[0]' (LD) to 'Inst_op/smens1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[0]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[0]' (LD) to 'Inst_sb/salida1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[1]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[1]' (LD) to 'Inst_op/smens1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[1]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[1]' (LD) to 'Inst_sb/salida1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[2]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[2]' (LD) to 'Inst_op/smens1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[2]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[2]' (LD) to 'Inst_sb/salida1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[3]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[3]' (LD) to 'Inst_op/smens1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[3]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[3]' (LD) to 'Inst_sb/salida1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[4]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[4]' (LD) to 'Inst_op/smens1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[4]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[4]' (LD) to 'Inst_sb/salida1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[5]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[5]' (LD) to 'Inst_op/smens1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[5]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[5]' (LD) to 'Inst_sb/salida1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[6]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[6]' (LD) to 'Inst_op/smens2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[6]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[6]' (LD) to 'Inst_sb/salida2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss2_reg[7]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens1_reg[7]' (LD) to 'Inst_op/smens2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si2_reg[7]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida1_reg[7]' (LD) to 'Inst_sb/salida2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[0]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[0]' (LD) to 'Inst_op/smens2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[0]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[1]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[1]' (LD) to 'Inst_op/smens2_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[1]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[2]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[2]' (LD) to 'Inst_op/smens2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[2]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[3]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[3]' (LD) to 'Inst_op/smens2_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[3]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[4]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[4]' (LD) to 'Inst_op/smens2_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[4]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[5]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[5]' (LD) to 'Inst_op/smens2_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[5]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[6]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[6]' (LD) to 'Inst_op/smens3_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[6]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss3_reg[7]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens2_reg[7]' (LD) to 'Inst_op/smens3_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si3_reg[7]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss4_reg[0]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens3_reg[0]' (LD) to 'Inst_op/smens3_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si4_reg[0]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida3_reg[0]' (LD) to 'Inst_sb/salida2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss4_reg[1]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens3_reg[1]' (LD) to 'Inst_op/smens3_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si4_reg[1]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida3_reg[1]' (LD) to 'Inst_sb/salida2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss4_reg[2]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens3_reg[2]' (LD) to 'Inst_op/smens3_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si4_reg[2]' (LD) to 'Inst_sh/si8_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida3_reg[2]' (LD) to 'Inst_sb/salida2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss4_reg[3]' (LD) to 'Inst_Rt/ss1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens3_reg[3]' (LD) to 'Inst_op/smens3_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si4_reg[3]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida3_reg[3]' (LD) to 'Inst_sb/salida2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Rt/ss4_reg[4]' (LD) to 'Inst_Rt/ss1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_op/smens3_reg[4]' (LD) to 'Inst_op/smens3_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_sh/si4_reg[4]' (LD) to 'Inst_sh/si8_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_sb/salida3_reg[4]' (LD) to 'Inst_sb/salida2_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_op/smens4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_op/smens4_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_sh/\si8_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_Rt/ss6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_sb/salida7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_Rt/ss6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_sh/\si8_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_sb/salida7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_sh/\s8_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_Rt/s6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_sh/\s8_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_sb/Mens7_reg[7] )
WARNING: [Synth 8-3332] Sequential element (s8_reg[5]) is unused and will be removed from module Show.
WARNING: [Synth 8-3332] Sequential element (s8_reg[7]) is unused and will be removed from module Show.
WARNING: [Synth 8-3332] Sequential element (si8_reg[5]) is unused and will be removed from module Show.
WARNING: [Synth 8-3332] Sequential element (si8_reg[7]) is unused and will be removed from module Show.
WARNING: [Synth 8-3332] Sequential element (Inst_Rt/s6_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_sb/Mens7_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_op/smens4_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_op/smens4_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_sb/salida7_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_Rt/ss6_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_Rt/ss6_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (Inst_sb/salida7_reg[6]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 837.801 ; gain = 507.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|Decoder     | led               | 256x7         | LUT            | 
|Top         | Inst_mult/ss7_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss6_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss5_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss4_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss3_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss2_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss1_reg | 256x7         | Block RAM      | 
|Top         | Inst_mult/ss0_reg | 256x7         | Block RAM      | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_mult/ss7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/Inst_mult/ss6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/Inst_mult/ss5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/Inst_mult/ss4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/Inst_mult/ss3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/Inst_mult/ss2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/Inst_mult/ss1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/Inst_mult/ss0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 839.758 ; gain = 509.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 854.023 ; gain = 523.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_mult/ss1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   357|
|3     |LUT1     |    41|
|4     |LUT2     |   152|
|5     |LUT3     |   365|
|6     |LUT4     |   299|
|7     |LUT5     |   556|
|8     |LUT6     |   838|
|9     |RAMB18E1 |     4|
|10    |FDRE     |   207|
|11    |LD       |    15|
|12    |IBUF     |    11|
|13    |OBUF     |    19|
+------+---------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |  2866|
|2     |  Inst_Dis  |Display       |   116|
|3     |  Inst_Rt   |Returns       |    65|
|4     |  Inst_cm   |Coin_manager  |  1139|
|5     |  Inst_d1   |Debouncer     |     3|
|6     |  Inst_d2   |Debouncer_0   |     6|
|7     |  Inst_d3   |Debouncer_1   |     7|
|8     |  Inst_d4   |Debouncer_2   |     6|
|9     |  Inst_mult |Multiplexor   |    25|
|10    |  Inst_op   |Output        |    14|
|11    |  Inst_sb   |Standby       |     1|
|12    |  Inst_sh   |Show          |  1317|
|13    |  Inst_ss   |State_machine |    10|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 890.855 ; gain = 560.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 890.855 ; gain = 205.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 890.855 ; gain = 560.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 890.855 ; gain = 573.090
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alvaro/Documents/GitHub/Proyecto_VHDL/Maquina_expendedora.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 890.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 21:20:37 2019...
