#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a97930cbc0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001a9793a2440_0 .net "PC", 31 0, L_000001a979434660;  1 drivers
v000001a9793a2580_0 .net "cycles_consumed", 31 0, v000001a9793a3e80_0;  1 drivers
v000001a9793a2620_0 .var "input_clk", 0 0;
v000001a9793a2760_0 .var "rst", 0 0;
S_000001a9790a9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001a97930cbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001a9792e2080 .functor NOR 1, v000001a9793a2620_0, v000001a97938cc40_0, C4<0>, C4<0>;
L_000001a9792e1a60 .functor AND 1, v000001a979375060_0, v000001a979374e80_0, C4<1>, C4<1>;
L_000001a9792e1280 .functor AND 1, L_000001a9792e1a60, L_000001a9793a2800, C4<1>, C4<1>;
L_000001a9792e1b40 .functor AND 1, v000001a979363660_0, v000001a979363340_0, C4<1>, C4<1>;
L_000001a9792e16e0 .functor AND 1, L_000001a9792e1b40, L_000001a9793a28a0, C4<1>, C4<1>;
L_000001a9792e1c90 .functor AND 1, v000001a97938b340_0, v000001a97938ca60_0, C4<1>, C4<1>;
L_000001a9792e2160 .functor AND 1, L_000001a9792e1c90, L_000001a9793a2940, C4<1>, C4<1>;
L_000001a9792e1c20 .functor AND 1, v000001a979375060_0, v000001a979374e80_0, C4<1>, C4<1>;
L_000001a9792e1e50 .functor AND 1, L_000001a9792e1c20, L_000001a9793a2da0, C4<1>, C4<1>;
L_000001a9792e21d0 .functor AND 1, v000001a979363660_0, v000001a979363340_0, C4<1>, C4<1>;
L_000001a9792e0b80 .functor AND 1, L_000001a9792e21d0, L_000001a9793a2e40, C4<1>, C4<1>;
L_000001a9792e0c60 .functor AND 1, v000001a97938b340_0, v000001a97938ca60_0, C4<1>, C4<1>;
L_000001a9792e1670 .functor AND 1, L_000001a9792e0c60, L_000001a9793a2f80, C4<1>, C4<1>;
L_000001a9793aade0 .functor NOT 1, L_000001a9792e2080, C4<0>, C4<0>, C4<0>;
L_000001a9793aa130 .functor NOT 1, L_000001a9792e2080, C4<0>, C4<0>, C4<0>;
L_000001a9793b3a40 .functor NOT 1, L_000001a9792e2080, C4<0>, C4<0>, C4<0>;
L_000001a9793b4e60 .functor NOT 1, L_000001a9792e2080, C4<0>, C4<0>, C4<0>;
L_000001a9793b4bc0 .functor NOT 1, L_000001a9792e2080, C4<0>, C4<0>, C4<0>;
L_000001a979434660 .functor BUFZ 32, v000001a979390d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a97938bca0_0 .net "EX1_ALU_OPER1", 31 0, L_000001a9793ab4e0;  1 drivers
v000001a97938bd40_0 .net "EX1_ALU_OPER2", 31 0, L_000001a9793b4060;  1 drivers
v000001a97938c380_0 .net "EX1_PC", 31 0, v000001a979372fe0_0;  1 drivers
v000001a97938bde0_0 .net "EX1_PFC", 31 0, v000001a9793738a0_0;  1 drivers
v000001a97938c100_0 .net "EX1_PFC_to_IF", 31 0, L_000001a9793a74e0;  1 drivers
v000001a97938c420_0 .net "EX1_forward_to_B", 31 0, v000001a9793743e0_0;  1 drivers
v000001a97938c4c0_0 .net "EX1_is_beq", 0 0, v000001a979373f80_0;  1 drivers
v000001a97938c560_0 .net "EX1_is_bne", 0 0, v000001a9793733a0_0;  1 drivers
v000001a97938f9e0_0 .net "EX1_is_jal", 0 0, v000001a979374660_0;  1 drivers
v000001a97938ddc0_0 .net "EX1_is_jr", 0 0, v000001a979372cc0_0;  1 drivers
v000001a97938fe40_0 .net "EX1_is_oper2_immed", 0 0, v000001a9793727c0_0;  1 drivers
v000001a97938f440_0 .net "EX1_memread", 0 0, v000001a9793731c0_0;  1 drivers
v000001a97938de60_0 .net "EX1_memwrite", 0 0, v000001a9793745c0_0;  1 drivers
v000001a97938fa80_0 .net "EX1_opcode", 11 0, v000001a9793736c0_0;  1 drivers
v000001a97938e0e0_0 .net "EX1_predicted", 0 0, v000001a979373e40_0;  1 drivers
v000001a97938f260_0 .net "EX1_rd_ind", 4 0, v000001a9793724a0_0;  1 drivers
v000001a97938e2c0_0 .net "EX1_rd_indzero", 0 0, v000001a979373260_0;  1 drivers
v000001a97938f580_0 .net "EX1_regwrite", 0 0, v000001a979373940_0;  1 drivers
v000001a97938efe0_0 .net "EX1_rs1", 31 0, v000001a979373c60_0;  1 drivers
v000001a97938f8a0_0 .net "EX1_rs1_ind", 4 0, v000001a9793739e0_0;  1 drivers
v000001a97938ff80_0 .net "EX1_rs2", 31 0, v000001a979373d00_0;  1 drivers
v000001a97938e680_0 .net "EX1_rs2_ind", 4 0, v000001a979373080_0;  1 drivers
v000001a97938db40_0 .net "EX1_rs2_out", 31 0, L_000001a9793b3b90;  1 drivers
v000001a97938fb20_0 .net "EX2_ALU_OPER1", 31 0, v000001a979375ce0_0;  1 drivers
v000001a97938df00_0 .net "EX2_ALU_OPER2", 31 0, v000001a9793757e0_0;  1 drivers
v000001a97938f3a0_0 .net "EX2_ALU_OUT", 31 0, L_000001a9793a76c0;  1 drivers
v000001a97938f940_0 .net "EX2_PC", 31 0, v000001a979375d80_0;  1 drivers
v000001a97938e4a0_0 .net "EX2_PFC_to_IF", 31 0, v000001a9793747a0_0;  1 drivers
v000001a97938dfa0_0 .net "EX2_forward_to_B", 31 0, v000001a9793748e0_0;  1 drivers
v000001a97938f120_0 .net "EX2_is_beq", 0 0, v000001a979374ac0_0;  1 drivers
v000001a97938fda0_0 .net "EX2_is_bne", 0 0, v000001a979375e20_0;  1 drivers
v000001a97938fbc0_0 .net "EX2_is_jal", 0 0, v000001a979375560_0;  1 drivers
v000001a97938eae0_0 .net "EX2_is_jr", 0 0, v000001a979374840_0;  1 drivers
v000001a97938f6c0_0 .net "EX2_is_oper2_immed", 0 0, v000001a979374fc0_0;  1 drivers
v000001a97938ef40_0 .net "EX2_memread", 0 0, v000001a979374d40_0;  1 drivers
v000001a97938e040_0 .net "EX2_memwrite", 0 0, v000001a979374980_0;  1 drivers
v000001a97938ea40_0 .net "EX2_opcode", 11 0, v000001a979374b60_0;  1 drivers
v000001a97938daa0_0 .net "EX2_predicted", 0 0, v000001a979374ca0_0;  1 drivers
v000001a97938eb80_0 .net "EX2_rd_ind", 4 0, v000001a979374de0_0;  1 drivers
v000001a97938e360_0 .net "EX2_rd_indzero", 0 0, v000001a979374e80_0;  1 drivers
v000001a97938f300_0 .net "EX2_regwrite", 0 0, v000001a979375060_0;  1 drivers
v000001a97938f760_0 .net "EX2_rs1", 31 0, v000001a9793751a0_0;  1 drivers
v000001a97938f800_0 .net "EX2_rs1_ind", 4 0, v000001a9793754c0_0;  1 drivers
v000001a97938e540_0 .net "EX2_rs2_ind", 4 0, v000001a979375240_0;  1 drivers
v000001a97938fc60_0 .net "EX2_rs2_out", 31 0, v000001a9793752e0_0;  1 drivers
v000001a97938f620_0 .net "ID_INST", 31 0, v000001a97937e5d0_0;  1 drivers
v000001a979390020_0 .net "ID_PC", 31 0, v000001a97937e710_0;  1 drivers
v000001a97938e720_0 .net "ID_PFC_to_EX", 31 0, L_000001a9793a4d80;  1 drivers
v000001a97938fd00_0 .net "ID_PFC_to_IF", 31 0, L_000001a9793a4f60;  1 drivers
v000001a97938e400_0 .net "ID_forward_to_B", 31 0, L_000001a9793a41a0;  1 drivers
v000001a97938fee0_0 .net "ID_is_beq", 0 0, L_000001a9793a5a00;  1 drivers
v000001a97938f080_0 .net "ID_is_bne", 0 0, L_000001a9793a5b40;  1 drivers
v000001a97938dbe0_0 .net "ID_is_j", 0 0, L_000001a9793a78a0;  1 drivers
v000001a9793900c0_0 .net "ID_is_jal", 0 0, L_000001a9793a8b60;  1 drivers
v000001a97938ecc0_0 .net "ID_is_jr", 0 0, L_000001a9793a5be0;  1 drivers
v000001a97938e180_0 .net "ID_is_oper2_immed", 0 0, L_000001a9793ab0f0;  1 drivers
v000001a97938d960_0 .net "ID_memread", 0 0, L_000001a9793a6900;  1 drivers
v000001a97938f4e0_0 .net "ID_memwrite", 0 0, L_000001a9793a8a20;  1 drivers
v000001a97938ec20_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  1 drivers
v000001a97938da00_0 .net "ID_predicted", 0 0, v000001a9793784f0_0;  1 drivers
v000001a97938ed60_0 .net "ID_rd_ind", 4 0, v000001a979391d80_0;  1 drivers
v000001a97938dc80_0 .net "ID_regwrite", 0 0, L_000001a9793a8980;  1 drivers
v000001a97938e220_0 .net "ID_rs1", 31 0, v000001a97937d4f0_0;  1 drivers
v000001a97938e9a0_0 .net "ID_rs1_ind", 4 0, v000001a979390de0_0;  1 drivers
v000001a97938ee00_0 .net "ID_rs2", 31 0, v000001a97937de50_0;  1 drivers
v000001a97938dd20_0 .net "ID_rs2_ind", 4 0, v000001a9793920a0_0;  1 drivers
v000001a97938f1c0_0 .net "IF_INST", 31 0, L_000001a9793ab2b0;  1 drivers
v000001a97938e5e0_0 .net "IF_pc", 31 0, v000001a979390d40_0;  1 drivers
v000001a97938e7c0_0 .net "MEM_ALU_OUT", 31 0, v000001a979362260_0;  1 drivers
v000001a97938e860_0 .net "MEM_Data_mem_out", 31 0, v000001a97938d8c0_0;  1 drivers
v000001a97938e900_0 .net "MEM_memread", 0 0, v000001a979362580_0;  1 drivers
v000001a97938eea0_0 .net "MEM_memwrite", 0 0, v000001a9793632a0_0;  1 drivers
v000001a9793a17c0_0 .net "MEM_opcode", 11 0, v000001a979362a80_0;  1 drivers
v000001a9793a26c0_0 .net "MEM_rd_ind", 4 0, v000001a979362b20_0;  1 drivers
v000001a9793a3ac0_0 .net "MEM_rd_indzero", 0 0, v000001a979363340_0;  1 drivers
v000001a9793a1c20_0 .net "MEM_regwrite", 0 0, v000001a979363660_0;  1 drivers
v000001a9793a3020_0 .net "MEM_rs2", 31 0, v000001a979364740_0;  1 drivers
v000001a9793a1cc0_0 .net "PC", 31 0, L_000001a979434660;  alias, 1 drivers
v000001a9793a3840_0 .net "STALL_ID1_FLUSH", 0 0, v000001a979378090_0;  1 drivers
v000001a9793a3a20_0 .net "STALL_ID2_FLUSH", 0 0, v000001a979377c30_0;  1 drivers
v000001a9793a1ae0_0 .net "STALL_IF_FLUSH", 0 0, v000001a979379670_0;  1 drivers
v000001a9793a3660_0 .net "WB_ALU_OUT", 31 0, v000001a97938c740_0;  1 drivers
v000001a9793a38e0_0 .net "WB_Data_mem_out", 31 0, v000001a97938bf20_0;  1 drivers
v000001a9793a1ea0_0 .net "WB_memread", 0 0, v000001a97938d460_0;  1 drivers
v000001a9793a29e0_0 .net "WB_rd_ind", 4 0, v000001a97938c9c0_0;  1 drivers
v000001a9793a1e00_0 .net "WB_rd_indzero", 0 0, v000001a97938ca60_0;  1 drivers
v000001a9793a3700_0 .net "WB_regwrite", 0 0, v000001a97938b340_0;  1 drivers
v000001a9793a30c0_0 .net "Wrong_prediction", 0 0, L_000001a9793b4df0;  1 drivers
v000001a9793a1d60_0 .net *"_ivl_1", 0 0, L_000001a9792e1a60;  1 drivers
v000001a9793a1f40_0 .net *"_ivl_13", 0 0, L_000001a9792e1c90;  1 drivers
v000001a9793a3160_0 .net *"_ivl_14", 0 0, L_000001a9793a2940;  1 drivers
v000001a9793a2080_0 .net *"_ivl_19", 0 0, L_000001a9792e1c20;  1 drivers
v000001a9793a23a0_0 .net *"_ivl_2", 0 0, L_000001a9793a2800;  1 drivers
v000001a9793a3ca0_0 .net *"_ivl_20", 0 0, L_000001a9793a2da0;  1 drivers
v000001a9793a19a0_0 .net *"_ivl_25", 0 0, L_000001a9792e21d0;  1 drivers
v000001a9793a33e0_0 .net *"_ivl_26", 0 0, L_000001a9793a2e40;  1 drivers
v000001a9793a3480_0 .net *"_ivl_31", 0 0, L_000001a9792e0c60;  1 drivers
v000001a9793a3b60_0 .net *"_ivl_32", 0 0, L_000001a9793a2f80;  1 drivers
v000001a9793a3d40_0 .net *"_ivl_40", 31 0, L_000001a9793a6d60;  1 drivers
L_000001a9793c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9793a24e0_0 .net *"_ivl_43", 26 0, L_000001a9793c0c58;  1 drivers
L_000001a9793c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9793a3de0_0 .net/2u *"_ivl_44", 31 0, L_000001a9793c0ca0;  1 drivers
v000001a9793a3200_0 .net *"_ivl_52", 31 0, L_000001a97941f1d0;  1 drivers
L_000001a9793c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9793a2a80_0 .net *"_ivl_55", 26 0, L_000001a9793c0d30;  1 drivers
L_000001a9793c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a9793a1fe0_0 .net/2u *"_ivl_56", 31 0, L_000001a9793c0d78;  1 drivers
v000001a9793a3c00_0 .net *"_ivl_7", 0 0, L_000001a9792e1b40;  1 drivers
v000001a9793a2120_0 .net *"_ivl_8", 0 0, L_000001a9793a28a0;  1 drivers
v000001a9793a21c0_0 .net "alu_selA", 1 0, L_000001a9793a2bc0;  1 drivers
v000001a9793a2260_0 .net "alu_selB", 1 0, L_000001a9793a65e0;  1 drivers
v000001a9793a2ee0_0 .net "clk", 0 0, L_000001a9792e2080;  1 drivers
v000001a9793a3e80_0 .var "cycles_consumed", 31 0;
v000001a9793a3520_0 .net "exhaz", 0 0, L_000001a9792e16e0;  1 drivers
v000001a9793a1b80_0 .net "exhaz2", 0 0, L_000001a9792e0b80;  1 drivers
v000001a9793a3980_0 .net "hlt", 0 0, v000001a97938cc40_0;  1 drivers
v000001a9793a35c0_0 .net "idhaz", 0 0, L_000001a9792e1280;  1 drivers
v000001a9793a2b20_0 .net "idhaz2", 0 0, L_000001a9792e1e50;  1 drivers
v000001a9793a2300_0 .net "if_id_write", 0 0, v000001a979379990_0;  1 drivers
v000001a9793a32a0_0 .net "input_clk", 0 0, v000001a9793a2620_0;  1 drivers
v000001a9793a1720_0 .net "is_branch_and_taken", 0 0, L_000001a9793aac20;  1 drivers
v000001a9793a2c60_0 .net "memhaz", 0 0, L_000001a9792e2160;  1 drivers
v000001a9793a2d00_0 .net "memhaz2", 0 0, L_000001a9792e1670;  1 drivers
v000001a9793a3340_0 .net "pc_src", 2 0, L_000001a9793a4a60;  1 drivers
v000001a9793a1a40_0 .net "pc_write", 0 0, v000001a97937a390_0;  1 drivers
v000001a9793a1860_0 .net "rst", 0 0, v000001a9793a2760_0;  1 drivers
v000001a9793a37a0_0 .net "store_rs2_forward", 1 0, L_000001a9793a5320;  1 drivers
v000001a9793a1900_0 .net "wdata_to_reg_file", 31 0, L_000001a979434510;  1 drivers
E_000001a9792e99d0/0 .event negedge, v000001a979379170_0;
E_000001a9792e99d0/1 .event posedge, v000001a979364420_0;
E_000001a9792e99d0 .event/or E_000001a9792e99d0/0, E_000001a9792e99d0/1;
L_000001a9793a2800 .cmp/eq 5, v000001a979374de0_0, v000001a9793739e0_0;
L_000001a9793a28a0 .cmp/eq 5, v000001a979362b20_0, v000001a9793739e0_0;
L_000001a9793a2940 .cmp/eq 5, v000001a97938c9c0_0, v000001a9793739e0_0;
L_000001a9793a2da0 .cmp/eq 5, v000001a979374de0_0, v000001a979373080_0;
L_000001a9793a2e40 .cmp/eq 5, v000001a979362b20_0, v000001a979373080_0;
L_000001a9793a2f80 .cmp/eq 5, v000001a97938c9c0_0, v000001a979373080_0;
L_000001a9793a6d60 .concat [ 5 27 0 0], v000001a979391d80_0, L_000001a9793c0c58;
L_000001a9793a6b80 .cmp/ne 32, L_000001a9793a6d60, L_000001a9793c0ca0;
L_000001a97941f1d0 .concat [ 5 27 0 0], v000001a979374de0_0, L_000001a9793c0d30;
L_000001a97941ddd0 .cmp/ne 32, L_000001a97941f1d0, L_000001a9793c0d78;
S_000001a9791bd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001a9792e10c0 .functor NOT 1, L_000001a9792e16e0, C4<0>, C4<0>, C4<0>;
L_000001a9792e1130 .functor AND 1, L_000001a9792e2160, L_000001a9792e10c0, C4<1>, C4<1>;
L_000001a9792e0bf0 .functor OR 1, L_000001a9792e1280, L_000001a9792e1130, C4<0>, C4<0>;
L_000001a9792e19f0 .functor OR 1, L_000001a9792e1280, L_000001a9792e16e0, C4<0>, C4<0>;
v000001a97930bac0_0 .net *"_ivl_12", 0 0, L_000001a9792e19f0;  1 drivers
v000001a97930c1a0_0 .net *"_ivl_2", 0 0, L_000001a9792e10c0;  1 drivers
v000001a97930c100_0 .net *"_ivl_5", 0 0, L_000001a9792e1130;  1 drivers
v000001a97930b340_0 .net *"_ivl_7", 0 0, L_000001a9792e0bf0;  1 drivers
v000001a97930b020_0 .net "alu_selA", 1 0, L_000001a9793a2bc0;  alias, 1 drivers
v000001a97930c7e0_0 .net "exhaz", 0 0, L_000001a9792e16e0;  alias, 1 drivers
v000001a97930b0c0_0 .net "idhaz", 0 0, L_000001a9792e1280;  alias, 1 drivers
v000001a97930a940_0 .net "memhaz", 0 0, L_000001a9792e2160;  alias, 1 drivers
L_000001a9793a2bc0 .concat8 [ 1 1 0 0], L_000001a9792e0bf0, L_000001a9792e19f0;
S_000001a9791bd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001a9792e11a0 .functor NOT 1, L_000001a9792e0b80, C4<0>, C4<0>, C4<0>;
L_000001a9792e1bb0 .functor AND 1, L_000001a9792e1670, L_000001a9792e11a0, C4<1>, C4<1>;
L_000001a9792e0cd0 .functor OR 1, L_000001a9792e1e50, L_000001a9792e1bb0, C4<0>, C4<0>;
L_000001a9792e0d40 .functor NOT 1, v000001a9793727c0_0, C4<0>, C4<0>, C4<0>;
L_000001a9792e2240 .functor AND 1, L_000001a9792e0cd0, L_000001a9792e0d40, C4<1>, C4<1>;
L_000001a9792e1440 .functor OR 1, L_000001a9792e1e50, L_000001a9792e0b80, C4<0>, C4<0>;
L_000001a9792e22b0 .functor NOT 1, v000001a9793727c0_0, C4<0>, C4<0>, C4<0>;
L_000001a9792e2780 .functor AND 1, L_000001a9792e1440, L_000001a9792e22b0, C4<1>, C4<1>;
v000001a97930c240_0 .net "EX1_is_oper2_immed", 0 0, v000001a9793727c0_0;  alias, 1 drivers
v000001a97930a9e0_0 .net *"_ivl_11", 0 0, L_000001a9792e2240;  1 drivers
v000001a97930aa80_0 .net *"_ivl_16", 0 0, L_000001a9792e1440;  1 drivers
v000001a97930ab20_0 .net *"_ivl_17", 0 0, L_000001a9792e22b0;  1 drivers
v000001a97930abc0_0 .net *"_ivl_2", 0 0, L_000001a9792e11a0;  1 drivers
v000001a97930b160_0 .net *"_ivl_20", 0 0, L_000001a9792e2780;  1 drivers
v000001a97930b200_0 .net *"_ivl_5", 0 0, L_000001a9792e1bb0;  1 drivers
v000001a97930b2a0_0 .net *"_ivl_7", 0 0, L_000001a9792e0cd0;  1 drivers
v000001a97930b3e0_0 .net *"_ivl_8", 0 0, L_000001a9792e0d40;  1 drivers
v000001a97930b520_0 .net "alu_selB", 1 0, L_000001a9793a65e0;  alias, 1 drivers
v000001a97930b660_0 .net "exhaz", 0 0, L_000001a9792e0b80;  alias, 1 drivers
v000001a97930b700_0 .net "idhaz", 0 0, L_000001a9792e1e50;  alias, 1 drivers
v000001a97930b7a0_0 .net "memhaz", 0 0, L_000001a9792e1670;  alias, 1 drivers
L_000001a9793a65e0 .concat8 [ 1 1 0 0], L_000001a9792e2240, L_000001a9792e2780;
S_000001a979076030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001a9792e25c0 .functor NOT 1, L_000001a9792e0b80, C4<0>, C4<0>, C4<0>;
L_000001a9792e2550 .functor AND 1, L_000001a9792e1670, L_000001a9792e25c0, C4<1>, C4<1>;
L_000001a9792e2630 .functor OR 1, L_000001a9792e1e50, L_000001a9792e2550, C4<0>, C4<0>;
L_000001a9792e26a0 .functor OR 1, L_000001a9792e1e50, L_000001a9792e0b80, C4<0>, C4<0>;
v000001a97930b840_0 .net *"_ivl_12", 0 0, L_000001a9792e26a0;  1 drivers
v000001a97930b8e0_0 .net *"_ivl_2", 0 0, L_000001a9792e25c0;  1 drivers
v000001a97930bb60_0 .net *"_ivl_5", 0 0, L_000001a9792e2550;  1 drivers
v000001a97930bc00_0 .net *"_ivl_7", 0 0, L_000001a9792e2630;  1 drivers
v000001a97930bd40_0 .net "exhaz", 0 0, L_000001a9792e0b80;  alias, 1 drivers
v000001a97930be80_0 .net "idhaz", 0 0, L_000001a9792e1e50;  alias, 1 drivers
v000001a979289360_0 .net "memhaz", 0 0, L_000001a9792e1670;  alias, 1 drivers
v000001a9792888c0_0 .net "store_rs2_forward", 1 0, L_000001a9793a5320;  alias, 1 drivers
L_000001a9793a5320 .concat8 [ 1 1 0 0], L_000001a9792e2630, L_000001a9792e26a0;
S_000001a9790761c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001a979289900_0 .net "EX_ALU_OUT", 31 0, L_000001a9793a76c0;  alias, 1 drivers
v000001a979289a40_0 .net "EX_memread", 0 0, v000001a979374d40_0;  alias, 1 drivers
v000001a97926fb10_0 .net "EX_memwrite", 0 0, v000001a979374980_0;  alias, 1 drivers
v000001a97926fc50_0 .net "EX_opcode", 11 0, v000001a979374b60_0;  alias, 1 drivers
v000001a979362bc0_0 .net "EX_rd_ind", 4 0, v000001a979374de0_0;  alias, 1 drivers
v000001a9793621c0_0 .net "EX_rd_indzero", 0 0, L_000001a97941ddd0;  1 drivers
v000001a979362c60_0 .net "EX_regwrite", 0 0, v000001a979375060_0;  alias, 1 drivers
v000001a979364240_0 .net "EX_rs2_out", 31 0, v000001a9793752e0_0;  alias, 1 drivers
v000001a979362260_0 .var "MEM_ALU_OUT", 31 0;
v000001a979362580_0 .var "MEM_memread", 0 0;
v000001a9793632a0_0 .var "MEM_memwrite", 0 0;
v000001a979362a80_0 .var "MEM_opcode", 11 0;
v000001a979362b20_0 .var "MEM_rd_ind", 4 0;
v000001a979363340_0 .var "MEM_rd_indzero", 0 0;
v000001a979363660_0 .var "MEM_regwrite", 0 0;
v000001a979364740_0 .var "MEM_rs2", 31 0;
v000001a9793641a0_0 .net "clk", 0 0, L_000001a9793b4e60;  1 drivers
v000001a979364420_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
E_000001a9792e9a90 .event posedge, v000001a979364420_0, v000001a9793641a0_0;
S_000001a9791b69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001a979081490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a9790814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a979081500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a979081538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a979081570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a9790815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a9790815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a979081618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a979081650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a979081688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a9790816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a9790816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a979081730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a979081768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a9790817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a9790817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a979081810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a979081848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a979081880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a9790818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a9790818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a979081928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a979081960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a979081998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a9790819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a9793b4290 .functor XOR 1, L_000001a9793b3f10, v000001a979374ca0_0, C4<0>, C4<0>;
L_000001a9793b4ed0 .functor NOT 1, L_000001a9793b4290, C4<0>, C4<0>, C4<0>;
L_000001a9793b4d10 .functor OR 1, v000001a9793a2760_0, L_000001a9793b4ed0, C4<0>, C4<0>;
L_000001a9793b4df0 .functor NOT 1, L_000001a9793b4d10, C4<0>, C4<0>, C4<0>;
v000001a979367530_0 .net "ALU_OP", 3 0, v000001a9793670d0_0;  1 drivers
v000001a979368e30_0 .net "BranchDecision", 0 0, L_000001a9793b3f10;  1 drivers
v000001a979369d30_0 .net "CF", 0 0, v000001a979366db0_0;  1 drivers
v000001a979368c50_0 .net "EX_opcode", 11 0, v000001a979374b60_0;  alias, 1 drivers
v000001a979368f70_0 .net "Wrong_prediction", 0 0, L_000001a9793b4df0;  alias, 1 drivers
v000001a979369f10_0 .net "ZF", 0 0, L_000001a9793b4370;  1 drivers
L_000001a9793c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a979369a10_0 .net/2u *"_ivl_0", 31 0, L_000001a9793c0ce8;  1 drivers
v000001a9793695b0_0 .net *"_ivl_11", 0 0, L_000001a9793b4d10;  1 drivers
v000001a979369650_0 .net *"_ivl_2", 31 0, L_000001a9793a7620;  1 drivers
v000001a9793691f0_0 .net *"_ivl_6", 0 0, L_000001a9793b4290;  1 drivers
v000001a9793696f0_0 .net *"_ivl_8", 0 0, L_000001a9793b4ed0;  1 drivers
v000001a979369dd0_0 .net "alu_out", 31 0, L_000001a9793a76c0;  alias, 1 drivers
v000001a979369fb0_0 .net "alu_outw", 31 0, v000001a979366f90_0;  1 drivers
v000001a979368cf0_0 .net "is_beq", 0 0, v000001a979374ac0_0;  alias, 1 drivers
v000001a979369c90_0 .net "is_bne", 0 0, v000001a979375e20_0;  alias, 1 drivers
v000001a979369e70_0 .net "is_jal", 0 0, v000001a979375560_0;  alias, 1 drivers
v000001a979369bf0_0 .net "oper1", 31 0, v000001a979375ce0_0;  alias, 1 drivers
v000001a97936a050_0 .net "oper2", 31 0, v000001a9793757e0_0;  alias, 1 drivers
v000001a979368d90_0 .net "pc", 31 0, v000001a979375d80_0;  alias, 1 drivers
v000001a979369790_0 .net "predicted", 0 0, v000001a979374ca0_0;  alias, 1 drivers
v000001a9793689d0_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
L_000001a9793a7620 .arith/sum 32, v000001a979375d80_0, L_000001a9793c0ce8;
L_000001a9793a76c0 .functor MUXZ 32, v000001a979366f90_0, L_000001a9793a7620, v000001a979375560_0, C4<>;
S_000001a9791b6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001a9791b69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001a9793b3730 .functor AND 1, v000001a979374ac0_0, L_000001a9793b3880, C4<1>, C4<1>;
L_000001a9793b30a0 .functor NOT 1, L_000001a9793b3880, C4<0>, C4<0>, C4<0>;
L_000001a9793b3490 .functor AND 1, v000001a979375e20_0, L_000001a9793b30a0, C4<1>, C4<1>;
L_000001a9793b3f10 .functor OR 1, L_000001a9793b3730, L_000001a9793b3490, C4<0>, C4<0>;
v000001a979368250_0 .net "BranchDecision", 0 0, L_000001a9793b3f10;  alias, 1 drivers
v000001a9793682f0_0 .net *"_ivl_2", 0 0, L_000001a9793b30a0;  1 drivers
v000001a979368390_0 .net "is_beq", 0 0, v000001a979374ac0_0;  alias, 1 drivers
v000001a979366950_0 .net "is_beq_taken", 0 0, L_000001a9793b3730;  1 drivers
v000001a979368430_0 .net "is_bne", 0 0, v000001a979375e20_0;  alias, 1 drivers
v000001a979366270_0 .net "is_bne_taken", 0 0, L_000001a9793b3490;  1 drivers
v000001a979367030_0 .net "is_eq", 0 0, L_000001a9793b3880;  1 drivers
v000001a9793663b0_0 .net "oper1", 31 0, v000001a979375ce0_0;  alias, 1 drivers
v000001a9793668b0_0 .net "oper2", 31 0, v000001a9793757e0_0;  alias, 1 drivers
S_000001a979099aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001a9791b6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001a9793b3500 .functor XOR 1, L_000001a9793a94c0, L_000001a9793a92e0, C4<0>, C4<0>;
L_000001a9793b4300 .functor XOR 1, L_000001a9793a9240, L_000001a9793a9380, C4<0>, C4<0>;
L_000001a9793b4990 .functor XOR 1, L_000001a9793a9420, L_000001a9793a8f20, C4<0>, C4<0>;
L_000001a9793b48b0 .functor XOR 1, L_000001a9793a9560, L_000001a9793a9600, C4<0>, C4<0>;
L_000001a9793b36c0 .functor XOR 1, L_000001a9793a8fc0, L_000001a9793a9060, C4<0>, C4<0>;
L_000001a9793b4b50 .functor XOR 1, L_000001a9793a9100, L_000001a9793a91a0, C4<0>, C4<0>;
L_000001a9793b47d0 .functor XOR 1, L_000001a97941c390, L_000001a97941a630, C4<0>, C4<0>;
L_000001a9793b43e0 .functor XOR 1, L_000001a97941c610, L_000001a97941bad0, C4<0>, C4<0>;
L_000001a9793b4680 .functor XOR 1, L_000001a97941bb70, L_000001a97941c1b0, C4<0>, C4<0>;
L_000001a9793b3570 .functor XOR 1, L_000001a97941b210, L_000001a97941bc10, C4<0>, C4<0>;
L_000001a9793b3ab0 .functor XOR 1, L_000001a97941bcb0, L_000001a97941be90, C4<0>, C4<0>;
L_000001a9793b44c0 .functor XOR 1, L_000001a97941b2b0, L_000001a97941ae50, C4<0>, C4<0>;
L_000001a9793b31f0 .functor XOR 1, L_000001a97941c2f0, L_000001a97941a590, C4<0>, C4<0>;
L_000001a9793b3ff0 .functor XOR 1, L_000001a97941c430, L_000001a97941bd50, C4<0>, C4<0>;
L_000001a9793b46f0 .functor XOR 1, L_000001a97941c9d0, L_000001a97941bfd0, C4<0>, C4<0>;
L_000001a9793b3c00 .functor XOR 1, L_000001a97941ca70, L_000001a97941c7f0, C4<0>, C4<0>;
L_000001a9793b3260 .functor XOR 1, L_000001a97941b990, L_000001a97941aef0, C4<0>, C4<0>;
L_000001a9793b4530 .functor XOR 1, L_000001a97941c570, L_000001a97941ba30, C4<0>, C4<0>;
L_000001a9793b45a0 .functor XOR 1, L_000001a97941c250, L_000001a97941af90, C4<0>, C4<0>;
L_000001a9793b4920 .functor XOR 1, L_000001a97941b850, L_000001a97941b7b0, C4<0>, C4<0>;
L_000001a9793b3650 .functor XOR 1, L_000001a97941b030, L_000001a97941cb10, C4<0>, C4<0>;
L_000001a9793b4a00 .functor XOR 1, L_000001a97941c4d0, L_000001a97941bdf0, C4<0>, C4<0>;
L_000001a9793b33b0 .functor XOR 1, L_000001a97941b0d0, L_000001a97941b670, C4<0>, C4<0>;
L_000001a9793b4220 .functor XOR 1, L_000001a97941bf30, L_000001a97941c930, C4<0>, C4<0>;
L_000001a9793b3ea0 .functor XOR 1, L_000001a97941c110, L_000001a97941c890, C4<0>, C4<0>;
L_000001a9793b3030 .functor XOR 1, L_000001a97941c070, L_000001a97941ad10, C4<0>, C4<0>;
L_000001a9793b3ce0 .functor XOR 1, L_000001a97941c6b0, L_000001a97941adb0, C4<0>, C4<0>;
L_000001a9793b2fc0 .functor XOR 1, L_000001a97941c750, L_000001a97941cbb0, C4<0>, C4<0>;
L_000001a9793b3d50 .functor XOR 1, L_000001a97941cc50, L_000001a97941ccf0, C4<0>, C4<0>;
L_000001a9793b3dc0 .functor XOR 1, L_000001a97941b170, L_000001a97941a6d0, C4<0>, C4<0>;
L_000001a9793b3110 .functor XOR 1, L_000001a97941a770, L_000001a97941b350, C4<0>, C4<0>;
L_000001a9793b4840 .functor XOR 1, L_000001a97941a810, L_000001a97941a8b0, C4<0>, C4<0>;
L_000001a9793b3880/0/0 .functor OR 1, L_000001a97941a950, L_000001a97941a9f0, L_000001a97941aa90, L_000001a97941ab30;
L_000001a9793b3880/0/4 .functor OR 1, L_000001a97941abd0, L_000001a97941b3f0, L_000001a97941b490, L_000001a97941b530;
L_000001a9793b3880/0/8 .functor OR 1, L_000001a97941b5d0, L_000001a97941b710, L_000001a97941b8f0, L_000001a97941ee10;
L_000001a9793b3880/0/12 .functor OR 1, L_000001a97941d290, L_000001a97941e690, L_000001a97941eaf0, L_000001a97941dc90;
L_000001a9793b3880/0/16 .functor OR 1, L_000001a97941e7d0, L_000001a97941dab0, L_000001a97941d650, L_000001a97941d010;
L_000001a9793b3880/0/20 .functor OR 1, L_000001a97941e730, L_000001a97941e370, L_000001a97941eb90, L_000001a97941cd90;
L_000001a9793b3880/0/24 .functor OR 1, L_000001a97941e410, L_000001a97941d5b0, L_000001a97941d330, L_000001a97941ec30;
L_000001a9793b3880/0/28 .functor OR 1, L_000001a97941e4b0, L_000001a97941eeb0, L_000001a97941ecd0, L_000001a97941de70;
L_000001a9793b3880/1/0 .functor OR 1, L_000001a9793b3880/0/0, L_000001a9793b3880/0/4, L_000001a9793b3880/0/8, L_000001a9793b3880/0/12;
L_000001a9793b3880/1/4 .functor OR 1, L_000001a9793b3880/0/16, L_000001a9793b3880/0/20, L_000001a9793b3880/0/24, L_000001a9793b3880/0/28;
L_000001a9793b3880 .functor NOR 1, L_000001a9793b3880/1/0, L_000001a9793b3880/1/4, C4<0>, C4<0>;
v000001a979363520_0 .net *"_ivl_0", 0 0, L_000001a9793b3500;  1 drivers
v000001a979363020_0 .net *"_ivl_101", 0 0, L_000001a97941aef0;  1 drivers
v000001a979364380_0 .net *"_ivl_102", 0 0, L_000001a9793b4530;  1 drivers
v000001a9793626c0_0 .net *"_ivl_105", 0 0, L_000001a97941c570;  1 drivers
v000001a9793623a0_0 .net *"_ivl_107", 0 0, L_000001a97941ba30;  1 drivers
v000001a979364560_0 .net *"_ivl_108", 0 0, L_000001a9793b45a0;  1 drivers
v000001a9793647e0_0 .net *"_ivl_11", 0 0, L_000001a9793a9380;  1 drivers
v000001a979364060_0 .net *"_ivl_111", 0 0, L_000001a97941c250;  1 drivers
v000001a979363e80_0 .net *"_ivl_113", 0 0, L_000001a97941af90;  1 drivers
v000001a979364880_0 .net *"_ivl_114", 0 0, L_000001a9793b4920;  1 drivers
v000001a979362f80_0 .net *"_ivl_117", 0 0, L_000001a97941b850;  1 drivers
v000001a979364920_0 .net *"_ivl_119", 0 0, L_000001a97941b7b0;  1 drivers
v000001a979363c00_0 .net *"_ivl_12", 0 0, L_000001a9793b4990;  1 drivers
v000001a9793635c0_0 .net *"_ivl_120", 0 0, L_000001a9793b3650;  1 drivers
v000001a979362800_0 .net *"_ivl_123", 0 0, L_000001a97941b030;  1 drivers
v000001a9793644c0_0 .net *"_ivl_125", 0 0, L_000001a97941cb10;  1 drivers
v000001a9793630c0_0 .net *"_ivl_126", 0 0, L_000001a9793b4a00;  1 drivers
v000001a9793628a0_0 .net *"_ivl_129", 0 0, L_000001a97941c4d0;  1 drivers
v000001a979362da0_0 .net *"_ivl_131", 0 0, L_000001a97941bdf0;  1 drivers
v000001a979362ee0_0 .net *"_ivl_132", 0 0, L_000001a9793b33b0;  1 drivers
v000001a9793642e0_0 .net *"_ivl_135", 0 0, L_000001a97941b0d0;  1 drivers
v000001a979363980_0 .net *"_ivl_137", 0 0, L_000001a97941b670;  1 drivers
v000001a979362e40_0 .net *"_ivl_138", 0 0, L_000001a9793b4220;  1 drivers
v000001a9793637a0_0 .net *"_ivl_141", 0 0, L_000001a97941bf30;  1 drivers
v000001a9793633e0_0 .net *"_ivl_143", 0 0, L_000001a97941c930;  1 drivers
v000001a979363480_0 .net *"_ivl_144", 0 0, L_000001a9793b3ea0;  1 drivers
v000001a979362440_0 .net *"_ivl_147", 0 0, L_000001a97941c110;  1 drivers
v000001a979363d40_0 .net *"_ivl_149", 0 0, L_000001a97941c890;  1 drivers
v000001a979363de0_0 .net *"_ivl_15", 0 0, L_000001a9793a9420;  1 drivers
v000001a979363160_0 .net *"_ivl_150", 0 0, L_000001a9793b3030;  1 drivers
v000001a979364600_0 .net *"_ivl_153", 0 0, L_000001a97941c070;  1 drivers
v000001a9793646a0_0 .net *"_ivl_155", 0 0, L_000001a97941ad10;  1 drivers
v000001a979363840_0 .net *"_ivl_156", 0 0, L_000001a9793b3ce0;  1 drivers
v000001a979362300_0 .net *"_ivl_159", 0 0, L_000001a97941c6b0;  1 drivers
v000001a9793624e0_0 .net *"_ivl_161", 0 0, L_000001a97941adb0;  1 drivers
v000001a979362760_0 .net *"_ivl_162", 0 0, L_000001a9793b2fc0;  1 drivers
v000001a979362940_0 .net *"_ivl_165", 0 0, L_000001a97941c750;  1 drivers
v000001a979363200_0 .net *"_ivl_167", 0 0, L_000001a97941cbb0;  1 drivers
v000001a979363700_0 .net *"_ivl_168", 0 0, L_000001a9793b3d50;  1 drivers
v000001a9793638e0_0 .net *"_ivl_17", 0 0, L_000001a9793a8f20;  1 drivers
v000001a979363a20_0 .net *"_ivl_171", 0 0, L_000001a97941cc50;  1 drivers
v000001a979363ac0_0 .net *"_ivl_173", 0 0, L_000001a97941ccf0;  1 drivers
v000001a979363f20_0 .net *"_ivl_174", 0 0, L_000001a9793b3dc0;  1 drivers
v000001a979362620_0 .net *"_ivl_177", 0 0, L_000001a97941b170;  1 drivers
v000001a979363b60_0 .net *"_ivl_179", 0 0, L_000001a97941a6d0;  1 drivers
v000001a979363fc0_0 .net *"_ivl_18", 0 0, L_000001a9793b48b0;  1 drivers
v000001a9793629e0_0 .net *"_ivl_180", 0 0, L_000001a9793b3110;  1 drivers
v000001a979363ca0_0 .net *"_ivl_183", 0 0, L_000001a97941a770;  1 drivers
v000001a979364100_0 .net *"_ivl_185", 0 0, L_000001a97941b350;  1 drivers
v000001a979365e60_0 .net *"_ivl_186", 0 0, L_000001a9793b4840;  1 drivers
v000001a979364ce0_0 .net *"_ivl_190", 0 0, L_000001a97941a810;  1 drivers
v000001a979365f00_0 .net *"_ivl_192", 0 0, L_000001a97941a8b0;  1 drivers
v000001a979365b40_0 .net *"_ivl_194", 0 0, L_000001a97941a950;  1 drivers
v000001a979365dc0_0 .net *"_ivl_196", 0 0, L_000001a97941a9f0;  1 drivers
v000001a9793653c0_0 .net *"_ivl_198", 0 0, L_000001a97941aa90;  1 drivers
v000001a979365320_0 .net *"_ivl_200", 0 0, L_000001a97941ab30;  1 drivers
v000001a979365780_0 .net *"_ivl_202", 0 0, L_000001a97941abd0;  1 drivers
v000001a979365fa0_0 .net *"_ivl_204", 0 0, L_000001a97941b3f0;  1 drivers
v000001a979365000_0 .net *"_ivl_206", 0 0, L_000001a97941b490;  1 drivers
v000001a979365be0_0 .net *"_ivl_208", 0 0, L_000001a97941b530;  1 drivers
v000001a979365a00_0 .net *"_ivl_21", 0 0, L_000001a9793a9560;  1 drivers
v000001a979365aa0_0 .net *"_ivl_210", 0 0, L_000001a97941b5d0;  1 drivers
v000001a979364e20_0 .net *"_ivl_212", 0 0, L_000001a97941b710;  1 drivers
v000001a979364ec0_0 .net *"_ivl_214", 0 0, L_000001a97941b8f0;  1 drivers
v000001a979365c80_0 .net *"_ivl_216", 0 0, L_000001a97941ee10;  1 drivers
v000001a979365d20_0 .net *"_ivl_218", 0 0, L_000001a97941d290;  1 drivers
v000001a979366040_0 .net *"_ivl_220", 0 0, L_000001a97941e690;  1 drivers
v000001a979364d80_0 .net *"_ivl_222", 0 0, L_000001a97941eaf0;  1 drivers
v000001a979364f60_0 .net *"_ivl_224", 0 0, L_000001a97941dc90;  1 drivers
v000001a9793650a0_0 .net *"_ivl_226", 0 0, L_000001a97941e7d0;  1 drivers
v000001a9793649c0_0 .net *"_ivl_228", 0 0, L_000001a97941dab0;  1 drivers
v000001a979365140_0 .net *"_ivl_23", 0 0, L_000001a9793a9600;  1 drivers
v000001a9793651e0_0 .net *"_ivl_230", 0 0, L_000001a97941d650;  1 drivers
v000001a979364a60_0 .net *"_ivl_232", 0 0, L_000001a97941d010;  1 drivers
v000001a979365820_0 .net *"_ivl_234", 0 0, L_000001a97941e730;  1 drivers
v000001a979364b00_0 .net *"_ivl_236", 0 0, L_000001a97941e370;  1 drivers
v000001a979365960_0 .net *"_ivl_238", 0 0, L_000001a97941eb90;  1 drivers
v000001a979364ba0_0 .net *"_ivl_24", 0 0, L_000001a9793b36c0;  1 drivers
v000001a979365280_0 .net *"_ivl_240", 0 0, L_000001a97941cd90;  1 drivers
v000001a9793656e0_0 .net *"_ivl_242", 0 0, L_000001a97941e410;  1 drivers
v000001a979364c40_0 .net *"_ivl_244", 0 0, L_000001a97941d5b0;  1 drivers
v000001a979365460_0 .net *"_ivl_246", 0 0, L_000001a97941d330;  1 drivers
v000001a979365500_0 .net *"_ivl_248", 0 0, L_000001a97941ec30;  1 drivers
v000001a9793655a0_0 .net *"_ivl_250", 0 0, L_000001a97941e4b0;  1 drivers
v000001a979365640_0 .net *"_ivl_252", 0 0, L_000001a97941eeb0;  1 drivers
v000001a9793658c0_0 .net *"_ivl_254", 0 0, L_000001a97941ecd0;  1 drivers
v000001a979288e60_0 .net *"_ivl_256", 0 0, L_000001a97941de70;  1 drivers
v000001a979367990_0 .net *"_ivl_27", 0 0, L_000001a9793a8fc0;  1 drivers
v000001a979367f30_0 .net *"_ivl_29", 0 0, L_000001a9793a9060;  1 drivers
v000001a979367a30_0 .net *"_ivl_3", 0 0, L_000001a9793a94c0;  1 drivers
v000001a979366bd0_0 .net *"_ivl_30", 0 0, L_000001a9793b4b50;  1 drivers
v000001a979367e90_0 .net *"_ivl_33", 0 0, L_000001a9793a9100;  1 drivers
v000001a979366c70_0 .net *"_ivl_35", 0 0, L_000001a9793a91a0;  1 drivers
v000001a979367850_0 .net *"_ivl_36", 0 0, L_000001a9793b47d0;  1 drivers
v000001a979367ad0_0 .net *"_ivl_39", 0 0, L_000001a97941c390;  1 drivers
v000001a979366590_0 .net *"_ivl_41", 0 0, L_000001a97941a630;  1 drivers
v000001a979367c10_0 .net *"_ivl_42", 0 0, L_000001a9793b43e0;  1 drivers
v000001a979367fd0_0 .net *"_ivl_45", 0 0, L_000001a97941c610;  1 drivers
v000001a979366450_0 .net *"_ivl_47", 0 0, L_000001a97941bad0;  1 drivers
v000001a979367670_0 .net *"_ivl_48", 0 0, L_000001a9793b4680;  1 drivers
v000001a979366d10_0 .net *"_ivl_5", 0 0, L_000001a9793a92e0;  1 drivers
v000001a979368070_0 .net *"_ivl_51", 0 0, L_000001a97941bb70;  1 drivers
v000001a9793677b0_0 .net *"_ivl_53", 0 0, L_000001a97941c1b0;  1 drivers
v000001a9793666d0_0 .net *"_ivl_54", 0 0, L_000001a9793b3570;  1 drivers
v000001a9793678f0_0 .net *"_ivl_57", 0 0, L_000001a97941b210;  1 drivers
v000001a979368570_0 .net *"_ivl_59", 0 0, L_000001a97941bc10;  1 drivers
v000001a979366810_0 .net *"_ivl_6", 0 0, L_000001a9793b4300;  1 drivers
v000001a979367b70_0 .net *"_ivl_60", 0 0, L_000001a9793b3ab0;  1 drivers
v000001a979367710_0 .net *"_ivl_63", 0 0, L_000001a97941bcb0;  1 drivers
v000001a979367d50_0 .net *"_ivl_65", 0 0, L_000001a97941be90;  1 drivers
v000001a979366630_0 .net *"_ivl_66", 0 0, L_000001a9793b44c0;  1 drivers
v000001a9793672b0_0 .net *"_ivl_69", 0 0, L_000001a97941b2b0;  1 drivers
v000001a979366770_0 .net *"_ivl_71", 0 0, L_000001a97941ae50;  1 drivers
v000001a979367cb0_0 .net *"_ivl_72", 0 0, L_000001a9793b31f0;  1 drivers
v000001a9793684d0_0 .net *"_ivl_75", 0 0, L_000001a97941c2f0;  1 drivers
v000001a979368610_0 .net *"_ivl_77", 0 0, L_000001a97941a590;  1 drivers
v000001a9793686b0_0 .net *"_ivl_78", 0 0, L_000001a9793b3ff0;  1 drivers
v000001a979367170_0 .net *"_ivl_81", 0 0, L_000001a97941c430;  1 drivers
v000001a9793675d0_0 .net *"_ivl_83", 0 0, L_000001a97941bd50;  1 drivers
v000001a979368890_0 .net *"_ivl_84", 0 0, L_000001a9793b46f0;  1 drivers
v000001a9793673f0_0 .net *"_ivl_87", 0 0, L_000001a97941c9d0;  1 drivers
v000001a979367490_0 .net *"_ivl_89", 0 0, L_000001a97941bfd0;  1 drivers
v000001a979368750_0 .net *"_ivl_9", 0 0, L_000001a9793a9240;  1 drivers
v000001a9793664f0_0 .net *"_ivl_90", 0 0, L_000001a9793b3c00;  1 drivers
v000001a979368110_0 .net *"_ivl_93", 0 0, L_000001a97941ca70;  1 drivers
v000001a979366310_0 .net *"_ivl_95", 0 0, L_000001a97941c7f0;  1 drivers
v000001a9793687f0_0 .net *"_ivl_96", 0 0, L_000001a9793b3260;  1 drivers
v000001a979368930_0 .net *"_ivl_99", 0 0, L_000001a97941b990;  1 drivers
v000001a979367df0_0 .net "a", 31 0, v000001a979375ce0_0;  alias, 1 drivers
v000001a9793681b0_0 .net "b", 31 0, v000001a9793757e0_0;  alias, 1 drivers
v000001a979367210_0 .net "out", 0 0, L_000001a9793b3880;  alias, 1 drivers
v000001a9793661d0_0 .net "temp", 31 0, L_000001a97941ac70;  1 drivers
L_000001a9793a94c0 .part v000001a979375ce0_0, 0, 1;
L_000001a9793a92e0 .part v000001a9793757e0_0, 0, 1;
L_000001a9793a9240 .part v000001a979375ce0_0, 1, 1;
L_000001a9793a9380 .part v000001a9793757e0_0, 1, 1;
L_000001a9793a9420 .part v000001a979375ce0_0, 2, 1;
L_000001a9793a8f20 .part v000001a9793757e0_0, 2, 1;
L_000001a9793a9560 .part v000001a979375ce0_0, 3, 1;
L_000001a9793a9600 .part v000001a9793757e0_0, 3, 1;
L_000001a9793a8fc0 .part v000001a979375ce0_0, 4, 1;
L_000001a9793a9060 .part v000001a9793757e0_0, 4, 1;
L_000001a9793a9100 .part v000001a979375ce0_0, 5, 1;
L_000001a9793a91a0 .part v000001a9793757e0_0, 5, 1;
L_000001a97941c390 .part v000001a979375ce0_0, 6, 1;
L_000001a97941a630 .part v000001a9793757e0_0, 6, 1;
L_000001a97941c610 .part v000001a979375ce0_0, 7, 1;
L_000001a97941bad0 .part v000001a9793757e0_0, 7, 1;
L_000001a97941bb70 .part v000001a979375ce0_0, 8, 1;
L_000001a97941c1b0 .part v000001a9793757e0_0, 8, 1;
L_000001a97941b210 .part v000001a979375ce0_0, 9, 1;
L_000001a97941bc10 .part v000001a9793757e0_0, 9, 1;
L_000001a97941bcb0 .part v000001a979375ce0_0, 10, 1;
L_000001a97941be90 .part v000001a9793757e0_0, 10, 1;
L_000001a97941b2b0 .part v000001a979375ce0_0, 11, 1;
L_000001a97941ae50 .part v000001a9793757e0_0, 11, 1;
L_000001a97941c2f0 .part v000001a979375ce0_0, 12, 1;
L_000001a97941a590 .part v000001a9793757e0_0, 12, 1;
L_000001a97941c430 .part v000001a979375ce0_0, 13, 1;
L_000001a97941bd50 .part v000001a9793757e0_0, 13, 1;
L_000001a97941c9d0 .part v000001a979375ce0_0, 14, 1;
L_000001a97941bfd0 .part v000001a9793757e0_0, 14, 1;
L_000001a97941ca70 .part v000001a979375ce0_0, 15, 1;
L_000001a97941c7f0 .part v000001a9793757e0_0, 15, 1;
L_000001a97941b990 .part v000001a979375ce0_0, 16, 1;
L_000001a97941aef0 .part v000001a9793757e0_0, 16, 1;
L_000001a97941c570 .part v000001a979375ce0_0, 17, 1;
L_000001a97941ba30 .part v000001a9793757e0_0, 17, 1;
L_000001a97941c250 .part v000001a979375ce0_0, 18, 1;
L_000001a97941af90 .part v000001a9793757e0_0, 18, 1;
L_000001a97941b850 .part v000001a979375ce0_0, 19, 1;
L_000001a97941b7b0 .part v000001a9793757e0_0, 19, 1;
L_000001a97941b030 .part v000001a979375ce0_0, 20, 1;
L_000001a97941cb10 .part v000001a9793757e0_0, 20, 1;
L_000001a97941c4d0 .part v000001a979375ce0_0, 21, 1;
L_000001a97941bdf0 .part v000001a9793757e0_0, 21, 1;
L_000001a97941b0d0 .part v000001a979375ce0_0, 22, 1;
L_000001a97941b670 .part v000001a9793757e0_0, 22, 1;
L_000001a97941bf30 .part v000001a979375ce0_0, 23, 1;
L_000001a97941c930 .part v000001a9793757e0_0, 23, 1;
L_000001a97941c110 .part v000001a979375ce0_0, 24, 1;
L_000001a97941c890 .part v000001a9793757e0_0, 24, 1;
L_000001a97941c070 .part v000001a979375ce0_0, 25, 1;
L_000001a97941ad10 .part v000001a9793757e0_0, 25, 1;
L_000001a97941c6b0 .part v000001a979375ce0_0, 26, 1;
L_000001a97941adb0 .part v000001a9793757e0_0, 26, 1;
L_000001a97941c750 .part v000001a979375ce0_0, 27, 1;
L_000001a97941cbb0 .part v000001a9793757e0_0, 27, 1;
L_000001a97941cc50 .part v000001a979375ce0_0, 28, 1;
L_000001a97941ccf0 .part v000001a9793757e0_0, 28, 1;
L_000001a97941b170 .part v000001a979375ce0_0, 29, 1;
L_000001a97941a6d0 .part v000001a9793757e0_0, 29, 1;
L_000001a97941a770 .part v000001a979375ce0_0, 30, 1;
L_000001a97941b350 .part v000001a9793757e0_0, 30, 1;
LS_000001a97941ac70_0_0 .concat8 [ 1 1 1 1], L_000001a9793b3500, L_000001a9793b4300, L_000001a9793b4990, L_000001a9793b48b0;
LS_000001a97941ac70_0_4 .concat8 [ 1 1 1 1], L_000001a9793b36c0, L_000001a9793b4b50, L_000001a9793b47d0, L_000001a9793b43e0;
LS_000001a97941ac70_0_8 .concat8 [ 1 1 1 1], L_000001a9793b4680, L_000001a9793b3570, L_000001a9793b3ab0, L_000001a9793b44c0;
LS_000001a97941ac70_0_12 .concat8 [ 1 1 1 1], L_000001a9793b31f0, L_000001a9793b3ff0, L_000001a9793b46f0, L_000001a9793b3c00;
LS_000001a97941ac70_0_16 .concat8 [ 1 1 1 1], L_000001a9793b3260, L_000001a9793b4530, L_000001a9793b45a0, L_000001a9793b4920;
LS_000001a97941ac70_0_20 .concat8 [ 1 1 1 1], L_000001a9793b3650, L_000001a9793b4a00, L_000001a9793b33b0, L_000001a9793b4220;
LS_000001a97941ac70_0_24 .concat8 [ 1 1 1 1], L_000001a9793b3ea0, L_000001a9793b3030, L_000001a9793b3ce0, L_000001a9793b2fc0;
LS_000001a97941ac70_0_28 .concat8 [ 1 1 1 1], L_000001a9793b3d50, L_000001a9793b3dc0, L_000001a9793b3110, L_000001a9793b4840;
LS_000001a97941ac70_1_0 .concat8 [ 4 4 4 4], LS_000001a97941ac70_0_0, LS_000001a97941ac70_0_4, LS_000001a97941ac70_0_8, LS_000001a97941ac70_0_12;
LS_000001a97941ac70_1_4 .concat8 [ 4 4 4 4], LS_000001a97941ac70_0_16, LS_000001a97941ac70_0_20, LS_000001a97941ac70_0_24, LS_000001a97941ac70_0_28;
L_000001a97941ac70 .concat8 [ 16 16 0 0], LS_000001a97941ac70_1_0, LS_000001a97941ac70_1_4;
L_000001a97941a810 .part v000001a979375ce0_0, 31, 1;
L_000001a97941a8b0 .part v000001a9793757e0_0, 31, 1;
L_000001a97941a950 .part L_000001a97941ac70, 0, 1;
L_000001a97941a9f0 .part L_000001a97941ac70, 1, 1;
L_000001a97941aa90 .part L_000001a97941ac70, 2, 1;
L_000001a97941ab30 .part L_000001a97941ac70, 3, 1;
L_000001a97941abd0 .part L_000001a97941ac70, 4, 1;
L_000001a97941b3f0 .part L_000001a97941ac70, 5, 1;
L_000001a97941b490 .part L_000001a97941ac70, 6, 1;
L_000001a97941b530 .part L_000001a97941ac70, 7, 1;
L_000001a97941b5d0 .part L_000001a97941ac70, 8, 1;
L_000001a97941b710 .part L_000001a97941ac70, 9, 1;
L_000001a97941b8f0 .part L_000001a97941ac70, 10, 1;
L_000001a97941ee10 .part L_000001a97941ac70, 11, 1;
L_000001a97941d290 .part L_000001a97941ac70, 12, 1;
L_000001a97941e690 .part L_000001a97941ac70, 13, 1;
L_000001a97941eaf0 .part L_000001a97941ac70, 14, 1;
L_000001a97941dc90 .part L_000001a97941ac70, 15, 1;
L_000001a97941e7d0 .part L_000001a97941ac70, 16, 1;
L_000001a97941dab0 .part L_000001a97941ac70, 17, 1;
L_000001a97941d650 .part L_000001a97941ac70, 18, 1;
L_000001a97941d010 .part L_000001a97941ac70, 19, 1;
L_000001a97941e730 .part L_000001a97941ac70, 20, 1;
L_000001a97941e370 .part L_000001a97941ac70, 21, 1;
L_000001a97941eb90 .part L_000001a97941ac70, 22, 1;
L_000001a97941cd90 .part L_000001a97941ac70, 23, 1;
L_000001a97941e410 .part L_000001a97941ac70, 24, 1;
L_000001a97941d5b0 .part L_000001a97941ac70, 25, 1;
L_000001a97941d330 .part L_000001a97941ac70, 26, 1;
L_000001a97941ec30 .part L_000001a97941ac70, 27, 1;
L_000001a97941e4b0 .part L_000001a97941ac70, 28, 1;
L_000001a97941eeb0 .part L_000001a97941ac70, 29, 1;
L_000001a97941ecd0 .part L_000001a97941ac70, 30, 1;
L_000001a97941de70 .part L_000001a97941ac70, 31, 1;
S_000001a979099c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001a9791b69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001a9792e9a10 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001a9793b4370 .functor NOT 1, L_000001a9793a7580, C4<0>, C4<0>, C4<0>;
v000001a9793669f0_0 .net "A", 31 0, v000001a979375ce0_0;  alias, 1 drivers
v000001a979366a90_0 .net "ALUOP", 3 0, v000001a9793670d0_0;  alias, 1 drivers
v000001a979366b30_0 .net "B", 31 0, v000001a9793757e0_0;  alias, 1 drivers
v000001a979366db0_0 .var "CF", 0 0;
v000001a979366e50_0 .net "ZF", 0 0, L_000001a9793b4370;  alias, 1 drivers
v000001a979366ef0_0 .net *"_ivl_1", 0 0, L_000001a9793a7580;  1 drivers
v000001a979366f90_0 .var "res", 31 0;
E_000001a9792e9cd0 .event anyedge, v000001a979366a90_0, v000001a979367df0_0, v000001a9793681b0_0, v000001a979366db0_0;
L_000001a9793a7580 .reduce/or v000001a979366f90_0;
S_000001a9790e0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001a9791b69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001a97936a990 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97936a9c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97936aa00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97936aa38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97936aa70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97936aaa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97936aae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97936ab18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97936ab50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97936ab88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97936abc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97936abf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97936ac30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97936ac68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97936aca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97936acd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97936ad10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97936ad48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97936ad80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97936adb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97936adf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97936ae28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97936ae60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97936ae98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97936aed0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a9793670d0_0 .var "ALU_OP", 3 0;
v000001a979367350_0 .net "opcode", 11 0, v000001a979374b60_0;  alias, 1 drivers
E_000001a9792e9d50 .event anyedge, v000001a97926fc50_0;
S_000001a9790e02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001a979372400_0 .net "EX1_forward_to_B", 31 0, v000001a9793743e0_0;  alias, 1 drivers
v000001a979371fa0_0 .net "EX_PFC", 31 0, v000001a9793738a0_0;  alias, 1 drivers
v000001a979373bc0_0 .net "EX_PFC_to_IF", 31 0, L_000001a9793a74e0;  alias, 1 drivers
v000001a979374520_0 .net "alu_selA", 1 0, L_000001a9793a2bc0;  alias, 1 drivers
v000001a979373800_0 .net "alu_selB", 1 0, L_000001a9793a65e0;  alias, 1 drivers
v000001a979372c20_0 .net "ex_haz", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a9793720e0_0 .net "id_haz", 31 0, L_000001a9793a76c0;  alias, 1 drivers
v000001a979373300_0 .net "is_jr", 0 0, v000001a979372cc0_0;  alias, 1 drivers
v000001a979374480_0 .net "mem_haz", 31 0, L_000001a979434510;  alias, 1 drivers
v000001a979372540_0 .net "oper1", 31 0, L_000001a9793ab4e0;  alias, 1 drivers
v000001a9793740c0_0 .net "oper2", 31 0, L_000001a9793b4060;  alias, 1 drivers
v000001a979373ee0_0 .net "pc", 31 0, v000001a979372fe0_0;  alias, 1 drivers
v000001a979374160_0 .net "rs1", 31 0, v000001a979373c60_0;  alias, 1 drivers
v000001a979374700_0 .net "rs2_in", 31 0, v000001a979373d00_0;  alias, 1 drivers
v000001a979372b80_0 .net "rs2_out", 31 0, L_000001a9793b3b90;  alias, 1 drivers
v000001a979373b20_0 .net "store_rs2_forward", 1 0, L_000001a9793a5320;  alias, 1 drivers
L_000001a9793a74e0 .functor MUXZ 32, v000001a9793738a0_0, L_000001a9793ab4e0, v000001a979372cc0_0, C4<>;
S_000001a9790dd8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001a9790e02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a9792e9f50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a9793a9e20 .functor NOT 1, L_000001a9793a8e80, C4<0>, C4<0>, C4<0>;
L_000001a9793aaad0 .functor NOT 1, L_000001a9793a8340, C4<0>, C4<0>, C4<0>;
L_000001a9793a9f00 .functor NOT 1, L_000001a9793a6ea0, C4<0>, C4<0>, C4<0>;
L_000001a9793aa360 .functor NOT 1, L_000001a9793a8de0, C4<0>, C4<0>, C4<0>;
L_000001a9793aa050 .functor AND 32, L_000001a9793aa9f0, v000001a979373c60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793aa1a0 .functor AND 32, L_000001a9793a9e90, L_000001a979434510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793aa210 .functor OR 32, L_000001a9793aa050, L_000001a9793aa1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793aa2f0 .functor AND 32, L_000001a9793a9f70, v000001a979362260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793ab390 .functor OR 32, L_000001a9793aa210, L_000001a9793aa2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793ab400 .functor AND 32, L_000001a9793aa0c0, L_000001a9793a76c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793ab4e0 .functor OR 32, L_000001a9793ab390, L_000001a9793ab400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a979369830_0 .net *"_ivl_1", 0 0, L_000001a9793a8e80;  1 drivers
v000001a9793693d0_0 .net *"_ivl_13", 0 0, L_000001a9793a6ea0;  1 drivers
v000001a979369470_0 .net *"_ivl_14", 0 0, L_000001a9793a9f00;  1 drivers
v000001a9793698d0_0 .net *"_ivl_19", 0 0, L_000001a9793a7800;  1 drivers
v000001a979369ab0_0 .net *"_ivl_2", 0 0, L_000001a9793a9e20;  1 drivers
v000001a97936e500_0 .net *"_ivl_23", 0 0, L_000001a9793a7e40;  1 drivers
v000001a97936c7a0_0 .net *"_ivl_27", 0 0, L_000001a9793a8de0;  1 drivers
v000001a97936c480_0 .net *"_ivl_28", 0 0, L_000001a9793aa360;  1 drivers
v000001a97936d6a0_0 .net *"_ivl_33", 0 0, L_000001a9793a8520;  1 drivers
v000001a97936cac0_0 .net *"_ivl_37", 0 0, L_000001a9793a7760;  1 drivers
v000001a97936d740_0 .net *"_ivl_40", 31 0, L_000001a9793aa050;  1 drivers
v000001a97936e3c0_0 .net *"_ivl_42", 31 0, L_000001a9793aa1a0;  1 drivers
v000001a97936df60_0 .net *"_ivl_44", 31 0, L_000001a9793aa210;  1 drivers
v000001a97936d7e0_0 .net *"_ivl_46", 31 0, L_000001a9793aa2f0;  1 drivers
v000001a97936e320_0 .net *"_ivl_48", 31 0, L_000001a9793ab390;  1 drivers
v000001a97936c520_0 .net *"_ivl_50", 31 0, L_000001a9793ab400;  1 drivers
v000001a97936cfc0_0 .net *"_ivl_7", 0 0, L_000001a9793a8340;  1 drivers
v000001a97936e640_0 .net *"_ivl_8", 0 0, L_000001a9793aaad0;  1 drivers
v000001a97936d1a0_0 .net "ina", 31 0, v000001a979373c60_0;  alias, 1 drivers
v000001a97936d240_0 .net "inb", 31 0, L_000001a979434510;  alias, 1 drivers
v000001a97936e460_0 .net "inc", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a97936c200_0 .net "ind", 31 0, L_000001a9793a76c0;  alias, 1 drivers
v000001a97936dce0_0 .net "out", 31 0, L_000001a9793ab4e0;  alias, 1 drivers
v000001a97936c0c0_0 .net "s0", 31 0, L_000001a9793aa9f0;  1 drivers
v000001a97936e5a0_0 .net "s1", 31 0, L_000001a9793a9e90;  1 drivers
v000001a97936e6e0_0 .net "s2", 31 0, L_000001a9793a9f70;  1 drivers
v000001a97936d880_0 .net "s3", 31 0, L_000001a9793aa0c0;  1 drivers
v000001a97936d920_0 .net "sel", 1 0, L_000001a9793a2bc0;  alias, 1 drivers
L_000001a9793a8e80 .part L_000001a9793a2bc0, 1, 1;
LS_000001a9793a82a0_0_0 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_4 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_8 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_12 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_16 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_20 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_24 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_0_28 .concat [ 1 1 1 1], L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20, L_000001a9793a9e20;
LS_000001a9793a82a0_1_0 .concat [ 4 4 4 4], LS_000001a9793a82a0_0_0, LS_000001a9793a82a0_0_4, LS_000001a9793a82a0_0_8, LS_000001a9793a82a0_0_12;
LS_000001a9793a82a0_1_4 .concat [ 4 4 4 4], LS_000001a9793a82a0_0_16, LS_000001a9793a82a0_0_20, LS_000001a9793a82a0_0_24, LS_000001a9793a82a0_0_28;
L_000001a9793a82a0 .concat [ 16 16 0 0], LS_000001a9793a82a0_1_0, LS_000001a9793a82a0_1_4;
L_000001a9793a8340 .part L_000001a9793a2bc0, 0, 1;
LS_000001a9793a6c20_0_0 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_4 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_8 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_12 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_16 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_20 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_24 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_0_28 .concat [ 1 1 1 1], L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0, L_000001a9793aaad0;
LS_000001a9793a6c20_1_0 .concat [ 4 4 4 4], LS_000001a9793a6c20_0_0, LS_000001a9793a6c20_0_4, LS_000001a9793a6c20_0_8, LS_000001a9793a6c20_0_12;
LS_000001a9793a6c20_1_4 .concat [ 4 4 4 4], LS_000001a9793a6c20_0_16, LS_000001a9793a6c20_0_20, LS_000001a9793a6c20_0_24, LS_000001a9793a6c20_0_28;
L_000001a9793a6c20 .concat [ 16 16 0 0], LS_000001a9793a6c20_1_0, LS_000001a9793a6c20_1_4;
L_000001a9793a6ea0 .part L_000001a9793a2bc0, 1, 1;
LS_000001a9793a8160_0_0 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_4 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_8 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_12 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_16 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_20 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_24 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_0_28 .concat [ 1 1 1 1], L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00, L_000001a9793a9f00;
LS_000001a9793a8160_1_0 .concat [ 4 4 4 4], LS_000001a9793a8160_0_0, LS_000001a9793a8160_0_4, LS_000001a9793a8160_0_8, LS_000001a9793a8160_0_12;
LS_000001a9793a8160_1_4 .concat [ 4 4 4 4], LS_000001a9793a8160_0_16, LS_000001a9793a8160_0_20, LS_000001a9793a8160_0_24, LS_000001a9793a8160_0_28;
L_000001a9793a8160 .concat [ 16 16 0 0], LS_000001a9793a8160_1_0, LS_000001a9793a8160_1_4;
L_000001a9793a7800 .part L_000001a9793a2bc0, 0, 1;
LS_000001a9793a8ca0_0_0 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_4 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_8 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_12 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_16 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_20 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_24 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_0_28 .concat [ 1 1 1 1], L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800, L_000001a9793a7800;
LS_000001a9793a8ca0_1_0 .concat [ 4 4 4 4], LS_000001a9793a8ca0_0_0, LS_000001a9793a8ca0_0_4, LS_000001a9793a8ca0_0_8, LS_000001a9793a8ca0_0_12;
LS_000001a9793a8ca0_1_4 .concat [ 4 4 4 4], LS_000001a9793a8ca0_0_16, LS_000001a9793a8ca0_0_20, LS_000001a9793a8ca0_0_24, LS_000001a9793a8ca0_0_28;
L_000001a9793a8ca0 .concat [ 16 16 0 0], LS_000001a9793a8ca0_1_0, LS_000001a9793a8ca0_1_4;
L_000001a9793a7e40 .part L_000001a9793a2bc0, 1, 1;
LS_000001a9793a8d40_0_0 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_4 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_8 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_12 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_16 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_20 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_24 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_0_28 .concat [ 1 1 1 1], L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40, L_000001a9793a7e40;
LS_000001a9793a8d40_1_0 .concat [ 4 4 4 4], LS_000001a9793a8d40_0_0, LS_000001a9793a8d40_0_4, LS_000001a9793a8d40_0_8, LS_000001a9793a8d40_0_12;
LS_000001a9793a8d40_1_4 .concat [ 4 4 4 4], LS_000001a9793a8d40_0_16, LS_000001a9793a8d40_0_20, LS_000001a9793a8d40_0_24, LS_000001a9793a8d40_0_28;
L_000001a9793a8d40 .concat [ 16 16 0 0], LS_000001a9793a8d40_1_0, LS_000001a9793a8d40_1_4;
L_000001a9793a8de0 .part L_000001a9793a2bc0, 0, 1;
LS_000001a9793a6f40_0_0 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_4 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_8 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_12 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_16 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_20 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_24 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_0_28 .concat [ 1 1 1 1], L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360, L_000001a9793aa360;
LS_000001a9793a6f40_1_0 .concat [ 4 4 4 4], LS_000001a9793a6f40_0_0, LS_000001a9793a6f40_0_4, LS_000001a9793a6f40_0_8, LS_000001a9793a6f40_0_12;
LS_000001a9793a6f40_1_4 .concat [ 4 4 4 4], LS_000001a9793a6f40_0_16, LS_000001a9793a6f40_0_20, LS_000001a9793a6f40_0_24, LS_000001a9793a6f40_0_28;
L_000001a9793a6f40 .concat [ 16 16 0 0], LS_000001a9793a6f40_1_0, LS_000001a9793a6f40_1_4;
L_000001a9793a8520 .part L_000001a9793a2bc0, 1, 1;
LS_000001a9793a85c0_0_0 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_4 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_8 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_12 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_16 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_20 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_24 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_0_28 .concat [ 1 1 1 1], L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520, L_000001a9793a8520;
LS_000001a9793a85c0_1_0 .concat [ 4 4 4 4], LS_000001a9793a85c0_0_0, LS_000001a9793a85c0_0_4, LS_000001a9793a85c0_0_8, LS_000001a9793a85c0_0_12;
LS_000001a9793a85c0_1_4 .concat [ 4 4 4 4], LS_000001a9793a85c0_0_16, LS_000001a9793a85c0_0_20, LS_000001a9793a85c0_0_24, LS_000001a9793a85c0_0_28;
L_000001a9793a85c0 .concat [ 16 16 0 0], LS_000001a9793a85c0_1_0, LS_000001a9793a85c0_1_4;
L_000001a9793a7760 .part L_000001a9793a2bc0, 0, 1;
LS_000001a9793a83e0_0_0 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_4 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_8 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_12 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_16 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_20 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_24 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_0_28 .concat [ 1 1 1 1], L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760, L_000001a9793a7760;
LS_000001a9793a83e0_1_0 .concat [ 4 4 4 4], LS_000001a9793a83e0_0_0, LS_000001a9793a83e0_0_4, LS_000001a9793a83e0_0_8, LS_000001a9793a83e0_0_12;
LS_000001a9793a83e0_1_4 .concat [ 4 4 4 4], LS_000001a9793a83e0_0_16, LS_000001a9793a83e0_0_20, LS_000001a9793a83e0_0_24, LS_000001a9793a83e0_0_28;
L_000001a9793a83e0 .concat [ 16 16 0 0], LS_000001a9793a83e0_1_0, LS_000001a9793a83e0_1_4;
S_000001a9790dda30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a9790dd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793aa9f0 .functor AND 32, L_000001a9793a82a0, L_000001a9793a6c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a979369010_0 .net "in1", 31 0, L_000001a9793a82a0;  1 drivers
v000001a979369970_0 .net "in2", 31 0, L_000001a9793a6c20;  1 drivers
v000001a979368bb0_0 .net "out", 31 0, L_000001a9793aa9f0;  alias, 1 drivers
S_000001a979098200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a9790dd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793a9e90 .functor AND 32, L_000001a9793a8160, L_000001a9793a8ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a979368ed0_0 .net "in1", 31 0, L_000001a9793a8160;  1 drivers
v000001a979368a70_0 .net "in2", 31 0, L_000001a9793a8ca0;  1 drivers
v000001a9793690b0_0 .net "out", 31 0, L_000001a9793a9e90;  alias, 1 drivers
S_000001a979098390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a9790dd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793a9f70 .functor AND 32, L_000001a9793a8d40, L_000001a9793a6f40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a979368b10_0 .net "in1", 31 0, L_000001a9793a8d40;  1 drivers
v000001a979369b50_0 .net "in2", 31 0, L_000001a9793a6f40;  1 drivers
v000001a979369150_0 .net "out", 31 0, L_000001a9793a9f70;  alias, 1 drivers
S_000001a97936bbe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a9790dd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793aa0c0 .functor AND 32, L_000001a9793a85c0, L_000001a9793a83e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a979369510_0 .net "in1", 31 0, L_000001a9793a85c0;  1 drivers
v000001a979369290_0 .net "in2", 31 0, L_000001a9793a83e0;  1 drivers
v000001a979369330_0 .net "out", 31 0, L_000001a9793aa0c0;  alias, 1 drivers
S_000001a97936b730 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001a9790e02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a9792e9b90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a9793ab320 .functor NOT 1, L_000001a9793a7ee0, C4<0>, C4<0>, C4<0>;
L_000001a9793ab550 .functor NOT 1, L_000001a9793a7b20, C4<0>, C4<0>, C4<0>;
L_000001a9793ab630 .functor NOT 1, L_000001a9793a7940, C4<0>, C4<0>, C4<0>;
L_000001a9793b3e30 .functor NOT 1, L_000001a9793a7f80, C4<0>, C4<0>, C4<0>;
L_000001a9793b32d0 .functor AND 32, L_000001a9793ab470, v000001a9793743e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b3f80 .functor AND 32, L_000001a9793ab5c0, L_000001a979434510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b4ae0 .functor OR 32, L_000001a9793b32d0, L_000001a9793b3f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793b4a70 .functor AND 32, L_000001a9792e1ec0, v000001a979362260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b3420 .functor OR 32, L_000001a9793b4ae0, L_000001a9793b4a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793b39d0 .functor AND 32, L_000001a9793b4610, L_000001a9793a76c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b4060 .functor OR 32, L_000001a9793b3420, L_000001a9793b39d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a97936c3e0_0 .net *"_ivl_1", 0 0, L_000001a9793a7ee0;  1 drivers
v000001a97936dd80_0 .net *"_ivl_13", 0 0, L_000001a9793a7940;  1 drivers
v000001a97936cc00_0 .net *"_ivl_14", 0 0, L_000001a9793ab630;  1 drivers
v000001a97936cde0_0 .net *"_ivl_19", 0 0, L_000001a9793a8700;  1 drivers
v000001a97936e280_0 .net *"_ivl_2", 0 0, L_000001a9793ab320;  1 drivers
v000001a97936db00_0 .net *"_ivl_23", 0 0, L_000001a9793a79e0;  1 drivers
v000001a97936c2a0_0 .net *"_ivl_27", 0 0, L_000001a9793a7f80;  1 drivers
v000001a97936e0a0_0 .net *"_ivl_28", 0 0, L_000001a9793b3e30;  1 drivers
v000001a97936c340_0 .net *"_ivl_33", 0 0, L_000001a9793a87a0;  1 drivers
v000001a97936dec0_0 .net *"_ivl_37", 0 0, L_000001a9793a7080;  1 drivers
v000001a97936e1e0_0 .net *"_ivl_40", 31 0, L_000001a9793b32d0;  1 drivers
v000001a97936d560_0 .net *"_ivl_42", 31 0, L_000001a9793b3f80;  1 drivers
v000001a97936c5c0_0 .net *"_ivl_44", 31 0, L_000001a9793b4ae0;  1 drivers
v000001a97936c660_0 .net *"_ivl_46", 31 0, L_000001a9793b4a70;  1 drivers
v000001a97936c700_0 .net *"_ivl_48", 31 0, L_000001a9793b3420;  1 drivers
v000001a97936c840_0 .net *"_ivl_50", 31 0, L_000001a9793b39d0;  1 drivers
v000001a97936ce80_0 .net *"_ivl_7", 0 0, L_000001a9793a7b20;  1 drivers
v000001a97936cca0_0 .net *"_ivl_8", 0 0, L_000001a9793ab550;  1 drivers
v000001a97936c8e0_0 .net "ina", 31 0, v000001a9793743e0_0;  alias, 1 drivers
v000001a97936dba0_0 .net "inb", 31 0, L_000001a979434510;  alias, 1 drivers
v000001a97936cd40_0 .net "inc", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a97936cf20_0 .net "ind", 31 0, L_000001a9793a76c0;  alias, 1 drivers
v000001a97936d600_0 .net "out", 31 0, L_000001a9793b4060;  alias, 1 drivers
v000001a97936d060_0 .net "s0", 31 0, L_000001a9793ab470;  1 drivers
v000001a97936d100_0 .net "s1", 31 0, L_000001a9793ab5c0;  1 drivers
v000001a97936d2e0_0 .net "s2", 31 0, L_000001a9792e1ec0;  1 drivers
v000001a97936d380_0 .net "s3", 31 0, L_000001a9793b4610;  1 drivers
v000001a97936d420_0 .net "sel", 1 0, L_000001a9793a65e0;  alias, 1 drivers
L_000001a9793a7ee0 .part L_000001a9793a65e0, 1, 1;
LS_000001a9793a7a80_0_0 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_4 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_8 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_12 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_16 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_20 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_24 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_0_28 .concat [ 1 1 1 1], L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320, L_000001a9793ab320;
LS_000001a9793a7a80_1_0 .concat [ 4 4 4 4], LS_000001a9793a7a80_0_0, LS_000001a9793a7a80_0_4, LS_000001a9793a7a80_0_8, LS_000001a9793a7a80_0_12;
LS_000001a9793a7a80_1_4 .concat [ 4 4 4 4], LS_000001a9793a7a80_0_16, LS_000001a9793a7a80_0_20, LS_000001a9793a7a80_0_24, LS_000001a9793a7a80_0_28;
L_000001a9793a7a80 .concat [ 16 16 0 0], LS_000001a9793a7a80_1_0, LS_000001a9793a7a80_1_4;
L_000001a9793a7b20 .part L_000001a9793a65e0, 0, 1;
LS_000001a9793a6fe0_0_0 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_4 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_8 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_12 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_16 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_20 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_24 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_0_28 .concat [ 1 1 1 1], L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550, L_000001a9793ab550;
LS_000001a9793a6fe0_1_0 .concat [ 4 4 4 4], LS_000001a9793a6fe0_0_0, LS_000001a9793a6fe0_0_4, LS_000001a9793a6fe0_0_8, LS_000001a9793a6fe0_0_12;
LS_000001a9793a6fe0_1_4 .concat [ 4 4 4 4], LS_000001a9793a6fe0_0_16, LS_000001a9793a6fe0_0_20, LS_000001a9793a6fe0_0_24, LS_000001a9793a6fe0_0_28;
L_000001a9793a6fe0 .concat [ 16 16 0 0], LS_000001a9793a6fe0_1_0, LS_000001a9793a6fe0_1_4;
L_000001a9793a7940 .part L_000001a9793a65e0, 1, 1;
LS_000001a9793a8660_0_0 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_4 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_8 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_12 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_16 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_20 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_24 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_0_28 .concat [ 1 1 1 1], L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630, L_000001a9793ab630;
LS_000001a9793a8660_1_0 .concat [ 4 4 4 4], LS_000001a9793a8660_0_0, LS_000001a9793a8660_0_4, LS_000001a9793a8660_0_8, LS_000001a9793a8660_0_12;
LS_000001a9793a8660_1_4 .concat [ 4 4 4 4], LS_000001a9793a8660_0_16, LS_000001a9793a8660_0_20, LS_000001a9793a8660_0_24, LS_000001a9793a8660_0_28;
L_000001a9793a8660 .concat [ 16 16 0 0], LS_000001a9793a8660_1_0, LS_000001a9793a8660_1_4;
L_000001a9793a8700 .part L_000001a9793a65e0, 0, 1;
LS_000001a9793a6720_0_0 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_4 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_8 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_12 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_16 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_20 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_24 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_0_28 .concat [ 1 1 1 1], L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700, L_000001a9793a8700;
LS_000001a9793a6720_1_0 .concat [ 4 4 4 4], LS_000001a9793a6720_0_0, LS_000001a9793a6720_0_4, LS_000001a9793a6720_0_8, LS_000001a9793a6720_0_12;
LS_000001a9793a6720_1_4 .concat [ 4 4 4 4], LS_000001a9793a6720_0_16, LS_000001a9793a6720_0_20, LS_000001a9793a6720_0_24, LS_000001a9793a6720_0_28;
L_000001a9793a6720 .concat [ 16 16 0 0], LS_000001a9793a6720_1_0, LS_000001a9793a6720_1_4;
L_000001a9793a79e0 .part L_000001a9793a65e0, 1, 1;
LS_000001a9793a7bc0_0_0 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_4 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_8 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_12 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_16 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_20 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_24 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_0_28 .concat [ 1 1 1 1], L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0, L_000001a9793a79e0;
LS_000001a9793a7bc0_1_0 .concat [ 4 4 4 4], LS_000001a9793a7bc0_0_0, LS_000001a9793a7bc0_0_4, LS_000001a9793a7bc0_0_8, LS_000001a9793a7bc0_0_12;
LS_000001a9793a7bc0_1_4 .concat [ 4 4 4 4], LS_000001a9793a7bc0_0_16, LS_000001a9793a7bc0_0_20, LS_000001a9793a7bc0_0_24, LS_000001a9793a7bc0_0_28;
L_000001a9793a7bc0 .concat [ 16 16 0 0], LS_000001a9793a7bc0_1_0, LS_000001a9793a7bc0_1_4;
L_000001a9793a7f80 .part L_000001a9793a65e0, 0, 1;
LS_000001a9793a8480_0_0 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_4 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_8 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_12 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_16 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_20 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_24 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_0_28 .concat [ 1 1 1 1], L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30, L_000001a9793b3e30;
LS_000001a9793a8480_1_0 .concat [ 4 4 4 4], LS_000001a9793a8480_0_0, LS_000001a9793a8480_0_4, LS_000001a9793a8480_0_8, LS_000001a9793a8480_0_12;
LS_000001a9793a8480_1_4 .concat [ 4 4 4 4], LS_000001a9793a8480_0_16, LS_000001a9793a8480_0_20, LS_000001a9793a8480_0_24, LS_000001a9793a8480_0_28;
L_000001a9793a8480 .concat [ 16 16 0 0], LS_000001a9793a8480_1_0, LS_000001a9793a8480_1_4;
L_000001a9793a87a0 .part L_000001a9793a65e0, 1, 1;
LS_000001a9793a8840_0_0 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_4 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_8 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_12 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_16 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_20 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_24 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_0_28 .concat [ 1 1 1 1], L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0, L_000001a9793a87a0;
LS_000001a9793a8840_1_0 .concat [ 4 4 4 4], LS_000001a9793a8840_0_0, LS_000001a9793a8840_0_4, LS_000001a9793a8840_0_8, LS_000001a9793a8840_0_12;
LS_000001a9793a8840_1_4 .concat [ 4 4 4 4], LS_000001a9793a8840_0_16, LS_000001a9793a8840_0_20, LS_000001a9793a8840_0_24, LS_000001a9793a8840_0_28;
L_000001a9793a8840 .concat [ 16 16 0 0], LS_000001a9793a8840_1_0, LS_000001a9793a8840_1_4;
L_000001a9793a7080 .part L_000001a9793a65e0, 0, 1;
LS_000001a9793a88e0_0_0 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_4 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_8 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_12 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_16 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_20 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_24 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_0_28 .concat [ 1 1 1 1], L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080, L_000001a9793a7080;
LS_000001a9793a88e0_1_0 .concat [ 4 4 4 4], LS_000001a9793a88e0_0_0, LS_000001a9793a88e0_0_4, LS_000001a9793a88e0_0_8, LS_000001a9793a88e0_0_12;
LS_000001a9793a88e0_1_4 .concat [ 4 4 4 4], LS_000001a9793a88e0_0_16, LS_000001a9793a88e0_0_20, LS_000001a9793a88e0_0_24, LS_000001a9793a88e0_0_28;
L_000001a9793a88e0 .concat [ 16 16 0 0], LS_000001a9793a88e0_1_0, LS_000001a9793a88e0_1_4;
S_000001a97936b8c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a97936b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793ab470 .functor AND 32, L_000001a9793a7a80, L_000001a9793a6fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936e140_0 .net "in1", 31 0, L_000001a9793a7a80;  1 drivers
v000001a97936d9c0_0 .net "in2", 31 0, L_000001a9793a6fe0;  1 drivers
v000001a97936e000_0 .net "out", 31 0, L_000001a9793ab470;  alias, 1 drivers
S_000001a97936b410 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a97936b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793ab5c0 .functor AND 32, L_000001a9793a8660, L_000001a9793a6720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936cb60_0 .net "in1", 31 0, L_000001a9793a8660;  1 drivers
v000001a97936da60_0 .net "in2", 31 0, L_000001a9793a6720;  1 drivers
v000001a97936c160_0 .net "out", 31 0, L_000001a9793ab5c0;  alias, 1 drivers
S_000001a97936ba50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a97936b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9792e1ec0 .functor AND 32, L_000001a9793a7bc0, L_000001a9793a8480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936dc40_0 .net "in1", 31 0, L_000001a9793a7bc0;  1 drivers
v000001a97936bf80_0 .net "in2", 31 0, L_000001a9793a8480;  1 drivers
v000001a97936c020_0 .net "out", 31 0, L_000001a9792e1ec0;  alias, 1 drivers
S_000001a97936b5a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a97936b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793b4610 .functor AND 32, L_000001a9793a8840, L_000001a9793a88e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936de20_0 .net "in1", 31 0, L_000001a9793a8840;  1 drivers
v000001a97936c980_0 .net "in2", 31 0, L_000001a9793a88e0;  1 drivers
v000001a97936ca20_0 .net "out", 31 0, L_000001a9793b4610;  alias, 1 drivers
S_000001a97936bd70 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001a9790e02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a9792e9bd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a9793b4140 .functor NOT 1, L_000001a9793a7c60, C4<0>, C4<0>, C4<0>;
L_000001a9793b40d0 .functor NOT 1, L_000001a9793a8200, C4<0>, C4<0>, C4<0>;
L_000001a9793b41b0 .functor NOT 1, L_000001a9793a7da0, C4<0>, C4<0>, C4<0>;
L_000001a9793b4450 .functor NOT 1, L_000001a9793a6ae0, C4<0>, C4<0>, C4<0>;
L_000001a9793b35e0 .functor AND 32, L_000001a9793b3340, v000001a979373d00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b3810 .functor AND 32, L_000001a9793b3960, L_000001a979434510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b3b20 .functor OR 32, L_000001a9793b35e0, L_000001a9793b3810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793b38f0 .functor AND 32, L_000001a9793b4760, v000001a979362260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b3c70 .functor OR 32, L_000001a9793b3b20, L_000001a9793b38f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793b3180 .functor AND 32, L_000001a9793b37a0, L_000001a9793a76c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b3b90 .functor OR 32, L_000001a9793b3c70, L_000001a9793b3180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a97936f7c0_0 .net *"_ivl_1", 0 0, L_000001a9793a7c60;  1 drivers
v000001a97936f0e0_0 .net *"_ivl_13", 0 0, L_000001a9793a7da0;  1 drivers
v000001a97936fcc0_0 .net *"_ivl_14", 0 0, L_000001a9793b41b0;  1 drivers
v000001a97936fd60_0 .net *"_ivl_19", 0 0, L_000001a9793a8020;  1 drivers
v000001a97936ebe0_0 .net *"_ivl_2", 0 0, L_000001a9793b4140;  1 drivers
v000001a97936f900_0 .net *"_ivl_23", 0 0, L_000001a9793a6a40;  1 drivers
v000001a97936f9a0_0 .net *"_ivl_27", 0 0, L_000001a9793a6ae0;  1 drivers
v000001a97936edc0_0 .net *"_ivl_28", 0 0, L_000001a9793b4450;  1 drivers
v000001a97936f540_0 .net *"_ivl_33", 0 0, L_000001a9793a7300;  1 drivers
v000001a97936fae0_0 .net *"_ivl_37", 0 0, L_000001a9793a73a0;  1 drivers
v000001a97936e780_0 .net *"_ivl_40", 31 0, L_000001a9793b35e0;  1 drivers
v000001a97936fe00_0 .net *"_ivl_42", 31 0, L_000001a9793b3810;  1 drivers
v000001a97936e820_0 .net *"_ivl_44", 31 0, L_000001a9793b3b20;  1 drivers
v000001a97936ee60_0 .net *"_ivl_46", 31 0, L_000001a9793b38f0;  1 drivers
v000001a97936ef00_0 .net *"_ivl_48", 31 0, L_000001a9793b3c70;  1 drivers
v000001a97936fb80_0 .net *"_ivl_50", 31 0, L_000001a9793b3180;  1 drivers
v000001a97936f720_0 .net *"_ivl_7", 0 0, L_000001a9793a8200;  1 drivers
v000001a97936e960_0 .net *"_ivl_8", 0 0, L_000001a9793b40d0;  1 drivers
v000001a97936fc20_0 .net "ina", 31 0, v000001a979373d00_0;  alias, 1 drivers
v000001a97936efa0_0 .net "inb", 31 0, L_000001a979434510;  alias, 1 drivers
v000001a97936f040_0 .net "inc", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a97936f180_0 .net "ind", 31 0, L_000001a9793a76c0;  alias, 1 drivers
v000001a97936f220_0 .net "out", 31 0, L_000001a9793b3b90;  alias, 1 drivers
v000001a97936f2c0_0 .net "s0", 31 0, L_000001a9793b3340;  1 drivers
v000001a97936f5e0_0 .net "s1", 31 0, L_000001a9793b3960;  1 drivers
v000001a97936f680_0 .net "s2", 31 0, L_000001a9793b4760;  1 drivers
v000001a979373a80_0 .net "s3", 31 0, L_000001a9793b37a0;  1 drivers
v000001a979373760_0 .net "sel", 1 0, L_000001a9793a5320;  alias, 1 drivers
L_000001a9793a7c60 .part L_000001a9793a5320, 1, 1;
LS_000001a9793a7120_0_0 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_4 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_8 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_12 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_16 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_20 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_24 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_0_28 .concat [ 1 1 1 1], L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140, L_000001a9793b4140;
LS_000001a9793a7120_1_0 .concat [ 4 4 4 4], LS_000001a9793a7120_0_0, LS_000001a9793a7120_0_4, LS_000001a9793a7120_0_8, LS_000001a9793a7120_0_12;
LS_000001a9793a7120_1_4 .concat [ 4 4 4 4], LS_000001a9793a7120_0_16, LS_000001a9793a7120_0_20, LS_000001a9793a7120_0_24, LS_000001a9793a7120_0_28;
L_000001a9793a7120 .concat [ 16 16 0 0], LS_000001a9793a7120_1_0, LS_000001a9793a7120_1_4;
L_000001a9793a8200 .part L_000001a9793a5320, 0, 1;
LS_000001a9793a6860_0_0 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_4 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_8 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_12 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_16 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_20 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_24 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_0_28 .concat [ 1 1 1 1], L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0, L_000001a9793b40d0;
LS_000001a9793a6860_1_0 .concat [ 4 4 4 4], LS_000001a9793a6860_0_0, LS_000001a9793a6860_0_4, LS_000001a9793a6860_0_8, LS_000001a9793a6860_0_12;
LS_000001a9793a6860_1_4 .concat [ 4 4 4 4], LS_000001a9793a6860_0_16, LS_000001a9793a6860_0_20, LS_000001a9793a6860_0_24, LS_000001a9793a6860_0_28;
L_000001a9793a6860 .concat [ 16 16 0 0], LS_000001a9793a6860_1_0, LS_000001a9793a6860_1_4;
L_000001a9793a7da0 .part L_000001a9793a5320, 1, 1;
LS_000001a9793a7d00_0_0 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_4 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_8 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_12 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_16 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_20 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_24 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_0_28 .concat [ 1 1 1 1], L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0, L_000001a9793b41b0;
LS_000001a9793a7d00_1_0 .concat [ 4 4 4 4], LS_000001a9793a7d00_0_0, LS_000001a9793a7d00_0_4, LS_000001a9793a7d00_0_8, LS_000001a9793a7d00_0_12;
LS_000001a9793a7d00_1_4 .concat [ 4 4 4 4], LS_000001a9793a7d00_0_16, LS_000001a9793a7d00_0_20, LS_000001a9793a7d00_0_24, LS_000001a9793a7d00_0_28;
L_000001a9793a7d00 .concat [ 16 16 0 0], LS_000001a9793a7d00_1_0, LS_000001a9793a7d00_1_4;
L_000001a9793a8020 .part L_000001a9793a5320, 0, 1;
LS_000001a9793a69a0_0_0 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_4 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_8 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_12 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_16 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_20 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_24 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_0_28 .concat [ 1 1 1 1], L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020, L_000001a9793a8020;
LS_000001a9793a69a0_1_0 .concat [ 4 4 4 4], LS_000001a9793a69a0_0_0, LS_000001a9793a69a0_0_4, LS_000001a9793a69a0_0_8, LS_000001a9793a69a0_0_12;
LS_000001a9793a69a0_1_4 .concat [ 4 4 4 4], LS_000001a9793a69a0_0_16, LS_000001a9793a69a0_0_20, LS_000001a9793a69a0_0_24, LS_000001a9793a69a0_0_28;
L_000001a9793a69a0 .concat [ 16 16 0 0], LS_000001a9793a69a0_1_0, LS_000001a9793a69a0_1_4;
L_000001a9793a6a40 .part L_000001a9793a5320, 1, 1;
LS_000001a9793a7260_0_0 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_4 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_8 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_12 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_16 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_20 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_24 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_0_28 .concat [ 1 1 1 1], L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40, L_000001a9793a6a40;
LS_000001a9793a7260_1_0 .concat [ 4 4 4 4], LS_000001a9793a7260_0_0, LS_000001a9793a7260_0_4, LS_000001a9793a7260_0_8, LS_000001a9793a7260_0_12;
LS_000001a9793a7260_1_4 .concat [ 4 4 4 4], LS_000001a9793a7260_0_16, LS_000001a9793a7260_0_20, LS_000001a9793a7260_0_24, LS_000001a9793a7260_0_28;
L_000001a9793a7260 .concat [ 16 16 0 0], LS_000001a9793a7260_1_0, LS_000001a9793a7260_1_4;
L_000001a9793a6ae0 .part L_000001a9793a5320, 0, 1;
LS_000001a9793a71c0_0_0 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_4 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_8 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_12 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_16 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_20 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_24 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_0_28 .concat [ 1 1 1 1], L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450, L_000001a9793b4450;
LS_000001a9793a71c0_1_0 .concat [ 4 4 4 4], LS_000001a9793a71c0_0_0, LS_000001a9793a71c0_0_4, LS_000001a9793a71c0_0_8, LS_000001a9793a71c0_0_12;
LS_000001a9793a71c0_1_4 .concat [ 4 4 4 4], LS_000001a9793a71c0_0_16, LS_000001a9793a71c0_0_20, LS_000001a9793a71c0_0_24, LS_000001a9793a71c0_0_28;
L_000001a9793a71c0 .concat [ 16 16 0 0], LS_000001a9793a71c0_1_0, LS_000001a9793a71c0_1_4;
L_000001a9793a7300 .part L_000001a9793a5320, 1, 1;
LS_000001a9793a80c0_0_0 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_4 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_8 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_12 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_16 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_20 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_24 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_0_28 .concat [ 1 1 1 1], L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300, L_000001a9793a7300;
LS_000001a9793a80c0_1_0 .concat [ 4 4 4 4], LS_000001a9793a80c0_0_0, LS_000001a9793a80c0_0_4, LS_000001a9793a80c0_0_8, LS_000001a9793a80c0_0_12;
LS_000001a9793a80c0_1_4 .concat [ 4 4 4 4], LS_000001a9793a80c0_0_16, LS_000001a9793a80c0_0_20, LS_000001a9793a80c0_0_24, LS_000001a9793a80c0_0_28;
L_000001a9793a80c0 .concat [ 16 16 0 0], LS_000001a9793a80c0_1_0, LS_000001a9793a80c0_1_4;
L_000001a9793a73a0 .part L_000001a9793a5320, 0, 1;
LS_000001a9793a7440_0_0 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_4 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_8 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_12 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_16 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_20 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_24 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_0_28 .concat [ 1 1 1 1], L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0, L_000001a9793a73a0;
LS_000001a9793a7440_1_0 .concat [ 4 4 4 4], LS_000001a9793a7440_0_0, LS_000001a9793a7440_0_4, LS_000001a9793a7440_0_8, LS_000001a9793a7440_0_12;
LS_000001a9793a7440_1_4 .concat [ 4 4 4 4], LS_000001a9793a7440_0_16, LS_000001a9793a7440_0_20, LS_000001a9793a7440_0_24, LS_000001a9793a7440_0_28;
L_000001a9793a7440 .concat [ 16 16 0 0], LS_000001a9793a7440_1_0, LS_000001a9793a7440_1_4;
S_000001a97936b0f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a97936bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793b3340 .functor AND 32, L_000001a9793a7120, L_000001a9793a6860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936d4c0_0 .net "in1", 31 0, L_000001a9793a7120;  1 drivers
v000001a97936eaa0_0 .net "in2", 31 0, L_000001a9793a6860;  1 drivers
v000001a97936ec80_0 .net "out", 31 0, L_000001a9793b3340;  alias, 1 drivers
S_000001a97936af60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a97936bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793b3960 .functor AND 32, L_000001a9793a7d00, L_000001a9793a69a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936ea00_0 .net "in1", 31 0, L_000001a9793a7d00;  1 drivers
v000001a97936f860_0 .net "in2", 31 0, L_000001a9793a69a0;  1 drivers
v000001a97936ed20_0 .net "out", 31 0, L_000001a9793b3960;  alias, 1 drivers
S_000001a97936b280 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a97936bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793b4760 .functor AND 32, L_000001a9793a7260, L_000001a9793a71c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936f360_0 .net "in1", 31 0, L_000001a9793a7260;  1 drivers
v000001a97936fa40_0 .net "in2", 31 0, L_000001a9793a71c0;  1 drivers
v000001a97936f4a0_0 .net "out", 31 0, L_000001a9793b4760;  alias, 1 drivers
S_000001a9793716f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a97936bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a9793b37a0 .functor AND 32, L_000001a9793a80c0, L_000001a9793a7440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a97936e8c0_0 .net "in1", 31 0, L_000001a9793a80c0;  1 drivers
v000001a97936f400_0 .net "in2", 31 0, L_000001a9793a7440;  1 drivers
v000001a97936eb40_0 .net "out", 31 0, L_000001a9793b37a0;  alias, 1 drivers
S_000001a979371ba0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001a979375f50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a979375f88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a979375fc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a979375ff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a979376030 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a979376068 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a9793760a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a9793760d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a979376110 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a979376148 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a979376180 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a9793761b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a9793761f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a979376228 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a979376260 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a979376298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a9793762d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a979376308 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a979376340 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a979376378 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a9793763b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a9793763e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a979376420 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a979376458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a979376490 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a979372fe0_0 .var "EX1_PC", 31 0;
v000001a9793738a0_0 .var "EX1_PFC", 31 0;
v000001a9793743e0_0 .var "EX1_forward_to_B", 31 0;
v000001a979373f80_0 .var "EX1_is_beq", 0 0;
v000001a9793733a0_0 .var "EX1_is_bne", 0 0;
v000001a979374660_0 .var "EX1_is_jal", 0 0;
v000001a979372cc0_0 .var "EX1_is_jr", 0 0;
v000001a9793727c0_0 .var "EX1_is_oper2_immed", 0 0;
v000001a9793731c0_0 .var "EX1_memread", 0 0;
v000001a9793745c0_0 .var "EX1_memwrite", 0 0;
v000001a9793736c0_0 .var "EX1_opcode", 11 0;
v000001a979373e40_0 .var "EX1_predicted", 0 0;
v000001a9793724a0_0 .var "EX1_rd_ind", 4 0;
v000001a979373260_0 .var "EX1_rd_indzero", 0 0;
v000001a979373940_0 .var "EX1_regwrite", 0 0;
v000001a979373c60_0 .var "EX1_rs1", 31 0;
v000001a9793739e0_0 .var "EX1_rs1_ind", 4 0;
v000001a979373d00_0 .var "EX1_rs2", 31 0;
v000001a979373080_0 .var "EX1_rs2_ind", 4 0;
v000001a979372040_0 .net "FLUSH", 0 0, v000001a979378090_0;  alias, 1 drivers
v000001a979374200_0 .net "ID_PC", 31 0, v000001a97937e710_0;  alias, 1 drivers
v000001a979372f40_0 .net "ID_PFC_to_EX", 31 0, L_000001a9793a4d80;  alias, 1 drivers
v000001a9793734e0_0 .net "ID_forward_to_B", 31 0, L_000001a9793a41a0;  alias, 1 drivers
v000001a979372180_0 .net "ID_is_beq", 0 0, L_000001a9793a5a00;  alias, 1 drivers
v000001a979373da0_0 .net "ID_is_bne", 0 0, L_000001a9793a5b40;  alias, 1 drivers
v000001a979373440_0 .net "ID_is_jal", 0 0, L_000001a9793a8b60;  alias, 1 drivers
v000001a979372220_0 .net "ID_is_jr", 0 0, L_000001a9793a5be0;  alias, 1 drivers
v000001a979373580_0 .net "ID_is_oper2_immed", 0 0, L_000001a9793ab0f0;  alias, 1 drivers
v000001a9793722c0_0 .net "ID_memread", 0 0, L_000001a9793a6900;  alias, 1 drivers
v000001a979372e00_0 .net "ID_memwrite", 0 0, L_000001a9793a8a20;  alias, 1 drivers
v000001a9793742a0_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
v000001a979374340_0 .net "ID_predicted", 0 0, v000001a9793784f0_0;  alias, 1 drivers
v000001a979374020_0 .net "ID_rd_ind", 4 0, v000001a979391d80_0;  alias, 1 drivers
v000001a979372360_0 .net "ID_rd_indzero", 0 0, L_000001a9793a6b80;  1 drivers
v000001a9793725e0_0 .net "ID_regwrite", 0 0, L_000001a9793a8980;  alias, 1 drivers
v000001a979372680_0 .net "ID_rs1", 31 0, v000001a97937d4f0_0;  alias, 1 drivers
v000001a979372720_0 .net "ID_rs1_ind", 4 0, v000001a979390de0_0;  alias, 1 drivers
v000001a979372860_0 .net "ID_rs2", 31 0, v000001a97937de50_0;  alias, 1 drivers
v000001a979372900_0 .net "ID_rs2_ind", 4 0, v000001a9793920a0_0;  alias, 1 drivers
v000001a9793729a0_0 .net "clk", 0 0, L_000001a9793aa130;  1 drivers
v000001a979372a40_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
E_000001a9792ea690 .event posedge, v000001a979364420_0, v000001a9793729a0_0;
S_000001a979371560 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001a9793764d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a979376508 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a979376540 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a979376578 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a9793765b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a9793765e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a979376620 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a979376658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a979376690 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a9793766c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a979376700 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a979376738 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a979376770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a9793767a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a9793767e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a979376818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a979376850 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a979376888 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a9793768c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a9793768f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a979376930 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a979376968 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a9793769a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a9793769d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a979376a10 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a979373620_0 .net "EX1_ALU_OPER1", 31 0, L_000001a9793ab4e0;  alias, 1 drivers
v000001a979372ae0_0 .net "EX1_ALU_OPER2", 31 0, L_000001a9793b4060;  alias, 1 drivers
v000001a979372d60_0 .net "EX1_PC", 31 0, v000001a979372fe0_0;  alias, 1 drivers
v000001a979372ea0_0 .net "EX1_PFC_to_IF", 31 0, L_000001a9793a74e0;  alias, 1 drivers
v000001a979373120_0 .net "EX1_forward_to_B", 31 0, v000001a9793743e0_0;  alias, 1 drivers
v000001a979375380_0 .net "EX1_is_beq", 0 0, v000001a979373f80_0;  alias, 1 drivers
v000001a979375740_0 .net "EX1_is_bne", 0 0, v000001a9793733a0_0;  alias, 1 drivers
v000001a979375a60_0 .net "EX1_is_jal", 0 0, v000001a979374660_0;  alias, 1 drivers
v000001a979375600_0 .net "EX1_is_jr", 0 0, v000001a979372cc0_0;  alias, 1 drivers
v000001a979375b00_0 .net "EX1_is_oper2_immed", 0 0, v000001a9793727c0_0;  alias, 1 drivers
v000001a979375880_0 .net "EX1_memread", 0 0, v000001a9793731c0_0;  alias, 1 drivers
v000001a979374a20_0 .net "EX1_memwrite", 0 0, v000001a9793745c0_0;  alias, 1 drivers
v000001a979375920_0 .net "EX1_opcode", 11 0, v000001a9793736c0_0;  alias, 1 drivers
v000001a979375ba0_0 .net "EX1_predicted", 0 0, v000001a979373e40_0;  alias, 1 drivers
v000001a979374c00_0 .net "EX1_rd_ind", 4 0, v000001a9793724a0_0;  alias, 1 drivers
v000001a979375c40_0 .net "EX1_rd_indzero", 0 0, v000001a979373260_0;  alias, 1 drivers
v000001a979375420_0 .net "EX1_regwrite", 0 0, v000001a979373940_0;  alias, 1 drivers
v000001a9793756a0_0 .net "EX1_rs1", 31 0, v000001a979373c60_0;  alias, 1 drivers
v000001a9793759c0_0 .net "EX1_rs1_ind", 4 0, v000001a9793739e0_0;  alias, 1 drivers
v000001a979375100_0 .net "EX1_rs2_ind", 4 0, v000001a979373080_0;  alias, 1 drivers
v000001a979374f20_0 .net "EX1_rs2_out", 31 0, L_000001a9793b3b90;  alias, 1 drivers
v000001a979375ce0_0 .var "EX2_ALU_OPER1", 31 0;
v000001a9793757e0_0 .var "EX2_ALU_OPER2", 31 0;
v000001a979375d80_0 .var "EX2_PC", 31 0;
v000001a9793747a0_0 .var "EX2_PFC_to_IF", 31 0;
v000001a9793748e0_0 .var "EX2_forward_to_B", 31 0;
v000001a979374ac0_0 .var "EX2_is_beq", 0 0;
v000001a979375e20_0 .var "EX2_is_bne", 0 0;
v000001a979375560_0 .var "EX2_is_jal", 0 0;
v000001a979374840_0 .var "EX2_is_jr", 0 0;
v000001a979374fc0_0 .var "EX2_is_oper2_immed", 0 0;
v000001a979374d40_0 .var "EX2_memread", 0 0;
v000001a979374980_0 .var "EX2_memwrite", 0 0;
v000001a979374b60_0 .var "EX2_opcode", 11 0;
v000001a979374ca0_0 .var "EX2_predicted", 0 0;
v000001a979374de0_0 .var "EX2_rd_ind", 4 0;
v000001a979374e80_0 .var "EX2_rd_indzero", 0 0;
v000001a979375060_0 .var "EX2_regwrite", 0 0;
v000001a9793751a0_0 .var "EX2_rs1", 31 0;
v000001a9793754c0_0 .var "EX2_rs1_ind", 4 0;
v000001a979375240_0 .var "EX2_rs2_ind", 4 0;
v000001a9793752e0_0 .var "EX2_rs2_out", 31 0;
v000001a979378950_0 .net "FLUSH", 0 0, v000001a979377c30_0;  alias, 1 drivers
v000001a979378ef0_0 .net "clk", 0 0, L_000001a9793b3a40;  1 drivers
v000001a979377050_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
E_000001a9792e9e90 .event posedge, v000001a979364420_0, v000001a979378ef0_0;
S_000001a979371880 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001a97937ea60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97937ea98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97937ead0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97937eb08 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97937eb40 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97937eb78 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97937ebb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97937ebe8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97937ec20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97937ec58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97937ec90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97937ecc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97937ed00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97937ed38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97937ed70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97937eda8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97937ede0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97937ee18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97937ee50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97937ee88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97937eec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97937eef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97937ef30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97937ef68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97937efa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a9793aaa60 .functor OR 1, L_000001a9793a5a00, L_000001a9793a5b40, C4<0>, C4<0>;
L_000001a9793aac20 .functor AND 1, L_000001a9793aaa60, L_000001a9793aa8a0, C4<1>, C4<1>;
L_000001a9793aa600 .functor OR 1, L_000001a9793a5a00, L_000001a9793a5b40, C4<0>, C4<0>;
L_000001a9793a9cd0 .functor AND 1, L_000001a9793aa600, L_000001a9793aa8a0, C4<1>, C4<1>;
L_000001a9793aa6e0 .functor OR 1, L_000001a9793a5a00, L_000001a9793a5b40, C4<0>, C4<0>;
L_000001a9793a9b10 .functor AND 1, L_000001a9793aa6e0, v000001a9793784f0_0, C4<1>, C4<1>;
v000001a97937ceb0_0 .net "EX1_memread", 0 0, v000001a9793731c0_0;  alias, 1 drivers
v000001a97937d770_0 .net "EX1_opcode", 11 0, v000001a9793736c0_0;  alias, 1 drivers
v000001a97937c7d0_0 .net "EX1_rd_ind", 4 0, v000001a9793724a0_0;  alias, 1 drivers
v000001a97937d6d0_0 .net "EX1_rd_indzero", 0 0, v000001a979373260_0;  alias, 1 drivers
v000001a97937ccd0_0 .net "EX2_memread", 0 0, v000001a979374d40_0;  alias, 1 drivers
v000001a97937e170_0 .net "EX2_opcode", 11 0, v000001a979374b60_0;  alias, 1 drivers
v000001a97937d9f0_0 .net "EX2_rd_ind", 4 0, v000001a979374de0_0;  alias, 1 drivers
v000001a97937bd30_0 .net "EX2_rd_indzero", 0 0, v000001a979374e80_0;  alias, 1 drivers
v000001a97937d950_0 .net "ID_EX1_flush", 0 0, v000001a979378090_0;  alias, 1 drivers
v000001a97937df90_0 .net "ID_EX2_flush", 0 0, v000001a979377c30_0;  alias, 1 drivers
v000001a97937cd70_0 .net "ID_is_beq", 0 0, L_000001a9793a5a00;  alias, 1 drivers
v000001a97937d310_0 .net "ID_is_bne", 0 0, L_000001a9793a5b40;  alias, 1 drivers
v000001a97937d810_0 .net "ID_is_j", 0 0, L_000001a9793a78a0;  alias, 1 drivers
v000001a97937c230_0 .net "ID_is_jal", 0 0, L_000001a9793a8b60;  alias, 1 drivers
v000001a97937d450_0 .net "ID_is_jr", 0 0, L_000001a9793a5be0;  alias, 1 drivers
v000001a97937ce10_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
v000001a97937bfb0_0 .net "ID_rs1_ind", 4 0, v000001a979390de0_0;  alias, 1 drivers
v000001a97937c4b0_0 .net "ID_rs2_ind", 4 0, v000001a9793920a0_0;  alias, 1 drivers
v000001a97937e030_0 .net "IF_ID_flush", 0 0, v000001a979379670_0;  alias, 1 drivers
v000001a97937dbd0_0 .net "IF_ID_write", 0 0, v000001a979379990_0;  alias, 1 drivers
v000001a97937ddb0_0 .net "PC_src", 2 0, L_000001a9793a4a60;  alias, 1 drivers
v000001a97937d630_0 .net "PFC_to_EX", 31 0, L_000001a9793a4d80;  alias, 1 drivers
v000001a97937e210_0 .net "PFC_to_IF", 31 0, L_000001a9793a4f60;  alias, 1 drivers
v000001a97937d590_0 .net "WB_rd_ind", 4 0, v000001a97938c9c0_0;  alias, 1 drivers
v000001a97937c2d0_0 .net "Wrong_prediction", 0 0, L_000001a9793b4df0;  alias, 1 drivers
v000001a97937e0d0_0 .net *"_ivl_11", 0 0, L_000001a9793a9cd0;  1 drivers
v000001a97937c050_0 .net *"_ivl_13", 9 0, L_000001a9793a4560;  1 drivers
v000001a97937c910_0 .net *"_ivl_15", 9 0, L_000001a9793a5c80;  1 drivers
v000001a97937db30_0 .net *"_ivl_16", 9 0, L_000001a9793a5960;  1 drivers
v000001a97937be70_0 .net *"_ivl_19", 9 0, L_000001a9793a4240;  1 drivers
v000001a97937cb90_0 .net *"_ivl_20", 9 0, L_000001a9793a53c0;  1 drivers
v000001a97937c870_0 .net *"_ivl_25", 0 0, L_000001a9793aa6e0;  1 drivers
v000001a97937bb50_0 .net *"_ivl_27", 0 0, L_000001a9793a9b10;  1 drivers
v000001a97937da90_0 .net *"_ivl_29", 9 0, L_000001a9793a5fa0;  1 drivers
v000001a97937bc90_0 .net *"_ivl_3", 0 0, L_000001a9793aaa60;  1 drivers
L_000001a9793c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001a97937c0f0_0 .net/2u *"_ivl_30", 9 0, L_000001a9793c01f0;  1 drivers
v000001a97937bdd0_0 .net *"_ivl_32", 9 0, L_000001a9793a46a0;  1 drivers
v000001a97937c410_0 .net *"_ivl_35", 9 0, L_000001a9793a6180;  1 drivers
v000001a97937c190_0 .net *"_ivl_37", 9 0, L_000001a9793a4ce0;  1 drivers
v000001a97937c370_0 .net *"_ivl_38", 9 0, L_000001a9793a4920;  1 drivers
v000001a97937c9b0_0 .net *"_ivl_40", 9 0, L_000001a9793a5e60;  1 drivers
L_000001a9793c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a97937c550_0 .net/2s *"_ivl_45", 21 0, L_000001a9793c0238;  1 drivers
L_000001a9793c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a97937d130_0 .net/2s *"_ivl_50", 21 0, L_000001a9793c0280;  1 drivers
v000001a97937c5f0_0 .net *"_ivl_9", 0 0, L_000001a9793aa600;  1 drivers
v000001a97937c690_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a97937cf50_0 .net "forward_to_B", 31 0, L_000001a9793a41a0;  alias, 1 drivers
v000001a97937caf0_0 .net "imm", 31 0, v000001a97937a890_0;  1 drivers
v000001a97937c730_0 .net "inst", 31 0, v000001a97937e5d0_0;  alias, 1 drivers
v000001a97937ca50_0 .net "is_branch_and_taken", 0 0, L_000001a9793aac20;  alias, 1 drivers
v000001a97937cff0_0 .net "is_oper2_immed", 0 0, L_000001a9793ab0f0;  alias, 1 drivers
v000001a97937d090_0 .net "mem_read", 0 0, L_000001a9793a6900;  alias, 1 drivers
v000001a97937d1d0_0 .net "mem_write", 0 0, L_000001a9793a8a20;  alias, 1 drivers
v000001a97937e490_0 .net "pc", 31 0, v000001a97937e710_0;  alias, 1 drivers
v000001a97937e8f0_0 .net "pc_write", 0 0, v000001a97937a390_0;  alias, 1 drivers
v000001a97937e990_0 .net "predicted", 0 0, L_000001a9793aa8a0;  1 drivers
v000001a97937e530_0 .net "predicted_to_EX", 0 0, v000001a9793784f0_0;  alias, 1 drivers
v000001a97937e350_0 .net "reg_write", 0 0, L_000001a9793a8980;  alias, 1 drivers
v000001a97937e850_0 .net "reg_write_from_wb", 0 0, v000001a97938b340_0;  alias, 1 drivers
v000001a97937e7b0_0 .net "rs1", 31 0, v000001a97937d4f0_0;  alias, 1 drivers
v000001a97937e670_0 .net "rs2", 31 0, v000001a97937de50_0;  alias, 1 drivers
v000001a97937e2b0_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
v000001a97937e3f0_0 .net "wr_reg_data", 31 0, L_000001a979434510;  alias, 1 drivers
L_000001a9793a41a0 .functor MUXZ 32, v000001a97937de50_0, v000001a97937a890_0, L_000001a9793ab0f0, C4<>;
L_000001a9793a4560 .part v000001a97937e710_0, 0, 10;
L_000001a9793a5c80 .part v000001a97937e5d0_0, 0, 10;
L_000001a9793a5960 .arith/sum 10, L_000001a9793a4560, L_000001a9793a5c80;
L_000001a9793a4240 .part v000001a97937e5d0_0, 0, 10;
L_000001a9793a53c0 .functor MUXZ 10, L_000001a9793a4240, L_000001a9793a5960, L_000001a9793a9cd0, C4<>;
L_000001a9793a5fa0 .part v000001a97937e710_0, 0, 10;
L_000001a9793a46a0 .arith/sum 10, L_000001a9793a5fa0, L_000001a9793c01f0;
L_000001a9793a6180 .part v000001a97937e710_0, 0, 10;
L_000001a9793a4ce0 .part v000001a97937e5d0_0, 0, 10;
L_000001a9793a4920 .arith/sum 10, L_000001a9793a6180, L_000001a9793a4ce0;
L_000001a9793a5e60 .functor MUXZ 10, L_000001a9793a4920, L_000001a9793a46a0, L_000001a9793a9b10, C4<>;
L_000001a9793a4f60 .concat8 [ 10 22 0 0], L_000001a9793a53c0, L_000001a9793c0238;
L_000001a9793a4d80 .concat8 [ 10 22 0 0], L_000001a9793a5e60, L_000001a9793c0280;
S_000001a9793713d0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001a979371880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001a97937efe0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97937f018 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97937f050 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97937f088 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97937f0c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97937f0f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97937f130 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97937f168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97937f1a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97937f1d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97937f210 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97937f248 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97937f280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97937f2b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97937f2f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97937f328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97937f360 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97937f398 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97937f3d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97937f408 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97937f440 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97937f478 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97937f4b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97937f4e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97937f520 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a9793aae50 .functor OR 1, L_000001a9793aa8a0, L_000001a9793a3fc0, C4<0>, C4<0>;
L_000001a9793aa910 .functor OR 1, L_000001a9793aae50, L_000001a9793a4100, C4<0>, C4<0>;
v000001a9793770f0_0 .net "EX1_opcode", 11 0, v000001a9793736c0_0;  alias, 1 drivers
v000001a9793788b0_0 .net "EX2_opcode", 11 0, v000001a979374b60_0;  alias, 1 drivers
v000001a979378b30_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
v000001a979377190_0 .net "PC_src", 2 0, L_000001a9793a4a60;  alias, 1 drivers
v000001a979377af0_0 .net "Wrong_prediction", 0 0, L_000001a9793b4df0;  alias, 1 drivers
L_000001a9793c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001a979378770_0 .net/2u *"_ivl_0", 2 0, L_000001a9793c03e8;  1 drivers
v000001a9793779b0_0 .net *"_ivl_10", 0 0, L_000001a9793a58c0;  1 drivers
L_000001a9793c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001a9793772d0_0 .net/2u *"_ivl_12", 2 0, L_000001a9793c0508;  1 drivers
L_000001a9793c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a979377410_0 .net/2u *"_ivl_14", 11 0, L_000001a9793c0550;  1 drivers
v000001a9793781d0_0 .net *"_ivl_16", 0 0, L_000001a9793a3fc0;  1 drivers
v000001a979378db0_0 .net *"_ivl_19", 0 0, L_000001a9793aae50;  1 drivers
L_000001a9793c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001a979377e10_0 .net/2u *"_ivl_2", 11 0, L_000001a9793c0430;  1 drivers
L_000001a9793c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a979378590_0 .net/2u *"_ivl_20", 11 0, L_000001a9793c0598;  1 drivers
v000001a979378270_0 .net *"_ivl_22", 0 0, L_000001a9793a4100;  1 drivers
v000001a9793786d0_0 .net *"_ivl_25", 0 0, L_000001a9793aa910;  1 drivers
L_000001a9793c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a979377230_0 .net/2u *"_ivl_26", 2 0, L_000001a9793c05e0;  1 drivers
L_000001a9793c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a979378e50_0 .net/2u *"_ivl_28", 2 0, L_000001a9793c0628;  1 drivers
v000001a979377370_0 .net *"_ivl_30", 2 0, L_000001a9793a49c0;  1 drivers
v000001a979376ab0_0 .net *"_ivl_32", 2 0, L_000001a9793a4600;  1 drivers
v000001a979378f90_0 .net *"_ivl_34", 2 0, L_000001a9793a4740;  1 drivers
v000001a979376b50_0 .net *"_ivl_4", 0 0, L_000001a9793a6220;  1 drivers
L_000001a9793c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a979378630_0 .net/2u *"_ivl_6", 2 0, L_000001a9793c0478;  1 drivers
L_000001a9793c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a979376bf0_0 .net/2u *"_ivl_8", 11 0, L_000001a9793c04c0;  1 drivers
v000001a979378450_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a979377f50_0 .net "predicted", 0 0, L_000001a9793aa8a0;  alias, 1 drivers
v000001a979376e70_0 .net "predicted_to_EX", 0 0, v000001a9793784f0_0;  alias, 1 drivers
v000001a979377ff0_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
v000001a9793774b0_0 .net "state", 1 0, v000001a979376dd0_0;  1 drivers
L_000001a9793a6220 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0430;
L_000001a9793a58c0 .cmp/eq 12, v000001a9793736c0_0, L_000001a9793c04c0;
L_000001a9793a3fc0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0550;
L_000001a9793a4100 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0598;
L_000001a9793a49c0 .functor MUXZ 3, L_000001a9793c0628, L_000001a9793c05e0, L_000001a9793aa910, C4<>;
L_000001a9793a4600 .functor MUXZ 3, L_000001a9793a49c0, L_000001a9793c0508, L_000001a9793a58c0, C4<>;
L_000001a9793a4740 .functor MUXZ 3, L_000001a9793a4600, L_000001a9793c0478, L_000001a9793a6220, C4<>;
L_000001a9793a4a60 .functor MUXZ 3, L_000001a9793a4740, L_000001a9793c03e8, L_000001a9793b4df0, C4<>;
S_000001a979371d30 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001a9793713d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001a97937f560 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97937f598 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97937f5d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97937f608 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97937f640 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97937f678 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97937f6b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97937f6e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97937f720 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97937f758 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97937f790 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97937f7c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97937f800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97937f838 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97937f870 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97937f8a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97937f8e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97937f918 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97937f950 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97937f988 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97937f9c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97937f9f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97937fa30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97937fa68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97937faa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a9793aa4b0 .functor OR 1, L_000001a9793a6040, L_000001a9793a5460, C4<0>, C4<0>;
L_000001a9793aa750 .functor OR 1, L_000001a9793a4e20, L_000001a9793a50a0, C4<0>, C4<0>;
L_000001a9793aad00 .functor AND 1, L_000001a9793aa4b0, L_000001a9793aa750, C4<1>, C4<1>;
L_000001a9793a9950 .functor NOT 1, L_000001a9793aad00, C4<0>, C4<0>, C4<0>;
L_000001a9793aa830 .functor OR 1, v000001a9793a2760_0, L_000001a9793a9950, C4<0>, C4<0>;
L_000001a9793aa8a0 .functor NOT 1, L_000001a9793aa830, C4<0>, C4<0>, C4<0>;
v000001a979377910_0 .net "EX_opcode", 11 0, v000001a979374b60_0;  alias, 1 drivers
v000001a979378bd0_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
v000001a979378c70_0 .net "Wrong_prediction", 0 0, L_000001a9793b4df0;  alias, 1 drivers
L_000001a9793c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a979377870_0 .net/2u *"_ivl_0", 11 0, L_000001a9793c02c8;  1 drivers
L_000001a9793c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a979377d70_0 .net/2u *"_ivl_10", 1 0, L_000001a9793c0358;  1 drivers
v000001a979378a90_0 .net *"_ivl_12", 0 0, L_000001a9793a4e20;  1 drivers
L_000001a9793c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a979376fb0_0 .net/2u *"_ivl_14", 1 0, L_000001a9793c03a0;  1 drivers
v000001a979376c90_0 .net *"_ivl_16", 0 0, L_000001a9793a50a0;  1 drivers
v000001a979378d10_0 .net *"_ivl_19", 0 0, L_000001a9793aa750;  1 drivers
v000001a979377730_0 .net *"_ivl_2", 0 0, L_000001a9793a6040;  1 drivers
v000001a979379030_0 .net *"_ivl_21", 0 0, L_000001a9793aad00;  1 drivers
v000001a979376d30_0 .net *"_ivl_22", 0 0, L_000001a9793a9950;  1 drivers
v000001a9793777d0_0 .net *"_ivl_25", 0 0, L_000001a9793aa830;  1 drivers
L_000001a9793c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a979376f10_0 .net/2u *"_ivl_4", 11 0, L_000001a9793c0310;  1 drivers
v000001a9793790d0_0 .net *"_ivl_6", 0 0, L_000001a9793a5460;  1 drivers
v000001a979377eb0_0 .net *"_ivl_9", 0 0, L_000001a9793aa4b0;  1 drivers
v000001a979379170_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a979377b90_0 .net "predicted", 0 0, L_000001a9793aa8a0;  alias, 1 drivers
v000001a9793784f0_0 .var "predicted_to_EX", 0 0;
v000001a979379210_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
v000001a979376dd0_0 .var "state", 1 0;
E_000001a9792eab90 .event posedge, v000001a979379170_0, v000001a979364420_0;
L_000001a9793a6040 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c02c8;
L_000001a9793a5460 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0310;
L_000001a9793a4e20 .cmp/eq 2, v000001a979376dd0_0, L_000001a9793c0358;
L_000001a9793a50a0 .cmp/eq 2, v000001a979376dd0_0, L_000001a9793c03a0;
S_000001a979371a10 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001a979371880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001a979389b00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a979389b38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a979389b70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a979389ba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a979389be0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a979389c18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a979389c50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a979389c88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a979389cc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a979389cf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a979389d30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a979389d68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a979389da0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a979389dd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a979389e10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a979389e48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a979389e80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a979389eb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a979389ef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a979389f28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a979389f60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a979389f98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a979389fd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97938a008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97938a040 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a979378810_0 .net "EX1_memread", 0 0, v000001a9793731c0_0;  alias, 1 drivers
v000001a979377550_0 .net "EX1_rd_ind", 4 0, v000001a9793724a0_0;  alias, 1 drivers
v000001a9793775f0_0 .net "EX1_rd_indzero", 0 0, v000001a979373260_0;  alias, 1 drivers
v000001a979378130_0 .net "EX2_memread", 0 0, v000001a979374d40_0;  alias, 1 drivers
v000001a979377690_0 .net "EX2_rd_ind", 4 0, v000001a979374de0_0;  alias, 1 drivers
v000001a979377a50_0 .net "EX2_rd_indzero", 0 0, v000001a979374e80_0;  alias, 1 drivers
v000001a979378090_0 .var "ID_EX1_flush", 0 0;
v000001a979377c30_0 .var "ID_EX2_flush", 0 0;
v000001a979377cd0_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
v000001a979378310_0 .net "ID_rs1_ind", 4 0, v000001a979390de0_0;  alias, 1 drivers
v000001a9793783b0_0 .net "ID_rs2_ind", 4 0, v000001a9793920a0_0;  alias, 1 drivers
v000001a979379990_0 .var "IF_ID_Write", 0 0;
v000001a979379670_0 .var "IF_ID_flush", 0 0;
v000001a97937a390_0 .var "PC_Write", 0 0;
v000001a979379b70_0 .net "Wrong_prediction", 0 0, L_000001a9793b4df0;  alias, 1 drivers
E_000001a9792eb3d0/0 .event anyedge, v000001a979368f70_0, v000001a9793731c0_0, v000001a979373260_0, v000001a979372720_0;
E_000001a9792eb3d0/1 .event anyedge, v000001a9793724a0_0, v000001a979372900_0, v000001a979289a40_0, v000001a979374e80_0;
E_000001a9792eb3d0/2 .event anyedge, v000001a979362bc0_0, v000001a9793742a0_0;
E_000001a9792eb3d0 .event/or E_000001a9792eb3d0/0, E_000001a9792eb3d0/1, E_000001a9792eb3d0/2;
S_000001a9793705c0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001a979371880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001a97938a080 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97938a0b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97938a0f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97938a128 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97938a160 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97938a198 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97938a1d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97938a208 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97938a240 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97938a278 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97938a2b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97938a2e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97938a320 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97938a358 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97938a390 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97938a3c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97938a400 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97938a438 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97938a470 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97938a4a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97938a4e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97938a518 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97938a550 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97938a588 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97938a5c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a9793aa520 .functor OR 1, L_000001a9793a56e0, L_000001a9793a4ec0, C4<0>, C4<0>;
L_000001a9793a9b80 .functor OR 1, L_000001a9793aa520, L_000001a9793a47e0, C4<0>, C4<0>;
L_000001a9793aaec0 .functor OR 1, L_000001a9793a9b80, L_000001a9793a5500, C4<0>, C4<0>;
L_000001a9793ab010 .functor OR 1, L_000001a9793aaec0, L_000001a9793a4b00, C4<0>, C4<0>;
L_000001a9793a9d40 .functor OR 1, L_000001a9793ab010, L_000001a9793a4ba0, C4<0>, C4<0>;
L_000001a9793ab080 .functor OR 1, L_000001a9793a9d40, L_000001a9793a5140, C4<0>, C4<0>;
L_000001a9793a9720 .functor OR 1, L_000001a9793ab080, L_000001a9793a55a0, C4<0>, C4<0>;
L_000001a9793ab0f0 .functor OR 1, L_000001a9793a9720, L_000001a9793a5640, C4<0>, C4<0>;
L_000001a9793ab160 .functor OR 1, L_000001a9793a6cc0, L_000001a9793a67c0, C4<0>, C4<0>;
L_000001a9793a9db0 .functor OR 1, L_000001a9793ab160, L_000001a9793a6e00, C4<0>, C4<0>;
L_000001a9793aa980 .functor OR 1, L_000001a9793a9db0, L_000001a9793a8ac0, C4<0>, C4<0>;
L_000001a9793aa590 .functor OR 1, L_000001a9793aa980, L_000001a9793a8c00, C4<0>, C4<0>;
v000001a979379850_0 .net "ID_opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
L_000001a9793c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001a97937b5b0_0 .net/2u *"_ivl_0", 11 0, L_000001a9793c0670;  1 drivers
L_000001a9793c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001a97937a430_0 .net/2u *"_ivl_10", 11 0, L_000001a9793c0700;  1 drivers
L_000001a9793c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a979379a30_0 .net/2u *"_ivl_102", 11 0, L_000001a9793c0bc8;  1 drivers
L_000001a9793c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a97937b150_0 .net/2u *"_ivl_106", 11 0, L_000001a9793c0c10;  1 drivers
v000001a97937ac50_0 .net *"_ivl_12", 0 0, L_000001a9793a47e0;  1 drivers
v000001a97937af70_0 .net *"_ivl_15", 0 0, L_000001a9793a9b80;  1 drivers
L_000001a9793c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001a979379490_0 .net/2u *"_ivl_16", 11 0, L_000001a9793c0748;  1 drivers
v000001a979379c10_0 .net *"_ivl_18", 0 0, L_000001a9793a5500;  1 drivers
v000001a97937b1f0_0 .net *"_ivl_2", 0 0, L_000001a9793a56e0;  1 drivers
v000001a97937a9d0_0 .net *"_ivl_21", 0 0, L_000001a9793aaec0;  1 drivers
L_000001a9793c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a97937b290_0 .net/2u *"_ivl_22", 11 0, L_000001a9793c0790;  1 drivers
v000001a97937b010_0 .net *"_ivl_24", 0 0, L_000001a9793a4b00;  1 drivers
v000001a97937b6f0_0 .net *"_ivl_27", 0 0, L_000001a9793ab010;  1 drivers
L_000001a9793c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a97937b830_0 .net/2u *"_ivl_28", 11 0, L_000001a9793c07d8;  1 drivers
v000001a97937a070_0 .net *"_ivl_30", 0 0, L_000001a9793a4ba0;  1 drivers
v000001a979379cb0_0 .net *"_ivl_33", 0 0, L_000001a9793a9d40;  1 drivers
L_000001a9793c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001a97937aed0_0 .net/2u *"_ivl_34", 11 0, L_000001a9793c0820;  1 drivers
v000001a97937b8d0_0 .net *"_ivl_36", 0 0, L_000001a9793a5140;  1 drivers
v000001a979379530_0 .net *"_ivl_39", 0 0, L_000001a9793ab080;  1 drivers
L_000001a9793c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001a9793798f0_0 .net/2u *"_ivl_4", 11 0, L_000001a9793c06b8;  1 drivers
L_000001a9793c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001a97937b650_0 .net/2u *"_ivl_40", 11 0, L_000001a9793c0868;  1 drivers
v000001a97937a110_0 .net *"_ivl_42", 0 0, L_000001a9793a55a0;  1 drivers
v000001a97937b470_0 .net *"_ivl_45", 0 0, L_000001a9793a9720;  1 drivers
L_000001a9793c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001a979379ad0_0 .net/2u *"_ivl_46", 11 0, L_000001a9793c08b0;  1 drivers
v000001a979379df0_0 .net *"_ivl_48", 0 0, L_000001a9793a5640;  1 drivers
L_000001a9793c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a97937b0b0_0 .net/2u *"_ivl_52", 11 0, L_000001a9793c08f8;  1 drivers
L_000001a9793c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a979379710_0 .net/2u *"_ivl_56", 11 0, L_000001a9793c0940;  1 drivers
v000001a97937b330_0 .net *"_ivl_6", 0 0, L_000001a9793a4ec0;  1 drivers
L_000001a9793c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a97937a6b0_0 .net/2u *"_ivl_60", 11 0, L_000001a9793c0988;  1 drivers
L_000001a9793c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a97937abb0_0 .net/2u *"_ivl_64", 11 0, L_000001a9793c09d0;  1 drivers
L_000001a9793c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a97937a1b0_0 .net/2u *"_ivl_68", 11 0, L_000001a9793c0a18;  1 drivers
L_000001a9793c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a97937b790_0 .net/2u *"_ivl_72", 11 0, L_000001a9793c0a60;  1 drivers
v000001a97937b3d0_0 .net *"_ivl_74", 0 0, L_000001a9793a6cc0;  1 drivers
L_000001a9793c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a9793795d0_0 .net/2u *"_ivl_76", 11 0, L_000001a9793c0aa8;  1 drivers
v000001a97937ae30_0 .net *"_ivl_78", 0 0, L_000001a9793a67c0;  1 drivers
v000001a97937b510_0 .net *"_ivl_81", 0 0, L_000001a9793ab160;  1 drivers
L_000001a9793c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a97937acf0_0 .net/2u *"_ivl_82", 11 0, L_000001a9793c0af0;  1 drivers
v000001a97937b970_0 .net *"_ivl_84", 0 0, L_000001a9793a6e00;  1 drivers
v000001a97937ba10_0 .net *"_ivl_87", 0 0, L_000001a9793a9db0;  1 drivers
L_000001a9793c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a9793797b0_0 .net/2u *"_ivl_88", 11 0, L_000001a9793c0b38;  1 drivers
v000001a97937a7f0_0 .net *"_ivl_9", 0 0, L_000001a9793aa520;  1 drivers
v000001a9793792b0_0 .net *"_ivl_90", 0 0, L_000001a9793a8ac0;  1 drivers
v000001a979379d50_0 .net *"_ivl_93", 0 0, L_000001a9793aa980;  1 drivers
L_000001a9793c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a979379e90_0 .net/2u *"_ivl_94", 11 0, L_000001a9793c0b80;  1 drivers
v000001a97937a930_0 .net *"_ivl_96", 0 0, L_000001a9793a8c00;  1 drivers
v000001a979379350_0 .net *"_ivl_99", 0 0, L_000001a9793aa590;  1 drivers
v000001a979379f30_0 .net "is_beq", 0 0, L_000001a9793a5a00;  alias, 1 drivers
v000001a979379fd0_0 .net "is_bne", 0 0, L_000001a9793a5b40;  alias, 1 drivers
v000001a97937a4d0_0 .net "is_j", 0 0, L_000001a9793a78a0;  alias, 1 drivers
v000001a97937a250_0 .net "is_jal", 0 0, L_000001a9793a8b60;  alias, 1 drivers
v000001a9793793f0_0 .net "is_jr", 0 0, L_000001a9793a5be0;  alias, 1 drivers
v000001a97937a2f0_0 .net "is_oper2_immed", 0 0, L_000001a9793ab0f0;  alias, 1 drivers
v000001a97937a570_0 .net "memread", 0 0, L_000001a9793a6900;  alias, 1 drivers
v000001a97937a750_0 .net "memwrite", 0 0, L_000001a9793a8a20;  alias, 1 drivers
v000001a97937a610_0 .net "regwrite", 0 0, L_000001a9793a8980;  alias, 1 drivers
L_000001a9793a56e0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0670;
L_000001a9793a4ec0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c06b8;
L_000001a9793a47e0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0700;
L_000001a9793a5500 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0748;
L_000001a9793a4b00 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0790;
L_000001a9793a4ba0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c07d8;
L_000001a9793a5140 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0820;
L_000001a9793a55a0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0868;
L_000001a9793a5640 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c08b0;
L_000001a9793a5a00 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c08f8;
L_000001a9793a5b40 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0940;
L_000001a9793a5be0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0988;
L_000001a9793a8b60 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c09d0;
L_000001a9793a78a0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0a18;
L_000001a9793a6cc0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0a60;
L_000001a9793a67c0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0aa8;
L_000001a9793a6e00 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0af0;
L_000001a9793a8ac0 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0b38;
L_000001a9793a8c00 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0b80;
L_000001a9793a8980 .reduce/nor L_000001a9793aa590;
L_000001a9793a6900 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0bc8;
L_000001a9793a8a20 .cmp/eq 12, v000001a979390ac0_0, L_000001a9793c0c10;
S_000001a9793710b0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001a979371880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001a97938a600 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97938a638 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97938a670 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97938a6a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97938a6e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97938a718 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97938a750 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97938a788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97938a7c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97938a7f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97938a830 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97938a868 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97938a8a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97938a8d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97938a910 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97938a948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97938a980 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97938a9b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97938a9f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97938aa28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97938aa60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97938aa98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97938aad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97938ab08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97938ab40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a97937a890_0 .var "Immed", 31 0;
v000001a97937aa70_0 .net "Inst", 31 0, v000001a97937e5d0_0;  alias, 1 drivers
v000001a97937ab10_0 .net "opcode", 11 0, v000001a979390ac0_0;  alias, 1 drivers
E_000001a9792eb690 .event anyedge, v000001a9793742a0_0, v000001a97937aa70_0;
S_000001a979371240 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001a979371880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001a97937d4f0_0 .var "Read_data1", 31 0;
v000001a97937de50_0 .var "Read_data2", 31 0;
v000001a97937d270_0 .net "Read_reg1", 4 0, v000001a979390de0_0;  alias, 1 drivers
v000001a97937dd10_0 .net "Read_reg2", 4 0, v000001a9793920a0_0;  alias, 1 drivers
v000001a97937bab0_0 .net "Write_data", 31 0, L_000001a979434510;  alias, 1 drivers
v000001a97937bf10_0 .net "Write_en", 0 0, v000001a97938b340_0;  alias, 1 drivers
v000001a97937def0_0 .net "Write_reg", 4 0, v000001a97938c9c0_0;  alias, 1 drivers
v000001a97937bbf0_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a97937cc30_0 .var/i "i", 31 0;
v000001a97937d3b0 .array "reg_file", 0 31, 31 0;
v000001a97937d8b0_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
E_000001a9792eb250 .event posedge, v000001a979379170_0;
S_000001a97936ff80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001a979371240;
 .timescale 0 0;
v000001a97937dc70_0 .var/i "i", 31 0;
S_000001a979370110 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001a97938ab80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97938abb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97938abf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97938ac28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97938ac60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97938ac98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97938acd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97938ad08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97938ad40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97938ad78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97938adb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97938ade8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97938ae20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97938ae58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97938ae90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97938aec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97938af00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97938af38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97938af70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97938afa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97938afe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97938b018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97938b050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97938b088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97938b0c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a97937e5d0_0 .var "ID_INST", 31 0;
v000001a97937e710_0 .var "ID_PC", 31 0;
v000001a979390ac0_0 .var "ID_opcode", 11 0;
v000001a979391d80_0 .var "ID_rd_ind", 4 0;
v000001a979390de0_0 .var "ID_rs1_ind", 4 0;
v000001a9793920a0_0 .var "ID_rs2_ind", 4 0;
v000001a979390e80_0 .net "IF_FLUSH", 0 0, v000001a979379670_0;  alias, 1 drivers
v000001a979392820_0 .net "IF_INST", 31 0, L_000001a9793ab2b0;  alias, 1 drivers
v000001a979391b00_0 .net "IF_PC", 31 0, v000001a979390d40_0;  alias, 1 drivers
v000001a9793902a0_0 .net "clk", 0 0, L_000001a9793aade0;  1 drivers
v000001a9793914c0_0 .net "if_id_Write", 0 0, v000001a979379990_0;  alias, 1 drivers
v000001a979392640_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
E_000001a9792eb110 .event posedge, v000001a979364420_0, v000001a9793902a0_0;
S_000001a979370750 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001a97938d820_0 .net "EX1_PFC", 31 0, L_000001a9793a74e0;  alias, 1 drivers
v000001a97938c240_0 .net "EX2_PFC", 31 0, v000001a9793747a0_0;  alias, 1 drivers
v000001a97938d780_0 .net "ID_PFC", 31 0, L_000001a9793a4f60;  alias, 1 drivers
v000001a97938b7a0_0 .net "PC_src", 2 0, L_000001a9793a4a60;  alias, 1 drivers
v000001a97938d5a0_0 .net "PC_write", 0 0, v000001a97937a390_0;  alias, 1 drivers
L_000001a9793c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a97938ba20_0 .net/2u *"_ivl_0", 31 0, L_000001a9793c0088;  1 drivers
v000001a97938b840_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a97938d320_0 .net "inst", 31 0, L_000001a9793ab2b0;  alias, 1 drivers
v000001a97938c920_0 .net "inst_mem_in", 31 0, v000001a979390d40_0;  alias, 1 drivers
v000001a97938cec0_0 .net "pc_reg_in", 31 0, L_000001a9793aafa0;  1 drivers
v000001a97938b5c0_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
L_000001a9793a6680 .arith/sum 32, v000001a979390d40_0, L_000001a9793c0088;
S_000001a9793708e0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001a979370750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001a9793ab2b0 .functor BUFZ 32, L_000001a9793a3f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a979391e20_0 .net "Data_Out", 31 0, L_000001a9793ab2b0;  alias, 1 drivers
v000001a979392320 .array "InstMem", 0 1023, 31 0;
v000001a979390f20_0 .net *"_ivl_0", 31 0, L_000001a9793a3f20;  1 drivers
v000001a9793903e0_0 .net *"_ivl_3", 9 0, L_000001a9793a4c40;  1 drivers
v000001a979390fc0_0 .net *"_ivl_4", 11 0, L_000001a9793a51e0;  1 drivers
L_000001a9793c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a979390b60_0 .net *"_ivl_7", 1 0, L_000001a9793c01a8;  1 drivers
v000001a979391560_0 .net "addr", 31 0, v000001a979390d40_0;  alias, 1 drivers
v000001a979390c00_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a979391240_0 .var/i "i", 31 0;
L_000001a9793a3f20 .array/port v000001a979392320, L_000001a9793a51e0;
L_000001a9793a4c40 .part v000001a979390d40_0, 0, 10;
L_000001a9793a51e0 .concat [ 10 2 0 0], L_000001a9793a4c40, L_000001a9793c01a8;
S_000001a979370a70 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001a979370750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001a9792eb790 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001a979390ca0_0 .net "DataIn", 31 0, L_000001a9793aafa0;  alias, 1 drivers
v000001a979390d40_0 .var "DataOut", 31 0;
v000001a9793905c0_0 .net "PC_Write", 0 0, v000001a97937a390_0;  alias, 1 drivers
v000001a979391420_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a979391ec0_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
S_000001a979370d90 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001a979370750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001a9792eb7d0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001a9792e27f0 .functor NOT 1, L_000001a9793a4880, C4<0>, C4<0>, C4<0>;
L_000001a9792e2710 .functor NOT 1, L_000001a9793a5280, C4<0>, C4<0>, C4<0>;
L_000001a9792e24e0 .functor AND 1, L_000001a9792e27f0, L_000001a9792e2710, C4<1>, C4<1>;
L_000001a97927ea10 .functor NOT 1, L_000001a9793a62c0, C4<0>, C4<0>, C4<0>;
L_000001a97927e850 .functor AND 1, L_000001a9792e24e0, L_000001a97927ea10, C4<1>, C4<1>;
L_000001a97927e2a0 .functor AND 32, L_000001a9793a5aa0, L_000001a9793a6680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a97927e310 .functor NOT 1, L_000001a9793a4420, C4<0>, C4<0>, C4<0>;
L_000001a9793aad70 .functor NOT 1, L_000001a9793a42e0, C4<0>, C4<0>, C4<0>;
L_000001a9793aa440 .functor AND 1, L_000001a97927e310, L_000001a9793aad70, C4<1>, C4<1>;
L_000001a9793a9870 .functor AND 1, L_000001a9793aa440, L_000001a9793a44c0, C4<1>, C4<1>;
L_000001a9793aab40 .functor AND 32, L_000001a9793a5dc0, L_000001a9793a4f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793aa670 .functor OR 32, L_000001a97927e2a0, L_000001a9793aab40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793a9c60 .functor NOT 1, L_000001a9793a4060, C4<0>, C4<0>, C4<0>;
L_000001a9793aac90 .functor AND 1, L_000001a9793a9c60, L_000001a9793a5d20, C4<1>, C4<1>;
L_000001a9793aabb0 .functor NOT 1, L_000001a9793a5f00, C4<0>, C4<0>, C4<0>;
L_000001a9793aa3d0 .functor AND 1, L_000001a9793aac90, L_000001a9793aabb0, C4<1>, C4<1>;
L_000001a9793a9a30 .functor AND 32, L_000001a9793a6360, v000001a979390d40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793aa7c0 .functor OR 32, L_000001a9793aa670, L_000001a9793a9a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793aa280 .functor NOT 1, L_000001a9793a64a0, C4<0>, C4<0>, C4<0>;
L_000001a9793a99c0 .functor AND 1, L_000001a9793aa280, L_000001a9793a5780, C4<1>, C4<1>;
L_000001a9793a9790 .functor AND 1, L_000001a9793a99c0, L_000001a9793a5000, C4<1>, C4<1>;
L_000001a9793aaf30 .functor AND 32, L_000001a9793a6400, L_000001a9793a74e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793a9800 .functor OR 32, L_000001a9793aa7c0, L_000001a9793aaf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a9793a9bf0 .functor NOT 1, L_000001a9793a6540, C4<0>, C4<0>, C4<0>;
L_000001a9793a9aa0 .functor AND 1, L_000001a9793a5820, L_000001a9793a9bf0, C4<1>, C4<1>;
L_000001a9793a9fe0 .functor NOT 1, L_000001a9793a60e0, C4<0>, C4<0>, C4<0>;
L_000001a9793a98e0 .functor AND 1, L_000001a9793a9aa0, L_000001a9793a9fe0, C4<1>, C4<1>;
L_000001a9793ab240 .functor AND 32, L_000001a9793a4380, v000001a9793747a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793aafa0 .functor OR 32, L_000001a9793a9800, L_000001a9793ab240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a9793926e0_0 .net *"_ivl_1", 0 0, L_000001a9793a4880;  1 drivers
v000001a979391ce0_0 .net *"_ivl_11", 0 0, L_000001a9793a62c0;  1 drivers
v000001a9793923c0_0 .net *"_ivl_12", 0 0, L_000001a97927ea10;  1 drivers
v000001a979390660_0 .net *"_ivl_14", 0 0, L_000001a97927e850;  1 drivers
v000001a9793916a0_0 .net *"_ivl_16", 31 0, L_000001a9793a5aa0;  1 drivers
v000001a979390a20_0 .net *"_ivl_18", 31 0, L_000001a97927e2a0;  1 drivers
v000001a979391060_0 .net *"_ivl_2", 0 0, L_000001a9792e27f0;  1 drivers
v000001a9793912e0_0 .net *"_ivl_21", 0 0, L_000001a9793a4420;  1 drivers
v000001a979391740_0 .net *"_ivl_22", 0 0, L_000001a97927e310;  1 drivers
v000001a979390160_0 .net *"_ivl_25", 0 0, L_000001a9793a42e0;  1 drivers
v000001a979390340_0 .net *"_ivl_26", 0 0, L_000001a9793aad70;  1 drivers
v000001a979390700_0 .net *"_ivl_28", 0 0, L_000001a9793aa440;  1 drivers
v000001a979391ba0_0 .net *"_ivl_31", 0 0, L_000001a9793a44c0;  1 drivers
v000001a979392280_0 .net *"_ivl_32", 0 0, L_000001a9793a9870;  1 drivers
v000001a9793908e0_0 .net *"_ivl_34", 31 0, L_000001a9793a5dc0;  1 drivers
v000001a9793928c0_0 .net *"_ivl_36", 31 0, L_000001a9793aab40;  1 drivers
v000001a979392460_0 .net *"_ivl_38", 31 0, L_000001a9793aa670;  1 drivers
v000001a979391f60_0 .net *"_ivl_41", 0 0, L_000001a9793a4060;  1 drivers
v000001a9793907a0_0 .net *"_ivl_42", 0 0, L_000001a9793a9c60;  1 drivers
v000001a979392500_0 .net *"_ivl_45", 0 0, L_000001a9793a5d20;  1 drivers
v000001a979391380_0 .net *"_ivl_46", 0 0, L_000001a9793aac90;  1 drivers
v000001a979391100_0 .net *"_ivl_49", 0 0, L_000001a9793a5f00;  1 drivers
v000001a979392140_0 .net *"_ivl_5", 0 0, L_000001a9793a5280;  1 drivers
v000001a9793921e0_0 .net *"_ivl_50", 0 0, L_000001a9793aabb0;  1 drivers
v000001a9793911a0_0 .net *"_ivl_52", 0 0, L_000001a9793aa3d0;  1 drivers
v000001a9793925a0_0 .net *"_ivl_54", 31 0, L_000001a9793a6360;  1 drivers
v000001a979392780_0 .net *"_ivl_56", 31 0, L_000001a9793a9a30;  1 drivers
v000001a979390200_0 .net *"_ivl_58", 31 0, L_000001a9793aa7c0;  1 drivers
v000001a979390980_0 .net *"_ivl_6", 0 0, L_000001a9792e2710;  1 drivers
v000001a979391600_0 .net *"_ivl_61", 0 0, L_000001a9793a64a0;  1 drivers
v000001a979390480_0 .net *"_ivl_62", 0 0, L_000001a9793aa280;  1 drivers
v000001a979390520_0 .net *"_ivl_65", 0 0, L_000001a9793a5780;  1 drivers
v000001a979390840_0 .net *"_ivl_66", 0 0, L_000001a9793a99c0;  1 drivers
v000001a9793917e0_0 .net *"_ivl_69", 0 0, L_000001a9793a5000;  1 drivers
v000001a979391880_0 .net *"_ivl_70", 0 0, L_000001a9793a9790;  1 drivers
v000001a979391920_0 .net *"_ivl_72", 31 0, L_000001a9793a6400;  1 drivers
v000001a9793919c0_0 .net *"_ivl_74", 31 0, L_000001a9793aaf30;  1 drivers
v000001a979391a60_0 .net *"_ivl_76", 31 0, L_000001a9793a9800;  1 drivers
v000001a979391c40_0 .net *"_ivl_79", 0 0, L_000001a9793a5820;  1 drivers
v000001a979392b40_0 .net *"_ivl_8", 0 0, L_000001a9792e24e0;  1 drivers
v000001a979392fa0_0 .net *"_ivl_81", 0 0, L_000001a9793a6540;  1 drivers
v000001a979392e60_0 .net *"_ivl_82", 0 0, L_000001a9793a9bf0;  1 drivers
v000001a979393040_0 .net *"_ivl_84", 0 0, L_000001a9793a9aa0;  1 drivers
v000001a979392dc0_0 .net *"_ivl_87", 0 0, L_000001a9793a60e0;  1 drivers
v000001a979392aa0_0 .net *"_ivl_88", 0 0, L_000001a9793a9fe0;  1 drivers
v000001a979392c80_0 .net *"_ivl_90", 0 0, L_000001a9793a98e0;  1 drivers
v000001a979392f00_0 .net *"_ivl_92", 31 0, L_000001a9793a4380;  1 drivers
v000001a979392960_0 .net *"_ivl_94", 31 0, L_000001a9793ab240;  1 drivers
v000001a979392a00_0 .net "ina", 31 0, L_000001a9793a6680;  1 drivers
v000001a979392be0_0 .net "inb", 31 0, L_000001a9793a4f60;  alias, 1 drivers
v000001a979392d20_0 .net "inc", 31 0, v000001a979390d40_0;  alias, 1 drivers
v000001a97938b8e0_0 .net "ind", 31 0, L_000001a9793a74e0;  alias, 1 drivers
v000001a97938d000_0 .net "ine", 31 0, v000001a9793747a0_0;  alias, 1 drivers
L_000001a9793c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a97938d0a0_0 .net "inf", 31 0, L_000001a9793c00d0;  1 drivers
L_000001a9793c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a97938ce20_0 .net "ing", 31 0, L_000001a9793c0118;  1 drivers
L_000001a9793c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a97938cba0_0 .net "inh", 31 0, L_000001a9793c0160;  1 drivers
v000001a97938d500_0 .net "out", 31 0, L_000001a9793aafa0;  alias, 1 drivers
v000001a97938d6e0_0 .net "sel", 2 0, L_000001a9793a4a60;  alias, 1 drivers
L_000001a9793a4880 .part L_000001a9793a4a60, 2, 1;
L_000001a9793a5280 .part L_000001a9793a4a60, 1, 1;
L_000001a9793a62c0 .part L_000001a9793a4a60, 0, 1;
LS_000001a9793a5aa0_0_0 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_4 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_8 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_12 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_16 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_20 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_24 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_0_28 .concat [ 1 1 1 1], L_000001a97927e850, L_000001a97927e850, L_000001a97927e850, L_000001a97927e850;
LS_000001a9793a5aa0_1_0 .concat [ 4 4 4 4], LS_000001a9793a5aa0_0_0, LS_000001a9793a5aa0_0_4, LS_000001a9793a5aa0_0_8, LS_000001a9793a5aa0_0_12;
LS_000001a9793a5aa0_1_4 .concat [ 4 4 4 4], LS_000001a9793a5aa0_0_16, LS_000001a9793a5aa0_0_20, LS_000001a9793a5aa0_0_24, LS_000001a9793a5aa0_0_28;
L_000001a9793a5aa0 .concat [ 16 16 0 0], LS_000001a9793a5aa0_1_0, LS_000001a9793a5aa0_1_4;
L_000001a9793a4420 .part L_000001a9793a4a60, 2, 1;
L_000001a9793a42e0 .part L_000001a9793a4a60, 1, 1;
L_000001a9793a44c0 .part L_000001a9793a4a60, 0, 1;
LS_000001a9793a5dc0_0_0 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_4 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_8 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_12 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_16 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_20 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_24 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_0_28 .concat [ 1 1 1 1], L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870, L_000001a9793a9870;
LS_000001a9793a5dc0_1_0 .concat [ 4 4 4 4], LS_000001a9793a5dc0_0_0, LS_000001a9793a5dc0_0_4, LS_000001a9793a5dc0_0_8, LS_000001a9793a5dc0_0_12;
LS_000001a9793a5dc0_1_4 .concat [ 4 4 4 4], LS_000001a9793a5dc0_0_16, LS_000001a9793a5dc0_0_20, LS_000001a9793a5dc0_0_24, LS_000001a9793a5dc0_0_28;
L_000001a9793a5dc0 .concat [ 16 16 0 0], LS_000001a9793a5dc0_1_0, LS_000001a9793a5dc0_1_4;
L_000001a9793a4060 .part L_000001a9793a4a60, 2, 1;
L_000001a9793a5d20 .part L_000001a9793a4a60, 1, 1;
L_000001a9793a5f00 .part L_000001a9793a4a60, 0, 1;
LS_000001a9793a6360_0_0 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_4 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_8 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_12 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_16 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_20 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_24 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_0_28 .concat [ 1 1 1 1], L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0, L_000001a9793aa3d0;
LS_000001a9793a6360_1_0 .concat [ 4 4 4 4], LS_000001a9793a6360_0_0, LS_000001a9793a6360_0_4, LS_000001a9793a6360_0_8, LS_000001a9793a6360_0_12;
LS_000001a9793a6360_1_4 .concat [ 4 4 4 4], LS_000001a9793a6360_0_16, LS_000001a9793a6360_0_20, LS_000001a9793a6360_0_24, LS_000001a9793a6360_0_28;
L_000001a9793a6360 .concat [ 16 16 0 0], LS_000001a9793a6360_1_0, LS_000001a9793a6360_1_4;
L_000001a9793a64a0 .part L_000001a9793a4a60, 2, 1;
L_000001a9793a5780 .part L_000001a9793a4a60, 1, 1;
L_000001a9793a5000 .part L_000001a9793a4a60, 0, 1;
LS_000001a9793a6400_0_0 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_4 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_8 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_12 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_16 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_20 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_24 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_0_28 .concat [ 1 1 1 1], L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790, L_000001a9793a9790;
LS_000001a9793a6400_1_0 .concat [ 4 4 4 4], LS_000001a9793a6400_0_0, LS_000001a9793a6400_0_4, LS_000001a9793a6400_0_8, LS_000001a9793a6400_0_12;
LS_000001a9793a6400_1_4 .concat [ 4 4 4 4], LS_000001a9793a6400_0_16, LS_000001a9793a6400_0_20, LS_000001a9793a6400_0_24, LS_000001a9793a6400_0_28;
L_000001a9793a6400 .concat [ 16 16 0 0], LS_000001a9793a6400_1_0, LS_000001a9793a6400_1_4;
L_000001a9793a5820 .part L_000001a9793a4a60, 2, 1;
L_000001a9793a6540 .part L_000001a9793a4a60, 1, 1;
L_000001a9793a60e0 .part L_000001a9793a4a60, 0, 1;
LS_000001a9793a4380_0_0 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_4 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_8 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_12 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_16 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_20 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_24 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_0_28 .concat [ 1 1 1 1], L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0, L_000001a9793a98e0;
LS_000001a9793a4380_1_0 .concat [ 4 4 4 4], LS_000001a9793a4380_0_0, LS_000001a9793a4380_0_4, LS_000001a9793a4380_0_8, LS_000001a9793a4380_0_12;
LS_000001a9793a4380_1_4 .concat [ 4 4 4 4], LS_000001a9793a4380_0_16, LS_000001a9793a4380_0_20, LS_000001a9793a4380_0_24, LS_000001a9793a4380_0_28;
L_000001a9793a4380 .concat [ 16 16 0 0], LS_000001a9793a4380_1_0, LS_000001a9793a4380_1_4;
S_000001a9793702a0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001a97938b700_0 .net "Write_Data", 31 0, v000001a979364740_0;  alias, 1 drivers
v000001a97938d1e0_0 .net "addr", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a97938b160_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a97938c7e0_0 .net "mem_out", 31 0, v000001a97938d8c0_0;  alias, 1 drivers
v000001a97938b980_0 .net "mem_read", 0 0, v000001a979362580_0;  alias, 1 drivers
v000001a97938b200_0 .net "mem_write", 0 0, v000001a9793632a0_0;  alias, 1 drivers
S_000001a979370430 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001a9793702a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001a97938c600 .array "DataMem", 1023 0, 31 0;
v000001a97938d640_0 .net "Data_In", 31 0, v000001a979364740_0;  alias, 1 drivers
v000001a97938d8c0_0 .var "Data_Out", 31 0;
v000001a97938cf60_0 .net "Write_en", 0 0, v000001a9793632a0_0;  alias, 1 drivers
v000001a97938b660_0 .net "addr", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a97938c6a0_0 .net "clk", 0 0, L_000001a9792e2080;  alias, 1 drivers
v000001a97938d140_0 .var/i "i", 31 0;
S_000001a979370c00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001a97939d130 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a97939d168 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a97939d1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a97939d1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a97939d210 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a97939d248 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a97939d280 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a97939d2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a97939d2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a97939d328 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a97939d360 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a97939d398 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a97939d3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a97939d408 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a97939d440 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a97939d478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a97939d4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a97939d4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a97939d520 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a97939d558 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a97939d590 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a97939d5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a97939d600 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a97939d638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a97939d670 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a97938d280_0 .net "MEM_ALU_OUT", 31 0, v000001a979362260_0;  alias, 1 drivers
v000001a97938cce0_0 .net "MEM_Data_mem_out", 31 0, v000001a97938d8c0_0;  alias, 1 drivers
v000001a97938cd80_0 .net "MEM_memread", 0 0, v000001a979362580_0;  alias, 1 drivers
v000001a97938d3c0_0 .net "MEM_opcode", 11 0, v000001a979362a80_0;  alias, 1 drivers
v000001a97938c880_0 .net "MEM_rd_ind", 4 0, v000001a979362b20_0;  alias, 1 drivers
v000001a97938c1a0_0 .net "MEM_rd_indzero", 0 0, v000001a979363340_0;  alias, 1 drivers
v000001a97938b2a0_0 .net "MEM_regwrite", 0 0, v000001a979363660_0;  alias, 1 drivers
v000001a97938c740_0 .var "WB_ALU_OUT", 31 0;
v000001a97938bf20_0 .var "WB_Data_mem_out", 31 0;
v000001a97938d460_0 .var "WB_memread", 0 0;
v000001a97938c9c0_0 .var "WB_rd_ind", 4 0;
v000001a97938ca60_0 .var "WB_rd_indzero", 0 0;
v000001a97938b340_0 .var "WB_regwrite", 0 0;
v000001a97938c060_0 .net "clk", 0 0, L_000001a9793b4bc0;  1 drivers
v000001a97938cc40_0 .var "hlt", 0 0;
v000001a97938be80_0 .net "rst", 0 0, v000001a9793a2760_0;  alias, 1 drivers
E_000001a9792eb210 .event posedge, v000001a979364420_0, v000001a97938c060_0;
S_000001a979370f20 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001a9790a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001a9793b4d80 .functor AND 32, v000001a97938bf20_0, L_000001a97941d6f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a9793b4c30 .functor NOT 1, v000001a97938d460_0, C4<0>, C4<0>, C4<0>;
L_000001a9793b4ca0 .functor AND 32, v000001a97938c740_0, L_000001a97941dfb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a979434510 .functor OR 32, L_000001a9793b4d80, L_000001a9793b4ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a97938cb00_0 .net "Write_Data_RegFile", 31 0, L_000001a979434510;  alias, 1 drivers
v000001a97938b3e0_0 .net *"_ivl_0", 31 0, L_000001a97941d6f0;  1 drivers
v000001a97938b480_0 .net *"_ivl_2", 31 0, L_000001a9793b4d80;  1 drivers
v000001a97938b520_0 .net *"_ivl_4", 0 0, L_000001a9793b4c30;  1 drivers
v000001a97938bfc0_0 .net *"_ivl_6", 31 0, L_000001a97941dfb0;  1 drivers
v000001a97938bac0_0 .net *"_ivl_8", 31 0, L_000001a9793b4ca0;  1 drivers
v000001a97938c2e0_0 .net "alu_out", 31 0, v000001a97938c740_0;  alias, 1 drivers
v000001a97938bb60_0 .net "mem_out", 31 0, v000001a97938bf20_0;  alias, 1 drivers
v000001a97938bc00_0 .net "mem_read", 0 0, v000001a97938d460_0;  alias, 1 drivers
LS_000001a97941d6f0_0_0 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_4 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_8 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_12 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_16 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_20 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_24 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_0_28 .concat [ 1 1 1 1], v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0, v000001a97938d460_0;
LS_000001a97941d6f0_1_0 .concat [ 4 4 4 4], LS_000001a97941d6f0_0_0, LS_000001a97941d6f0_0_4, LS_000001a97941d6f0_0_8, LS_000001a97941d6f0_0_12;
LS_000001a97941d6f0_1_4 .concat [ 4 4 4 4], LS_000001a97941d6f0_0_16, LS_000001a97941d6f0_0_20, LS_000001a97941d6f0_0_24, LS_000001a97941d6f0_0_28;
L_000001a97941d6f0 .concat [ 16 16 0 0], LS_000001a97941d6f0_1_0, LS_000001a97941d6f0_1_4;
LS_000001a97941dfb0_0_0 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_4 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_8 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_12 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_16 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_20 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_24 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_0_28 .concat [ 1 1 1 1], L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30, L_000001a9793b4c30;
LS_000001a97941dfb0_1_0 .concat [ 4 4 4 4], LS_000001a97941dfb0_0_0, LS_000001a97941dfb0_0_4, LS_000001a97941dfb0_0_8, LS_000001a97941dfb0_0_12;
LS_000001a97941dfb0_1_4 .concat [ 4 4 4 4], LS_000001a97941dfb0_0_16, LS_000001a97941dfb0_0_20, LS_000001a97941dfb0_0_24, LS_000001a97941dfb0_0_28;
L_000001a97941dfb0 .concat [ 16 16 0 0], LS_000001a97941dfb0_1_0, LS_000001a97941dfb0_1_4;
    .scope S_000001a979370a70;
T_0 ;
    %wait E_000001a9792eab90;
    %load/vec4 v000001a979391ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a979390d40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a9793905c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a979390ca0_0;
    %assign/vec4 v000001a979390d40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a9793708e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a979391240_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a979391240_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a979391240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %load/vec4 v000001a979391240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a979391240_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a979392320, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001a979370110;
T_2 ;
    %wait E_000001a9792eb110;
    %load/vec4 v000001a979392640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a97937e710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a97937e5d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979391d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793920a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979390de0_0, 0;
    %assign/vec4 v000001a979390ac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a9793914c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a979390e80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a97937e710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a97937e5d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979391d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793920a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979390de0_0, 0;
    %assign/vec4 v000001a979390ac0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a9793914c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a979392820_0;
    %assign/vec4 v000001a97937e5d0_0, 0;
    %load/vec4 v000001a979391b00_0;
    %assign/vec4 v000001a97937e710_0, 0;
    %load/vec4 v000001a979392820_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a9793920a0_0, 0;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a979390ac0_0, 4, 5;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a979390ac0_0, 4, 5;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001a979392820_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001a979392820_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001a979390de0_0, 0;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001a979392820_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001a979391d80_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001a979392820_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001a979391d80_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001a979392820_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a979391d80_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a979371240;
T_3 ;
    %wait E_000001a9792eab90;
    %load/vec4 v000001a97937d8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a97937cc30_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001a97937cc30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a97937cc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97937d3b0, 0, 4;
    %load/vec4 v000001a97937cc30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a97937cc30_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a97937def0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001a97937bf10_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a97937bab0_0;
    %load/vec4 v000001a97937def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97937d3b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97937d3b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a979371240;
T_4 ;
    %wait E_000001a9792eb250;
    %load/vec4 v000001a97937def0_0;
    %load/vec4 v000001a97937d270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001a97937def0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001a97937bf10_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a97937bab0_0;
    %assign/vec4 v000001a97937d4f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a97937d270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a97937d3b0, 4;
    %assign/vec4 v000001a97937d4f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a979371240;
T_5 ;
    %wait E_000001a9792eb250;
    %load/vec4 v000001a97937def0_0;
    %load/vec4 v000001a97937dd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001a97937def0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001a97937bf10_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a97937bab0_0;
    %assign/vec4 v000001a97937de50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a97937dd10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a97937d3b0, 4;
    %assign/vec4 v000001a97937de50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a979371240;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001a97936ff80;
    %jmp t_0;
    .scope S_000001a97936ff80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a97937dc70_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a97937dc70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001a97937dc70_0;
    %ix/getv/s 4, v000001a97937dc70_0;
    %load/vec4a v000001a97937d3b0, 4;
    %ix/getv/s 4, v000001a97937dc70_0;
    %load/vec4a v000001a97937d3b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a97937dc70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a97937dc70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001a979371240;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001a9793710b0;
T_7 ;
    %wait E_000001a9792eb690;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a97937a890_0, 0, 32;
    %load/vec4 v000001a97937ab10_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a97937ab10_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a97937aa70_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a97937a890_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a97937ab10_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a97937ab10_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a97937ab10_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a97937aa70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a97937a890_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001a97937aa70_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001a97937aa70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a97937a890_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a979371d30;
T_8 ;
    %wait E_000001a9792eab90;
    %load/vec4 v000001a979379210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a979377910_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a979377910_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001a979376dd0_0;
    %load/vec4 v000001a979378c70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a979376dd0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a979371d30;
T_9 ;
    %wait E_000001a9792eab90;
    %load/vec4 v000001a979379210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9793784f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a979377b90_0;
    %assign/vec4 v000001a9793784f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a979371a10;
T_10 ;
    %wait E_000001a9792eb3d0;
    %load/vec4 v000001a979379b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a97937a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979379990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979379670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979378090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979377c30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a979378810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001a9793775f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001a979378310_0;
    %load/vec4 v000001a979377550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001a9793783b0_0;
    %load/vec4 v000001a979377550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001a979378130_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001a979377a50_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001a979378310_0;
    %load/vec4 v000001a979377690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001a9793783b0_0;
    %load/vec4 v000001a979377690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a97937a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979379990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979379670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979378090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979377c30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a979377cd0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a97937a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979379990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979379670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979378090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979377c30_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a97937a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a979379990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979379670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979378090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979377c30_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a979371ba0;
T_11 ;
    %wait E_000001a9792ea690;
    %load/vec4 v000001a979372a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a979373260_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793743e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979372cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793733a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979373f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793727c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979373e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793738a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793745c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793731c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979373940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979373d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979373c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979372fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793724a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979373080_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793739e0_0, 0;
    %assign/vec4 v000001a9793736c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a979372040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a9793742a0_0;
    %assign/vec4 v000001a9793736c0_0, 0;
    %load/vec4 v000001a979372720_0;
    %assign/vec4 v000001a9793739e0_0, 0;
    %load/vec4 v000001a979372900_0;
    %assign/vec4 v000001a979373080_0, 0;
    %load/vec4 v000001a979374020_0;
    %assign/vec4 v000001a9793724a0_0, 0;
    %load/vec4 v000001a979374200_0;
    %assign/vec4 v000001a979372fe0_0, 0;
    %load/vec4 v000001a979372680_0;
    %assign/vec4 v000001a979373c60_0, 0;
    %load/vec4 v000001a979372860_0;
    %assign/vec4 v000001a979373d00_0, 0;
    %load/vec4 v000001a9793725e0_0;
    %assign/vec4 v000001a979373940_0, 0;
    %load/vec4 v000001a9793722c0_0;
    %assign/vec4 v000001a9793731c0_0, 0;
    %load/vec4 v000001a979372e00_0;
    %assign/vec4 v000001a9793745c0_0, 0;
    %load/vec4 v000001a979372f40_0;
    %assign/vec4 v000001a9793738a0_0, 0;
    %load/vec4 v000001a979374340_0;
    %assign/vec4 v000001a979373e40_0, 0;
    %load/vec4 v000001a979373580_0;
    %assign/vec4 v000001a9793727c0_0, 0;
    %load/vec4 v000001a979372180_0;
    %assign/vec4 v000001a979373f80_0, 0;
    %load/vec4 v000001a979373da0_0;
    %assign/vec4 v000001a9793733a0_0, 0;
    %load/vec4 v000001a979372220_0;
    %assign/vec4 v000001a979372cc0_0, 0;
    %load/vec4 v000001a979373440_0;
    %assign/vec4 v000001a979374660_0, 0;
    %load/vec4 v000001a9793734e0_0;
    %assign/vec4 v000001a9793743e0_0, 0;
    %load/vec4 v000001a979372360_0;
    %assign/vec4 v000001a979373260_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a979373260_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793743e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979372cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793733a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979373f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793727c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979373e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793738a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793745c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793731c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979373940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979373d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979373c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979372fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793724a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979373080_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793739e0_0, 0;
    %assign/vec4 v000001a9793736c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a979371560;
T_12 ;
    %wait E_000001a9792e9e90;
    %load/vec4 v000001a979377050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a979374e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793747a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793748e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979375560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979375e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979375060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793752e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793751a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979375d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979374de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979375240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793754c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a979374b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793757e0_0, 0;
    %assign/vec4 v000001a979375ce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a979378950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a979373620_0;
    %assign/vec4 v000001a979375ce0_0, 0;
    %load/vec4 v000001a979372ae0_0;
    %assign/vec4 v000001a9793757e0_0, 0;
    %load/vec4 v000001a979375920_0;
    %assign/vec4 v000001a979374b60_0, 0;
    %load/vec4 v000001a9793759c0_0;
    %assign/vec4 v000001a9793754c0_0, 0;
    %load/vec4 v000001a979375100_0;
    %assign/vec4 v000001a979375240_0, 0;
    %load/vec4 v000001a979374c00_0;
    %assign/vec4 v000001a979374de0_0, 0;
    %load/vec4 v000001a979372d60_0;
    %assign/vec4 v000001a979375d80_0, 0;
    %load/vec4 v000001a9793756a0_0;
    %assign/vec4 v000001a9793751a0_0, 0;
    %load/vec4 v000001a979374f20_0;
    %assign/vec4 v000001a9793752e0_0, 0;
    %load/vec4 v000001a979375420_0;
    %assign/vec4 v000001a979375060_0, 0;
    %load/vec4 v000001a979375880_0;
    %assign/vec4 v000001a979374d40_0, 0;
    %load/vec4 v000001a979374a20_0;
    %assign/vec4 v000001a979374980_0, 0;
    %load/vec4 v000001a979375ba0_0;
    %assign/vec4 v000001a979374ca0_0, 0;
    %load/vec4 v000001a979375b00_0;
    %assign/vec4 v000001a979374fc0_0, 0;
    %load/vec4 v000001a979375380_0;
    %assign/vec4 v000001a979374ac0_0, 0;
    %load/vec4 v000001a979375740_0;
    %assign/vec4 v000001a979375e20_0, 0;
    %load/vec4 v000001a979375600_0;
    %assign/vec4 v000001a979374840_0, 0;
    %load/vec4 v000001a979375a60_0;
    %assign/vec4 v000001a979375560_0, 0;
    %load/vec4 v000001a979373120_0;
    %assign/vec4 v000001a9793748e0_0, 0;
    %load/vec4 v000001a979372ea0_0;
    %assign/vec4 v000001a9793747a0_0, 0;
    %load/vec4 v000001a979375c40_0;
    %assign/vec4 v000001a979374e80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a979374e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793747a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793748e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979375560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979375e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979374d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979375060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793752e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793751a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979375d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979374de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979375240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a9793754c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a979374b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a9793757e0_0, 0;
    %assign/vec4 v000001a979375ce0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a9790e0140;
T_13 ;
    %wait E_000001a9792e9d50;
    %load/vec4 v000001a979367350_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a9793670d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a979099c30;
T_14 ;
    %wait E_000001a9792e9cd0;
    %load/vec4 v000001a979366a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001a9793669f0_0;
    %pad/u 33;
    %load/vec4 v000001a979366b30_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001a979366f90_0, 0;
    %assign/vec4 v000001a979366db0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001a9793669f0_0;
    %pad/u 33;
    %load/vec4 v000001a979366b30_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001a979366f90_0, 0;
    %assign/vec4 v000001a979366db0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001a9793669f0_0;
    %pad/u 33;
    %load/vec4 v000001a979366b30_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001a979366f90_0, 0;
    %assign/vec4 v000001a979366db0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001a9793669f0_0;
    %pad/u 33;
    %load/vec4 v000001a979366b30_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001a979366f90_0, 0;
    %assign/vec4 v000001a979366db0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001a9793669f0_0;
    %pad/u 33;
    %load/vec4 v000001a979366b30_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001a979366f90_0, 0;
    %assign/vec4 v000001a979366db0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001a9793669f0_0;
    %pad/u 33;
    %load/vec4 v000001a979366b30_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001a979366f90_0, 0;
    %assign/vec4 v000001a979366db0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001a979366b30_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001a979366db0_0;
    %load/vec4 v000001a979366b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a9793669f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a979366b30_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001a979366b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001a979366db0_0, 0;
    %load/vec4 v000001a9793669f0_0;
    %ix/getv 4, v000001a979366b30_0;
    %shiftl 4;
    %assign/vec4 v000001a979366f90_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001a979366b30_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001a979366db0_0;
    %load/vec4 v000001a979366b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a9793669f0_0;
    %load/vec4 v000001a979366b30_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001a979366b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001a979366db0_0, 0;
    %load/vec4 v000001a9793669f0_0;
    %ix/getv 4, v000001a979366b30_0;
    %shiftr 4;
    %assign/vec4 v000001a979366f90_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979366db0_0, 0;
    %load/vec4 v000001a9793669f0_0;
    %load/vec4 v000001a979366b30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001a979366f90_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a979366db0_0, 0;
    %load/vec4 v000001a979366b30_0;
    %load/vec4 v000001a9793669f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001a979366f90_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001a9790761c0;
T_15 ;
    %wait E_000001a9792e9a90;
    %load/vec4 v000001a979364420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001a979363340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979363660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9793632a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a979362580_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a979362a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a979362b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a979364740_0, 0;
    %assign/vec4 v000001a979362260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001a979289900_0;
    %assign/vec4 v000001a979362260_0, 0;
    %load/vec4 v000001a979364240_0;
    %assign/vec4 v000001a979364740_0, 0;
    %load/vec4 v000001a979362bc0_0;
    %assign/vec4 v000001a979362b20_0, 0;
    %load/vec4 v000001a97926fc50_0;
    %assign/vec4 v000001a979362a80_0, 0;
    %load/vec4 v000001a979289a40_0;
    %assign/vec4 v000001a979362580_0, 0;
    %load/vec4 v000001a97926fb10_0;
    %assign/vec4 v000001a9793632a0_0, 0;
    %load/vec4 v000001a979362c60_0;
    %assign/vec4 v000001a979363660_0, 0;
    %load/vec4 v000001a9793621c0_0;
    %assign/vec4 v000001a979363340_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a979370430;
T_16 ;
    %wait E_000001a9792eb250;
    %load/vec4 v000001a97938cf60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001a97938d640_0;
    %load/vec4 v000001a97938b660_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001a979370430;
T_17 ;
    %wait E_000001a9792eb250;
    %load/vec4 v000001a97938b660_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a97938c600, 4;
    %assign/vec4 v000001a97938d8c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a979370430;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a97938d140_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001a97938d140_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a97938d140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %load/vec4 v000001a97938d140_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a97938d140_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a97938c600, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001a979370430;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a97938d140_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001a97938d140_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001a97938d140_0;
    %load/vec4a v000001a97938c600, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001a97938d140_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a97938d140_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a97938d140_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001a979370c00;
T_20 ;
    %wait E_000001a9792eb210;
    %load/vec4 v000001a97938be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001a97938ca60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a97938cc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a97938b340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a97938d460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a97938c9c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a97938bf20_0, 0;
    %assign/vec4 v000001a97938c740_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001a97938d280_0;
    %assign/vec4 v000001a97938c740_0, 0;
    %load/vec4 v000001a97938cce0_0;
    %assign/vec4 v000001a97938bf20_0, 0;
    %load/vec4 v000001a97938cd80_0;
    %assign/vec4 v000001a97938d460_0, 0;
    %load/vec4 v000001a97938c880_0;
    %assign/vec4 v000001a97938c9c0_0, 0;
    %load/vec4 v000001a97938b2a0_0;
    %assign/vec4 v000001a97938b340_0, 0;
    %load/vec4 v000001a97938c1a0_0;
    %assign/vec4 v000001a97938ca60_0, 0;
    %load/vec4 v000001a97938d3c0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001a97938cc40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001a9790a9f50;
T_21 ;
    %wait E_000001a9792e99d0;
    %load/vec4 v000001a9793a1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a9793a3e80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001a9793a3e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a9793a3e80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001a97930cbc0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9793a2620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9793a2760_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001a97930cbc0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001a9793a2620_0;
    %inv;
    %assign/vec4 v000001a9793a2620_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a97930cbc0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9793a2760_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9793a2760_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001a9793a2580_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
