module shift (
    input a[25],
    input b[25],
    input alufn[6],     
    output out[25]
  ) {

  always {
    case(alufn[1:0]){
    2b00:      // shift left
      out = a << b[2:0];
    2b01:      // shift right
      out = a >> b[2:0];
    2b11:      // shift right with sign extension
      out = $signed(a) >>> b[2:0];
    default:
      out = a;
    }
  }
}
